Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 16:28:37 2023
| Host         : LiweX-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file alu_uart_interface_methodology_drc_routed.rpt -pb alu_uart_interface_methodology_drc_routed.pb -rpx alu_uart_interface_methodology_drc_routed.rpx
| Design       : alu_uart_interface
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 4          |
| TIMING-20 | Warning  | Non-clocked latch              | 37         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on full relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on tx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FSM_onehot_state_next_reg[0] cannot be properly analyzed as its control pin FSM_onehot_state_next_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FSM_onehot_state_next_reg[1] cannot be properly analyzed as its control pin FSM_onehot_state_next_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FSM_onehot_state_next_reg[2] cannot be properly analyzed as its control pin FSM_onehot_state_next_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch opcode_reg[0] cannot be properly analyzed as its control pin opcode_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch opcode_reg[1] cannot be properly analyzed as its control pin opcode_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch opcode_reg[2] cannot be properly analyzed as its control pin opcode_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch opcode_reg[3] cannot be properly analyzed as its control pin opcode_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch opcode_reg[4] cannot be properly analyzed as its control pin opcode_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch opcode_reg[5] cannot be properly analyzed as its control pin opcode_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch opcode_reg[6] cannot be properly analyzed as its control pin opcode_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch opcode_reg[7] cannot be properly analyzed as its control pin opcode_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch rd_signal_reg cannot be properly analyzed as its control pin rd_signal_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch tx_data_reg[0] cannot be properly analyzed as its control pin tx_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch tx_data_reg[1] cannot be properly analyzed as its control pin tx_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch tx_data_reg[2] cannot be properly analyzed as its control pin tx_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch tx_data_reg[3] cannot be properly analyzed as its control pin tx_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch tx_data_reg[4] cannot be properly analyzed as its control pin tx_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch tx_data_reg[5] cannot be properly analyzed as its control pin tx_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch tx_data_reg[6] cannot be properly analyzed as its control pin tx_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch tx_data_reg[7] cannot be properly analyzed as its control pin tx_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch value_a_reg[0] cannot be properly analyzed as its control pin value_a_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch value_a_reg[1] cannot be properly analyzed as its control pin value_a_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch value_a_reg[2] cannot be properly analyzed as its control pin value_a_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch value_a_reg[3] cannot be properly analyzed as its control pin value_a_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch value_a_reg[4] cannot be properly analyzed as its control pin value_a_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch value_a_reg[5] cannot be properly analyzed as its control pin value_a_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch value_a_reg[6] cannot be properly analyzed as its control pin value_a_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch value_a_reg[7] cannot be properly analyzed as its control pin value_a_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch value_b_reg[0] cannot be properly analyzed as its control pin value_b_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch value_b_reg[1] cannot be properly analyzed as its control pin value_b_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch value_b_reg[2] cannot be properly analyzed as its control pin value_b_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch value_b_reg[3] cannot be properly analyzed as its control pin value_b_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch value_b_reg[4] cannot be properly analyzed as its control pin value_b_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch value_b_reg[5] cannot be properly analyzed as its control pin value_b_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch value_b_reg[6] cannot be properly analyzed as its control pin value_b_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch value_b_reg[7] cannot be properly analyzed as its control pin value_b_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch wr_signal_reg cannot be properly analyzed as its control pin wr_signal_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 37 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


