// Seed: 2128236536
module module_0 ();
  wire  id_1;
  tri1  id_2 = 1 - 1;
  wire  id_3;
  uwire id_4 = 1, id_5;
  assign module_1.type_6 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  logic id_5,
    input  uwire id_6,
    output uwire id_7
);
  assign id_7 = 1;
  wire id_9, id_10;
  reg id_11 = 1'h0 * 1'b0;
  module_0 modCall_1 ();
  assign id_10 = id_9;
  tri id_12 = 1;
  always @(posedge id_6) id_11 <= id_5;
  import id_13::*;
  wire id_14;
endmodule
