{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686039345367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686039345367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 11:45:45 2023 " "Processing started: Tue Jun 06 11:45:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686039345367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686039345367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function_generator -c function_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off function_generator -c function_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686039345367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1686039345760 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Waveform_Generator.v(35) " "Verilog HDL information at Waveform_Generator.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686039345838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Waveform_Generator.v(60) " "Verilog HDL information at Waveform_Generator.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686039345838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file waveform_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Waveform_Generator " "Found entity 1: Waveform_Generator" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039345838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039345838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Selector " "Found entity 1: Frequency_Selector" {  } { { "Frequency_Selector.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Frequency_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039345854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039345854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitude_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file amplitude_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amplitude_Selector " "Found entity 1: Amplitude_Selector" {  } { { "Amplitude_Selector.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Amplitude_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039345854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039345854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file function_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 function_generator " "Found entity 1: function_generator" {  } { { "function_generator.bdf" "" { Schematic "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/function_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039345869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "function_generator " "Elaborating entity \"function_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686039345995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst13 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst13\"" {  } { { "function_generator.bdf" "inst13" { Schematic "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/function_generator.bdf" { { 48 1248 1456 160 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amplitude_Selector Amplitude_Selector:inst2 " "Elaborating entity \"Amplitude_Selector\" for hierarchy \"Amplitude_Selector:inst2\"" {  } { { "function_generator.bdf" "inst2" { Schematic "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/function_generator.bdf" { { 112 960 1192 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Waveform_Generator Waveform_Generator:inst8 " "Elaborating entity \"Waveform_Generator\" for hierarchy \"Waveform_Generator:inst8\"" {  } { { "function_generator.bdf" "inst8" { Schematic "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/function_generator.bdf" { { 128 568 768 240 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(10) " "Verilog HDL assignment warning at Waveform_Generator.v(10): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686039346026 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(15) " "Verilog HDL assignment warning at Waveform_Generator.v(15): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686039346026 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(31) " "Verilog HDL assignment warning at Waveform_Generator.v(31): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686039346026 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Waveform_Generator.v(36) " "Verilog HDL assignment warning at Waveform_Generator.v(36): truncated value with size 17 to match size of target (16)" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686039346042 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Waveform_Generator.v(37) " "Verilog HDL assignment warning at Waveform_Generator.v(37): truncated value with size 17 to match size of target (16)" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686039346042 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(66) " "Verilog HDL assignment warning at Waveform_Generator.v(66): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686039346042 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(67) " "Verilog HDL assignment warning at Waveform_Generator.v(67): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686039346042 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(68) " "Verilog HDL assignment warning at Waveform_Generator.v(68): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686039346042 "|function_generator|Waveform_Generator:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Selector Frequency_Selector:inst14 " "Elaborating entity \"Frequency_Selector\" for hierarchy \"Frequency_Selector:inst14\"" {  } { { "function_generator.bdf" "inst14" { Schematic "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/function_generator.bdf" { { 128 344 504 240 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Frequency_Selector.v(14) " "Verilog HDL assignment warning at Frequency_Selector.v(14): truncated value with size 32 to match size of target (9)" {  } { { "Frequency_Selector.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Frequency_Selector.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686039346042 "|function_generator|Frequency_Selector:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst3 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst3\"" {  } { { "function_generator.bdf" "inst3" { Schematic "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/function_generator.bdf" { { 320 1176 1392 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sine.mif " "Parameter \"init_file\" = \"../sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346167 ""}  } { { "ROM.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686039346167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5o71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5o71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5o71 " "Found entity 1: altsyncram_5o71" {  } { { "db/altsyncram_5o71.tdf" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/db/altsyncram_5o71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039346230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039346230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5o71 ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_5o71:auto_generated " "Elaborating entity \"altsyncram_5o71\" for hierarchy \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_5o71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst1 " "Elaborating entity \"register\" for hierarchy \"register:inst1\"" {  } { { "function_generator.bdf" "inst1" { Schematic "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/function_generator.bdf" { { 328 848 1040 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst " "Elaborating entity \"adder\" for hierarchy \"adder:inst\"" {  } { { "function_generator.bdf" "inst" { Schematic "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/function_generator.bdf" { { 392 400 608 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346246 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Waveform_Generator:inst8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Waveform_Generator:inst8\|Div0\"" {  } { { "Waveform_Generator.v" "Div0" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686039346434 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1686039346434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Waveform_Generator:inst8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Waveform_Generator:inst8\|lpm_divide:Div0\"" {  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686039346560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Waveform_Generator:inst8\|lpm_divide:Div0 " "Instantiated megafunction \"Waveform_Generator:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686039346560 ""}  } { { "Waveform_Generator.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Waveform_Generator.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686039346560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039346607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039346607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039346626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039346626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039346654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039346654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039346701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039346701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686039346764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686039346764 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[7\] Frequency_Selector:inst14\|count\[7\]~_emulated Frequency_Selector:inst14\|count\[7\]~1 " "Register \"Frequency_Selector:inst14\|count\[7\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[7\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[7\]~1\"" {  } { { "Frequency_Selector.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1686039346952 "|function_generator|Frequency_Selector:inst14|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[6\] Frequency_Selector:inst14\|count\[6\]~_emulated Frequency_Selector:inst14\|count\[7\]~1 " "Register \"Frequency_Selector:inst14\|count\[6\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[6\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[7\]~1\"" {  } { { "Frequency_Selector.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1686039346952 "|function_generator|Frequency_Selector:inst14|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[3\] Frequency_Selector:inst14\|count\[3\]~_emulated Frequency_Selector:inst14\|count\[7\]~1 " "Register \"Frequency_Selector:inst14\|count\[3\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[3\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[7\]~1\"" {  } { { "Frequency_Selector.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1686039346952 "|function_generator|Frequency_Selector:inst14|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[2\] Frequency_Selector:inst14\|count\[2\]~_emulated Frequency_Selector:inst14\|count\[2\]~9 " "Register \"Frequency_Selector:inst14\|count\[2\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[2\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[2\]~9\"" {  } { { "Frequency_Selector.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1686039346952 "|function_generator|Frequency_Selector:inst14|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[1\] Frequency_Selector:inst14\|count\[1\]~_emulated Frequency_Selector:inst14\|count\[1\]~14 " "Register \"Frequency_Selector:inst14\|count\[1\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[1\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[1\]~14\"" {  } { { "Frequency_Selector.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1686039346952 "|function_generator|Frequency_Selector:inst14|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[0\] Frequency_Selector:inst14\|count\[0\]~_emulated Frequency_Selector:inst14\|count\[0\]~19 " "Register \"Frequency_Selector:inst14\|count\[0\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[0\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[0\]~19\"" {  } { { "Frequency_Selector.v" "" { Text "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1686039346952 "|function_generator|Frequency_Selector:inst14|count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1686039346952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/output_files/function_generator.map.smsg " "Generated suppressed messages file E:/UT Archive/Digital Systems I Lab/Lab#3/Function Generator Synthesis/output_files/function_generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1686039347187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686039347391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686039347391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "295 " "Implemented 295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686039347516 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686039347516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686039347516 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1686039347516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686039347516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686039347532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 11:45:47 2023 " "Processing ended: Tue Jun 06 11:45:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686039347532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686039347532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686039347532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686039347532 ""}
