5 18 1fd81 5 4 ffffffff main
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (foo) 2 -i (main.a) 2 -vcd (real3.6.vcd) 2 -o (real3.6.cdd) 2 -v (real3.6.v) 2 -P (main.a.A=3.4) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 main 0
3 0 foo "main.a" 0 real3.6.v 24 39 1 
2 1 32 32 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 25 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 30 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 A 3 0 120000 1 0 31 0 64 21 0 3.400000
4 1 1 0 0 1
3 1 foo.u$0 "main.a.u$0" 0 real3.6.v 32 37 1 
2 2 33 33 33 20002 1 0 1008 0 0 32 48 1 0
2 3 33 33 33 10002 2 2c 900a 2 0 32 18 0 ffffffff 0 0 0 0
2 4 34 34 34 c000c 1 1 1004 0 0 1 1 a
2 5 34 34 34 80008 0 1 1410 0 0 1 1 b
2 6 34 34 34 8000c 1 37 16 4 5
2 7 35 35 35 90009 1 0 1008 0 0 32 48 5 0
2 8 35 35 35 80009 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 36 36 36 120014 1 0 1004 0 0 64 20 1 3.4
2 10 36 36 36 d000d 1 32 1004 0 0 64 5 A
2 11 36 36 36 c0015 1 11 201008 9 10 1 18 0 1 0 1 0 0
2 12 36 36 36 80008 0 1 1410 0 0 1 1 b
2 13 36 36 36 80015 1 37 1a 11 12
4 3 11 6 0 3
4 6 0 8 8 3
4 8 0 13 0 3
4 13 0 0 0 3
