// Generated by CIRCT unknown git version
module frac_mult_36x36(	// file.cleaned.mlir:2:3
  input  [35:0] a,	// file.cleaned.mlir:2:33
                b,	// file.cleaned.mlir:2:46
  input  [1:0]  mode,	// file.cleaned.mlir:2:59
  output [71:0] out	// file.cleaned.mlir:2:75
);

  wire [35:0] _GEN;	// file.cleaned.mlir:34:11
  wire [35:0] _GEN_0;	// file.cleaned.mlir:31:11
  wire [17:0] _sub_result1_34to17;	// file.cleaned.mlir:28:11
  wire [17:0] _mult_ll_out_34to17;	// file.cleaned.mlir:27:11
  wire [35:0] sub_result2;	// file.cleaned.mlir:26:11
  wire [35:0] _mult_hh_out;	// file.cleaned.mlir:45:20
  wire [35:0] _mult_hl_out;	// file.cleaned.mlir:44:20
  wire [35:0] _mult_lh_out;	// file.cleaned.mlir:41:20
  wire [35:0] _mult_ll_out;	// file.cleaned.mlir:38:20
  wire [36:0] _GEN_1 =
    {_mult_ll_out_34to17, 19'h0}
    | {18'h0, {_sub_result1_34to17, 1'h0} | {18'h0, sub_result2[35]}};	// file.cleaned.mlir:3:15, :5:14, :7:15, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :26:11, :27:11, :28:11
  wire [36:0] sub_result1 =
    {1'h0, _mult_lh_out} + {1'h0, _mult_hl_out} + {19'h0, _mult_ll_out[35], 17'h0};	// file.cleaned.mlir:3:15, :5:14, :6:15, :19:11, :20:11, :21:11, :22:11, :23:11, :38:20, :41:20, :44:20
  assign sub_result2 = _mult_hh_out + {17'h0, sub_result1[36], 18'h0};	// file.cleaned.mlir:6:15, :7:15, :23:11, :24:11, :25:11, :26:11, :45:20
  assign _mult_ll_out_34to17 = _mult_ll_out[34:17];	// file.cleaned.mlir:27:11, :38:20
  assign _sub_result1_34to17 = sub_result1[34:17];	// file.cleaned.mlir:23:11, :28:11
  assign _GEN_0 = mode[1] ? _mult_ll_out : _GEN_1[35:0];	// file.cleaned.mlir:18:10, :29:11, :30:11, :31:11, :38:20
  assign _GEN = mode[1] ? _mult_hh_out : {_GEN_1[36], 35'h0};	// file.cleaned.mlir:4:15, :18:10, :29:11, :32:11, :33:11, :34:11, :45:20
  wire [17:0] _GEN_2 = {b[35], 17'h0};	// file.cleaned.mlir:6:15, :39:11, :40:11
  wire [17:0] _GEN_3 = {a[35], 17'h0};	// file.cleaned.mlir:6:15, :42:11, :43:11
  frac_mult_18x18 mult_ll (	// file.cleaned.mlir:38:20
    .a    (a[34:17]),	// file.cleaned.mlir:35:11
    .b    (b[34:17]),	// file.cleaned.mlir:36:11
    .mode (mode[0]),	// file.cleaned.mlir:37:11
    .out  (_mult_ll_out)
  );	// file.cleaned.mlir:38:20
  frac_mult_18x18 mult_lh (	// file.cleaned.mlir:41:20
    .a    (a[34:17]),	// file.cleaned.mlir:35:11
    .b    (_GEN_2),	// file.cleaned.mlir:40:11
    .mode (1'h0),	// file.cleaned.mlir:5:14
    .out  (_mult_lh_out)
  );	// file.cleaned.mlir:41:20
  frac_mult_18x18 mult_hl (	// file.cleaned.mlir:44:20
    .a    (_GEN_3),	// file.cleaned.mlir:43:11
    .b    (b[34:17]),	// file.cleaned.mlir:36:11
    .mode (1'h0),	// file.cleaned.mlir:5:14
    .out  (_mult_hl_out)
  );	// file.cleaned.mlir:44:20
  frac_mult_18x18 mult_hh (	// file.cleaned.mlir:45:20
    .a    (_GEN_3),	// file.cleaned.mlir:43:11
    .b    (_GEN_2),	// file.cleaned.mlir:40:11
    .mode (mode[0]),	// file.cleaned.mlir:37:11
    .out  (_mult_hh_out)
  );	// file.cleaned.mlir:45:20
  assign out = {_GEN_0, 36'h0} | {36'h0, _GEN};	// file.cleaned.mlir:8:15, :9:10, :10:10, :11:10, :31:11, :34:11, :46:5
endmodule

module frac_mult_18x18(	// file.cleaned.mlir:48:3
  input  [17:0] a,	// file.cleaned.mlir:48:41
                b,	// file.cleaned.mlir:48:54
  input         mode,	// file.cleaned.mlir:48:67
  output [35:0] out	// file.cleaned.mlir:48:83
);

  wire [17:0] _GEN;	// file.cleaned.mlir:79:11
  wire [17:0] _GEN_0;	// file.cleaned.mlir:76:11
  wire [8:0]  _sub_result1_16to8;	// file.cleaned.mlir:74:11
  wire [8:0]  _mult_ll_out_16to8;	// file.cleaned.mlir:73:11
  wire [17:0] sub_result2;	// file.cleaned.mlir:72:11
  wire [17:0] _mult_hh_out;	// file.cleaned.mlir:89:20
  wire [17:0] _mult_hl_out;	// file.cleaned.mlir:88:20
  wire [17:0] _mult_lh_out;	// file.cleaned.mlir:85:20
  wire [17:0] _mult_ll_out;	// file.cleaned.mlir:82:20
  wire [18:0] _GEN_1 =
    {_mult_ll_out_16to8, 10'h0}
    | {9'h0, {_sub_result1_16to8, 1'h0} | {9'h0, sub_result2[17]}};	// file.cleaned.mlir:49:15, :51:14, :53:14, :58:10, :59:10, :60:10, :61:10, :62:10, :63:10, :64:10, :72:11, :73:11, :74:11
  wire [18:0] sub_result1 =
    {1'h0, _mult_lh_out} + {1'h0, _mult_hl_out} + {10'h0, _mult_ll_out[17], 8'h0};	// file.cleaned.mlir:49:15, :51:14, :52:14, :65:11, :66:11, :67:11, :68:11, :69:11, :82:20, :85:20, :88:20
  assign sub_result2 = _mult_hh_out + {8'h0, sub_result1[18], 9'h0};	// file.cleaned.mlir:52:14, :53:14, :69:11, :70:11, :71:11, :72:11, :89:20
  assign _mult_ll_out_16to8 = _mult_ll_out[16:8];	// file.cleaned.mlir:73:11, :82:20
  assign _sub_result1_16to8 = sub_result1[16:8];	// file.cleaned.mlir:69:11, :74:11
  assign _GEN_0 = mode ? _mult_ll_out : _GEN_1[17:0];	// file.cleaned.mlir:64:10, :75:11, :76:11, :82:20
  assign _GEN = mode ? _mult_hh_out : {_GEN_1[18], 17'h0};	// file.cleaned.mlir:50:15, :64:10, :77:11, :78:11, :79:11, :89:20
  wire [8:0]  _GEN_2 = {b[17], 8'h0};	// file.cleaned.mlir:52:14, :83:11, :84:11
  wire [8:0]  _GEN_3 = {a[17], 8'h0};	// file.cleaned.mlir:52:14, :86:11, :87:11
  multiplier mult_ll (	// file.cleaned.mlir:82:20
    .a   (a[16:8]),	// file.cleaned.mlir:80:11
    .b   (b[16:8]),	// file.cleaned.mlir:81:11
    .out (_mult_ll_out)
  );	// file.cleaned.mlir:82:20
  multiplier mult_lh (	// file.cleaned.mlir:85:20
    .a   (a[16:8]),	// file.cleaned.mlir:80:11
    .b   (_GEN_2),	// file.cleaned.mlir:84:11
    .out (_mult_lh_out)
  );	// file.cleaned.mlir:85:20
  multiplier mult_hl (	// file.cleaned.mlir:88:20
    .a   (_GEN_3),	// file.cleaned.mlir:87:11
    .b   (b[16:8]),	// file.cleaned.mlir:81:11
    .out (_mult_hl_out)
  );	// file.cleaned.mlir:88:20
  multiplier mult_hh (	// file.cleaned.mlir:89:20
    .a   (_GEN_3),	// file.cleaned.mlir:87:11
    .b   (_GEN_2),	// file.cleaned.mlir:84:11
    .out (_mult_hh_out)
  );	// file.cleaned.mlir:89:20
  assign out = {_GEN_0, 18'h0} | {18'h0, _GEN};	// file.cleaned.mlir:54:15, :55:10, :56:10, :57:10, :76:11, :79:11, :90:5
endmodule

module multiplier(	// file.cleaned.mlir:92:3
  input  [8:0]  a,	// file.cleaned.mlir:92:36
                b,	// file.cleaned.mlir:92:48
  output [17:0] out	// file.cleaned.mlir:92:61
);

  assign out = {9'h0, a} * {9'h0, b};	// file.cleaned.mlir:93:14, :94:10, :95:10, :96:10, :97:5
endmodule

