# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# Date created = 13:57:11  June 06, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_bench_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY Lab6
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:57:11  JUNE 06, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_P11 -to CLK
set_location_assignment PIN_AA15 -to IR_IN
set_location_assignment PIN_D14 -to register[7]
set_location_assignment PIN_E14 -to register[6]
set_location_assignment PIN_C13 -to register[5]
set_location_assignment PIN_D13 -to register[4]
set_location_assignment PIN_B10 -to register[3]
set_location_assignment PIN_A10 -to register[2]
set_location_assignment PIN_A9 -to register[1]
set_location_assignment PIN_A8 -to register[0]
set_location_assignment PIN_C10 -to Reset
set_global_assignment -name SYSTEMVERILOG_FILE xbitMux.sv
set_global_assignment -name SYSTEMVERILOG_FILE synchronizer.sv
set_global_assignment -name SYSTEMVERILOG_FILE spriteAddress.sv
set_global_assignment -name BDF_FILE "rgb output.bdf"
set_global_assignment -name BDF_FILE Lab6.bdf
set_global_assignment -name SYSTEMVERILOG_FILE horizontalclock.sv
set_global_assignment -name SYSTEMVERILOG_FILE counter.sv
set_global_assignment -name SYSTEMVERILOG_FILE comparator1.sv
set_global_assignment -name SYSTEMVERILOG_FILE comparator.sv
set_global_assignment -name SYSTEMVERILOG_FILE clockdivider.sv
set_global_assignment -name SYSTEMVERILOG_FILE shiftregister.sv
set_global_assignment -name BDF_FILE shiftreg.bdf
set_global_assignment -name SYSTEMVERILOG_FILE shiftInterpret.sv
set_global_assignment -name BDF_FILE IR_Decode.bdf
set_global_assignment -name BDF_FILE FinalProject.bdf
set_global_assignment -name SYSTEMVERILOG_FILE codeDecoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE stateControl.sv
set_global_assignment -name BDF_FILE test_bench.bdf
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IR_IN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to register[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to register[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to register[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to register[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to register[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to register[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to register[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to register[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Reset
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLK
set_global_assignment -name QIP_FILE sprite2.qip
set_global_assignment -name ENABLE_OCT_DONE ON
set_global_assignment -name EXTERNAL_FLASH_FALLBACK_ADDRESS 00000000
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name INTERNAL_FLASH_UPDATE_MODE "SINGLE IMAGE WITH ERAM"
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_N1 -to vsync
set_location_assignment PIN_N3 -to hsync
set_location_assignment PIN_N2 -to blue[3]
set_location_assignment PIN_P4 -to blue[2]
set_location_assignment PIN_T1 -to blue[1]
set_location_assignment PIN_P1 -to blue[0]
set_location_assignment PIN_R1 -to green[3]
set_location_assignment PIN_R2 -to green[2]
set_location_assignment PIN_T2 -to green[1]
set_location_assignment PIN_W1 -to green[0]
set_location_assignment PIN_Y1 -to red[3]
set_location_assignment PIN_Y2 -to red[2]
set_location_assignment PIN_V1 -to red[1]
set_location_assignment PIN_AA1 -to red[0]
set_global_assignment -name SYSTEMVERILOG_FILE output_files/shiftIR.sv
set_global_assignment -name SYSTEMVERILOG_FILE fallEdgeDetect.sv
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top