C:\Synopsys\fpga_F201109SP1\bin64\m_altera.exe  -prodtype synplify_pro -encrypt  -pro  -rundir  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1  -part EP3C16FC484-6   -maxfan 30       -fixgatedclocks 3 -fixgeneratedclocks 3 -syn_altera_model on   -reporting_ctd 0   -ovhdl "ladder_fpga.vhm" -resolveMultipleDriver -summaryfile D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\synlog\report\ladder_fpga_premap.xml -top_level_module  ladder_fpga  -map -ta_num_paths 10  -ta_num_points 10  -vqm41  -ovqm  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga.vqm  -conchk_prepass  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga_cck_prepass.rpt  -autoconstraint  -freq 1.000  -tcl  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.sdc  -tcl  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\pin_assign.sdc  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\synwork\ladder_fpga_compiler.srs  -tcl  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga_fsm.sdc  -flow prepass  -gcc_prepass  -osrd  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\synwork\ladder_fpga_premap.srd  -qsap  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga.sap  -devicelib  C:\Synopsys\fpga_F201109SP1\lib\altera\altera.v  -devicelib  C:\Synopsys\fpga_F201109SP1\lib\altera\quartus_II101\cycloneiii.v  -devicelib  C:\Synopsys\fpga_F201109SP1\lib\altera\quartus_II101\altera_mf.v  -devicelib  C:\Synopsys\fpga_F201109SP1\lib\altera\quartus_II101\altera_lpm.v  -devicelib  C:\Synopsys\fpga_F201109SP1\lib\altera\quartus_II101\altera_primitives.v  -ena_vif  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\verif\ladder_fpga.vif  -ologparam  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\syntmp\ladder_fpga.plg  -osyn  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\synwork\ladder_fpga_premap.srd  -prjdir  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\  -prjname  ladder_fpga  -log  D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\synlog\ladder_fpga_premap.srr 
rc:1 success:1
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga.vqm|o|1368744377|1312690
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga_cck_prepass.rpt|o|0|0
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.sdc|i|1351687264|9957
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\pin_assign.sdc|i|1351687296|21122
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\synwork\ladder_fpga_compiler.srs|i|1368744421|488185
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga_fsm.sdc|i|1368744433|0
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\synwork\ladder_fpga_premap.srd|o|1368744434|160937
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga.sap|o|1368744434|325784
C:\Synopsys\fpga_F201109SP1\lib\altera\altera.v|i|1321466846|799
C:\Synopsys\fpga_F201109SP1\lib\altera\quartus_II101\cycloneiii.v|i|1321466902|30740
C:\Synopsys\fpga_F201109SP1\lib\altera\quartus_II101\altera_mf.v|i|1321466902|196730
C:\Synopsys\fpga_F201109SP1\lib\altera\quartus_II101\altera_lpm.v|i|1321466902|14912
C:\Synopsys\fpga_F201109SP1\lib\altera\quartus_II101\altera_primitives.v|i|1321466902|8315
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\verif\ladder_fpga.vif|o|1368744434|2639
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\syntmp\ladder_fpga.plg|o|1368744434|27
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\synwork\ladder_fpga_premap.srd|o|1368744434|160937
D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\synlog\ladder_fpga_premap.srr|o|1368744434|41904
C:\Synopsys\fpga_F201109SP1\bin64\m_altera.exe|i|1321469864|19840512
C:\Synopsys\fpga_F201109SP1\bin\m_altera.exe|i|1321468812|14123008
