-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_chal2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    d_strm_cp_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    d_strm_cp_empty_n : IN STD_LOGIC;
    d_strm_cp_read : OUT STD_LOGIC;
    d_strm_cp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    d_strm_cp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ch1_val : IN STD_LOGIC_VECTOR (127 downto 0);
    ch2_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    ch2_strm_full_n : IN STD_LOGIC;
    ch2_strm_write : OUT STD_LOGIC;
    ch2_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    ch2_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of GenerateProof_chal2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv128_lc_29 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001110011001";
    constant ap_const_lv128_lc_30 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010110000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_9C80 : STD_LOGIC_VECTOR (15 downto 0) := "1001110010000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_9C41 : STD_LOGIC_VECTOR (15 downto 0) := "1001110001000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal d_strm_cp_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal msgStrm_din : STD_LOGIC_VECTOR (63 downto 0);
    signal msgStrm_full_n : STD_LOGIC;
    signal msgStrm_write : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal icmp_ln73_reg_458 : STD_LOGIC_VECTOR (0 downto 0);
    signal ch1_val_read_reg_403 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln70_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_448 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal icmp_ln70_1_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_1_reg_462_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter2_grp1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln70_fu_286_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln70_reg_453 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln73_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_1_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_reg_466 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal msgLenStrm_full_n : STD_LOGIC;
    signal msgLenStrm_write : STD_LOGIC;
    signal outLenStrm_full_n : STD_LOGIC;
    signal outLenStrm_write : STD_LOGIC;
    signal endMsgLenStrm_din : STD_LOGIC_VECTOR (0 downto 0);
    signal endMsgLenStrm_full_n : STD_LOGIC;
    signal endMsgLenStrm_write : STD_LOGIC;
    signal endOutLenStrm_din : STD_LOGIC_VECTOR (0 downto 0);
    signal endOutLenStrm_full_n : STD_LOGIC;
    signal endOutLenStrm_write : STD_LOGIC;
    signal ap_block_state5 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln67_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal grp_shake_extensible_fu_193_ap_start : STD_LOGIC;
    signal grp_shake_extensible_fu_193_ap_done : STD_LOGIC;
    signal grp_shake_extensible_fu_193_ap_idle : STD_LOGIC;
    signal grp_shake_extensible_fu_193_ap_ready : STD_LOGIC;
    signal grp_shake_extensible_fu_193_msgStrm_read : STD_LOGIC;
    signal grp_shake_extensible_fu_193_msgLenStrm_read : STD_LOGIC;
    signal grp_shake_extensible_fu_193_endMsgLenStrm_read : STD_LOGIC;
    signal grp_shake_extensible_fu_193_outLenStrm_read : STD_LOGIC;
    signal grp_shake_extensible_fu_193_endOutLenStrm_read : STD_LOGIC;
    signal grp_shake_extensible_fu_193_ch2_strm_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_shake_extensible_fu_193_ch2_strm_write : STD_LOGIC;
    signal grp_shake_extensible_fu_193_endDigestStrm_internal_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_shake_extensible_fu_193_endDigestStrm_internal_write : STD_LOGIC;
    signal grp_shake_extensible_fu_193_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal msgStrm_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal msgStrm_empty_n : STD_LOGIC;
    signal msgStrm_read : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal msgLenStrm_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal msgLenStrm_empty_n : STD_LOGIC;
    signal msgLenStrm_read : STD_LOGIC;
    signal endMsgLenStrm_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal endMsgLenStrm_empty_n : STD_LOGIC;
    signal endMsgLenStrm_read : STD_LOGIC;
    signal outLenStrm_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal outLenStrm_empty_n : STD_LOGIC;
    signal outLenStrm_read : STD_LOGIC;
    signal endOutLenStrm_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal endOutLenStrm_empty_n : STD_LOGIC;
    signal endOutLenStrm_read : STD_LOGIC;
    signal endDigestStrm_internal_full_n : STD_LOGIC;
    signal endDigestStrm_internal_write : STD_LOGIC;
    signal word_fu_100 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal select_ln68_1_fu_332_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal word_1_fu_344_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal j_fu_104 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal j_1_fu_302_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_03_fu_108 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal select_ln67_fu_266_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_fu_112 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln67_fu_234_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal trunc_ln81_fu_362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state6 : BOOLEAN;
    signal endDigestStrm_internal_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal endDigestStrm_internal_empty_n : STD_LOGIC;
    signal endDigestStrm_internal_read : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal add_ln67_1_fu_260_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln68_fu_252_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_fu_274_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln70_fu_282_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bit_idx_fu_290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal word_1_fu_344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal word_1_fu_344_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component GenerateProof_shake_extensible IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        msgStrm_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        msgStrm_empty_n : IN STD_LOGIC;
        msgStrm_read : OUT STD_LOGIC;
        msgLenStrm_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        msgLenStrm_empty_n : IN STD_LOGIC;
        msgLenStrm_read : OUT STD_LOGIC;
        endMsgLenStrm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        endMsgLenStrm_empty_n : IN STD_LOGIC;
        endMsgLenStrm_read : OUT STD_LOGIC;
        outLenStrm_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        outLenStrm_empty_n : IN STD_LOGIC;
        outLenStrm_read : OUT STD_LOGIC;
        endOutLenStrm_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        endOutLenStrm_empty_n : IN STD_LOGIC;
        endOutLenStrm_read : OUT STD_LOGIC;
        ch2_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        ch2_strm_full_n : IN STD_LOGIC;
        ch2_strm_write : OUT STD_LOGIC;
        ch2_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        ch2_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        endDigestStrm_internal_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        endDigestStrm_internal_full_n : IN STD_LOGIC;
        endDigestStrm_internal_write : OUT STD_LOGIC );
    end component;


    component GenerateProof_bitset_64ns_64ns_6ns_1ns_64_1_1 IS
    generic (
        DATAWIDTH : INTEGER;
        ADDRWIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (63 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        value : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component GenerateProof_fifo_w64_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_fifo_w128_d2_S_x2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_fifo_w1_d2_S_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_shake_extensible_fu_193 : component GenerateProof_shake_extensible
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shake_extensible_fu_193_ap_start,
        ap_done => grp_shake_extensible_fu_193_ap_done,
        ap_idle => grp_shake_extensible_fu_193_ap_idle,
        ap_ready => grp_shake_extensible_fu_193_ap_ready,
        msgStrm_dout => msgStrm_dout,
        msgStrm_empty_n => msgStrm_empty_n,
        msgStrm_read => grp_shake_extensible_fu_193_msgStrm_read,
        msgLenStrm_dout => msgLenStrm_dout,
        msgLenStrm_empty_n => msgLenStrm_empty_n,
        msgLenStrm_read => grp_shake_extensible_fu_193_msgLenStrm_read,
        endMsgLenStrm_dout => endMsgLenStrm_dout,
        endMsgLenStrm_empty_n => endMsgLenStrm_empty_n,
        endMsgLenStrm_read => grp_shake_extensible_fu_193_endMsgLenStrm_read,
        outLenStrm_dout => outLenStrm_dout,
        outLenStrm_empty_n => outLenStrm_empty_n,
        outLenStrm_read => grp_shake_extensible_fu_193_outLenStrm_read,
        endOutLenStrm_dout => endOutLenStrm_dout,
        endOutLenStrm_empty_n => endOutLenStrm_empty_n,
        endOutLenStrm_read => grp_shake_extensible_fu_193_endOutLenStrm_read,
        ch2_strm_din => grp_shake_extensible_fu_193_ch2_strm_din,
        ch2_strm_full_n => ch2_strm_full_n,
        ch2_strm_write => grp_shake_extensible_fu_193_ch2_strm_write,
        ch2_strm_num_data_valid => ap_const_lv3_0,
        ch2_strm_fifo_cap => ap_const_lv3_0,
        endDigestStrm_internal_din => grp_shake_extensible_fu_193_endDigestStrm_internal_din,
        endDigestStrm_internal_full_n => endDigestStrm_internal_full_n,
        endDigestStrm_internal_write => grp_shake_extensible_fu_193_endDigestStrm_internal_write);

    bitset_64ns_64ns_6ns_1ns_64_1_1_U1903 : component GenerateProof_bitset_64ns_64ns_6ns_1ns_64_1_1
    generic map (
        DATAWIDTH => 64,
        ADDRWIDTH => 6)
    port map (
        din => word_1_fu_344_p1,
        sel => trunc_ln70_reg_453,
        value => d_strm_cp_dout,
        dout => word_1_fu_344_p4);

    msgStrm_fifo_U : component GenerateProof_fifo_w64_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => msgStrm_din,
        if_full_n => msgStrm_full_n,
        if_write => msgStrm_write,
        if_dout => msgStrm_dout,
        if_empty_n => msgStrm_empty_n,
        if_read => msgStrm_read);

    msgLenStrm_fifo_U : component GenerateProof_fifo_w128_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ap_const_lv128_lc_29,
        if_full_n => msgLenStrm_full_n,
        if_write => msgLenStrm_write,
        if_dout => msgLenStrm_dout,
        if_empty_n => msgLenStrm_empty_n,
        if_read => msgLenStrm_read);

    endMsgLenStrm_fifo_U : component GenerateProof_fifo_w1_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => endMsgLenStrm_din,
        if_full_n => endMsgLenStrm_full_n,
        if_write => endMsgLenStrm_write,
        if_dout => endMsgLenStrm_dout,
        if_empty_n => endMsgLenStrm_empty_n,
        if_read => endMsgLenStrm_read);

    outLenStrm_fifo_U : component GenerateProof_fifo_w128_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ap_const_lv128_lc_30,
        if_full_n => outLenStrm_full_n,
        if_write => outLenStrm_write,
        if_dout => outLenStrm_dout,
        if_empty_n => outLenStrm_empty_n,
        if_read => outLenStrm_read);

    endOutLenStrm_fifo_U : component GenerateProof_fifo_w1_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => endOutLenStrm_din,
        if_full_n => endOutLenStrm_full_n,
        if_write => endOutLenStrm_write,
        if_dout => endOutLenStrm_dout,
        if_empty_n => endOutLenStrm_empty_n,
        if_read => endOutLenStrm_read);

    endDigestStrm_internal_fifo_U : component GenerateProof_fifo_w1_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_shake_extensible_fu_193_endDigestStrm_internal_din,
        if_full_n => endDigestStrm_internal_full_n,
        if_write => endDigestStrm_internal_write,
        if_dout => endDigestStrm_internal_dout,
        if_empty_n => endDigestStrm_internal_empty_n,
        if_read => endDigestStrm_internal_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((endDigestStrm_internal_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_shake_extensible_fu_193_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_shake_extensible_fu_193_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_shake_extensible_fu_193_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_shake_extensible_fu_193_ap_ready = ap_const_logic_1)) then 
                    grp_shake_extensible_fu_193_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_03_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_03_fu_108 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln67_fu_228_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                i_03_fu_108 <= select_ln67_fu_266_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_112 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln67_fu_228_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                indvar_flatten_fu_112 <= add_ln67_fu_234_p2;
            end if; 
        end if;
    end process;

    j_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_104 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln67_fu_228_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                j_fu_104 <= j_1_fu_302_p2;
            end if; 
        end if;
    end process;

    word_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                word_fu_100 <= ap_const_lv64_0;
            elsif (((icmp_ln73_reg_458 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                word_fu_100 <= word_1_fu_344_p4;
            elsif (((icmp_ln73_reg_458 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                word_fu_100 <= select_ln68_1_fu_332_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                ch1_val_read_reg_403 <= ch1_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln70_1_reg_462 <= icmp_ln70_1_fu_308_p2;
                icmp_ln70_1_reg_462_pp0_iter1_reg <= icmp_ln70_1_reg_462;
                icmp_ln70_reg_448 <= icmp_ln70_fu_246_p2;
                icmp_ln73_reg_458 <= icmp_ln73_fu_296_p2;
                trunc_ln70_reg_453 <= trunc_ln70_fu_286_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_reg_466 <= ch1_val_read_reg_403(127 downto 64);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_block_state1, ap_enable_reg_pp0_iter2, ap_CS_fsm_state5, ap_block_state5, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln67_fu_228_p2, grp_shake_extensible_fu_193_ap_done, ap_CS_fsm_state8, ap_CS_fsm_state6, ap_block_state6, endDigestStrm_internal_empty_n, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln67_fu_228_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln67_fu_228_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_shake_extensible_fu_193_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((endDigestStrm_internal_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln67_1_fu_260_p2 <= std_logic_vector(unsigned(i_03_fu_108) + unsigned(ap_const_lv10_1));
    add_ln67_fu_234_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_112) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5)
    begin
        if ((ap_const_boolean_1 = ap_block_state5)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6)
    begin
        if ((ap_const_boolean_1 = ap_block_state6)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_shake_extensible_fu_193_ap_done)
    begin
        if ((grp_shake_extensible_fu_193_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(endDigestStrm_internal_empty_n)
    begin
        if ((endDigestStrm_internal_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1_grp1, ap_block_state4_pp0_stage0_iter2_grp1, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_01001_grp1 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter2_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1_grp1, ap_block_state4_pp0_stage0_iter2_grp1, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter2_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1_grp1, ap_block_state4_pp0_stage0_iter2_grp1, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001_grp1 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter2_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state3_pp0_stage0_iter1_grp1, ap_block_state4_pp0_stage0_iter2_grp1, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter2_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1_grp1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter1_grp1_assign_proc : process(d_strm_cp_empty_n, icmp_ln73_reg_458)
    begin
                ap_block_state3_pp0_stage0_iter1_grp1 <= ((icmp_ln73_reg_458 = ap_const_lv1_1) and (d_strm_cp_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter2_grp1_assign_proc : process(msgStrm_full_n, icmp_ln70_1_reg_462_pp0_iter1_reg)
    begin
                ap_block_state4_pp0_stage0_iter2_grp1 <= ((icmp_ln70_1_reg_462_pp0_iter1_reg = ap_const_lv1_1) and (msgStrm_full_n = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(msgStrm_full_n, msgLenStrm_full_n, outLenStrm_full_n, endMsgLenStrm_full_n, endOutLenStrm_full_n)
    begin
                ap_block_state5 <= ((msgStrm_full_n = ap_const_logic_0) or (endOutLenStrm_full_n = ap_const_logic_0) or (endMsgLenStrm_full_n = ap_const_logic_0) or (outLenStrm_full_n = ap_const_logic_0) or (msgLenStrm_full_n = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(msgStrm_full_n, endMsgLenStrm_full_n, endOutLenStrm_full_n)
    begin
                ap_block_state6 <= ((msgStrm_full_n = ap_const_logic_0) or (endOutLenStrm_full_n = ap_const_logic_0) or (endMsgLenStrm_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln67_fu_228_p2)
    begin
        if ((icmp_ln67_fu_228_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, endDigestStrm_internal_empty_n, ap_CS_fsm_state9)
    begin
        if (((endDigestStrm_internal_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(endDigestStrm_internal_empty_n, ap_CS_fsm_state9)
    begin
        if (((endDigestStrm_internal_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bit_idx_fu_290_p2 <= std_logic_vector(unsigned(mul_fu_274_p3) + unsigned(zext_ln70_fu_282_p1));
    ch2_strm_din <= grp_shake_extensible_fu_193_ch2_strm_din;
    ch2_strm_write <= grp_shake_extensible_fu_193_ch2_strm_write;

    d_strm_cp_blk_n_assign_proc : process(d_strm_cp_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_grp1, icmp_ln73_reg_458)
    begin
        if (((icmp_ln73_reg_458 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            d_strm_cp_blk_n <= d_strm_cp_empty_n;
        else 
            d_strm_cp_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_strm_cp_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln73_reg_458, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln73_reg_458 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            d_strm_cp_read <= ap_const_logic_1;
        else 
            d_strm_cp_read <= ap_const_logic_0;
        end if; 
    end process;


    endDigestStrm_internal_read_assign_proc : process(endDigestStrm_internal_empty_n, ap_CS_fsm_state9)
    begin
        if (((endDigestStrm_internal_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            endDigestStrm_internal_read <= ap_const_logic_1;
        else 
            endDigestStrm_internal_read <= ap_const_logic_0;
        end if; 
    end process;


    endDigestStrm_internal_write_assign_proc : process(grp_shake_extensible_fu_193_endDigestStrm_internal_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            endDigestStrm_internal_write <= grp_shake_extensible_fu_193_endDigestStrm_internal_write;
        else 
            endDigestStrm_internal_write <= ap_const_logic_0;
        end if; 
    end process;


    endMsgLenStrm_din_assign_proc : process(ap_CS_fsm_state5, ap_block_state5, ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            endMsgLenStrm_din <= ap_const_lv1_1;
        elsif (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            endMsgLenStrm_din <= ap_const_lv1_0;
        else 
            endMsgLenStrm_din <= "X";
        end if; 
    end process;


    endMsgLenStrm_read_assign_proc : process(grp_shake_extensible_fu_193_endMsgLenStrm_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            endMsgLenStrm_read <= grp_shake_extensible_fu_193_endMsgLenStrm_read;
        else 
            endMsgLenStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    endMsgLenStrm_write_assign_proc : process(ap_CS_fsm_state5, ap_block_state5, ap_CS_fsm_state6, ap_block_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            endMsgLenStrm_write <= ap_const_logic_1;
        else 
            endMsgLenStrm_write <= ap_const_logic_0;
        end if; 
    end process;


    endOutLenStrm_din_assign_proc : process(ap_CS_fsm_state5, ap_block_state5, ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            endOutLenStrm_din <= ap_const_lv1_1;
        elsif (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            endOutLenStrm_din <= ap_const_lv1_0;
        else 
            endOutLenStrm_din <= "X";
        end if; 
    end process;


    endOutLenStrm_read_assign_proc : process(grp_shake_extensible_fu_193_endOutLenStrm_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            endOutLenStrm_read <= grp_shake_extensible_fu_193_endOutLenStrm_read;
        else 
            endOutLenStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    endOutLenStrm_write_assign_proc : process(ap_CS_fsm_state5, ap_block_state5, ap_CS_fsm_state6, ap_block_state6)
    begin
        if ((((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            endOutLenStrm_write <= ap_const_logic_1;
        else 
            endOutLenStrm_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_shake_extensible_fu_193_ap_start <= grp_shake_extensible_fu_193_ap_start_reg;
    icmp_ln67_fu_228_p2 <= "1" when (indvar_flatten_fu_112 = ap_const_lv16_9C80) else "0";
    icmp_ln70_1_fu_308_p2 <= "1" when (j_1_fu_302_p2 = ap_const_lv7_40) else "0";
    icmp_ln70_fu_246_p2 <= "1" when (j_fu_104 = ap_const_lv7_40) else "0";
    icmp_ln73_fu_296_p2 <= "1" when (unsigned(bit_idx_fu_290_p2) < unsigned(ap_const_lv16_9C41)) else "0";
    j_1_fu_302_p2 <= std_logic_vector(unsigned(select_ln68_fu_252_p3) + unsigned(ap_const_lv7_1));

    msgLenStrm_read_assign_proc : process(grp_shake_extensible_fu_193_msgLenStrm_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            msgLenStrm_read <= grp_shake_extensible_fu_193_msgLenStrm_read;
        else 
            msgLenStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    msgLenStrm_write_assign_proc : process(ap_CS_fsm_state5, ap_block_state5)
    begin
        if (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            msgLenStrm_write <= ap_const_logic_1;
        else 
            msgLenStrm_write <= ap_const_logic_0;
        end if; 
    end process;


    msgStrm_din_assign_proc : process(icmp_ln70_1_reg_462_pp0_iter1_reg, ap_enable_reg_pp0_iter2, p_0_reg_466, ap_CS_fsm_state5, ap_block_state5, word_fu_100, ap_block_pp0_stage0_01001_grp1, trunc_ln81_fu_362_p1, ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            msgStrm_din <= p_0_reg_466;
        elsif (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            msgStrm_din <= trunc_ln81_fu_362_p1;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln70_1_reg_462_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001_grp1))) then 
            msgStrm_din <= word_fu_100;
        else 
            msgStrm_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    msgStrm_read_assign_proc : process(grp_shake_extensible_fu_193_msgStrm_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            msgStrm_read <= grp_shake_extensible_fu_193_msgStrm_read;
        else 
            msgStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    msgStrm_write_assign_proc : process(icmp_ln70_1_reg_462_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_CS_fsm_state5, ap_block_state5, ap_block_pp0_stage0_11001_grp1, ap_CS_fsm_state6, ap_block_state6)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln70_1_reg_462_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            msgStrm_write <= ap_const_logic_1;
        else 
            msgStrm_write <= ap_const_logic_0;
        end if; 
    end process;

    mul_fu_274_p3 <= (select_ln67_fu_266_p3 & ap_const_lv6_0);

    outLenStrm_read_assign_proc : process(grp_shake_extensible_fu_193_outLenStrm_read, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            outLenStrm_read <= grp_shake_extensible_fu_193_outLenStrm_read;
        else 
            outLenStrm_read <= ap_const_logic_0;
        end if; 
    end process;


    outLenStrm_write_assign_proc : process(ap_CS_fsm_state5, ap_block_state5)
    begin
        if (((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            outLenStrm_write <= ap_const_logic_1;
        else 
            outLenStrm_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln67_fu_266_p3 <= 
        add_ln67_1_fu_260_p2 when (icmp_ln70_fu_246_p2(0) = '1') else 
        i_03_fu_108;
    select_ln68_1_fu_332_p3 <= 
        ap_const_lv64_0 when (icmp_ln70_reg_448(0) = '1') else 
        word_fu_100;
    select_ln68_fu_252_p3 <= 
        ap_const_lv7_0 when (icmp_ln70_fu_246_p2(0) = '1') else 
        j_fu_104;
    trunc_ln70_fu_286_p1 <= select_ln68_fu_252_p3(6 - 1 downto 0);
    trunc_ln81_fu_362_p1 <= ch1_val_read_reg_403(64 - 1 downto 0);
    word_1_fu_344_p1 <= 
        ap_const_lv64_0 when (icmp_ln70_reg_448(0) = '1') else 
        word_fu_100;
    zext_ln70_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_fu_252_p3),16));
end behav;
