{
	"author": ["Yan Luo", "Jia Yu", "Jun Yang", "Laxmi N. Bhuyan"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2005",
	"dblpkey": "conf/dac/LuoYYB05",
	"doi": "10.1145/1065579.1065766",
	"ee": "http://doi.acm.org/10.1145/1065579.1065766",
	"pages": "712-715",
	"publisher": "ACM",
	"stemmed": ["low", "power", "network", "processor", "design", "use", "clock", "gate"],
	"tag": ["design", "network", "power management", "using"],
	"title": "Low power network processor design using clock gating",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2005
}