@INPROCEEDINGS{470344,
author={Casavant, A.E.},
booktitle={European Design and Test Conference, 1995. ED TC 1995, Proceedings.},
title={Balancing structural hazards and hardware cost of pipelined processors},
year={1995},
month={Mar},
pages={562-566},
keywords={circuit CAD;circuit optimisation;instruction sets;microprocessor chips;pipeline processing;cost model;degraded performance;hardware cost;instruction set implementation;optimization algorithm;pipeline hazards;pipelined processors;structural hazards;Cost function;Degradation;Frequency;Hardware;Hazards;Laboratories;Microprocessors;National electric code;Pipelines;Reduced instruction set computing},
doi={10.1109/EDTC.1995.470344},}
