

================================================================
== Vitis HLS Report for 'arrayinput'
================================================================
* Date:           Sat Sep  4 22:51:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        arrayinput_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.693 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   71|   71|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        |- loop2   |        4|        4|         2|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    582|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    751|    -|
|Register         |        -|    -|     411|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     411|   1333|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_598_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln14_2_fu_622_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln14_3_fu_646_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln14_4_fu_670_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln14_5_fu_694_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln14_6_fu_718_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln14_7_fu_742_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln14_8_fu_766_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln14_9_fu_790_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln14_fu_574_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln16_11_fu_706_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln16_13_fu_730_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln16_15_fu_754_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln16_17_fu_778_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln16_19_fu_802_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln16_1_fu_586_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln16_3_fu_610_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln16_5_fu_634_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln16_7_fu_658_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln16_9_fu_682_p2     |         +|   0|  0|  32|          32|          32|
    |grp_fu_547_p2            |         +|   0|  0|  32|          32|          32|
    |icmp_ln14_1_fu_592_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln14_2_fu_616_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln14_3_fu_640_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln14_4_fu_664_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln14_5_fu_688_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln14_6_fu_712_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln14_7_fu_736_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln14_8_fu_760_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln14_9_fu_784_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln14_fu_568_p2      |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp7            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp8            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp9            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp7_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp8_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp9_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 582|         442|         422|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |a_address0               |   59|         11|    4|         44|
    |add63_reg_338            |    9|          2|   32|         64|
    |ap_NS_fsm                |  142|         32|    1|         32|
    |ap_enable_reg_pp0_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp5_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp6_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp7_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp8_iter1  |   14|          3|    1|          3|
    |ap_enable_reg_pp9_iter1  |   14|          3|    1|          3|
    |b_address0               |   59|         11|    4|         44|
    |c_address0               |   59|         11|    4|         44|
    |c_address1               |   59|         11|    4|         44|
    |c_d1                     |   53|         10|   32|        320|
    |empty_11_reg_426         |    9|          2|   32|         64|
    |empty_13_reg_448         |    9|          2|   32|         64|
    |empty_15_reg_470         |    9|          2|   32|         64|
    |empty_17_reg_492         |    9|          2|   32|         64|
    |empty_19_reg_514         |    9|          2|   32|         64|
    |empty_21_reg_536         |    9|          2|   32|         64|
    |empty_5_reg_360          |    9|          2|   32|         64|
    |empty_7_reg_382          |    9|          2|   32|         64|
    |empty_9_reg_404          |    9|          2|   32|         64|
    |i_1_reg_349              |    9|          2|    3|          6|
    |i_2_reg_371              |    9|          2|    3|          6|
    |i_3_reg_393              |    9|          2|    3|          6|
    |i_4_reg_415              |    9|          2|    3|          6|
    |i_5_reg_437              |    9|          2|    3|          6|
    |i_6_reg_459              |    9|          2|    3|          6|
    |i_7_reg_481              |    9|          2|    3|          6|
    |i_8_reg_503              |    9|          2|    3|          6|
    |i_9_reg_525              |    9|          2|    3|          6|
    |i_reg_327                |    9|          2|    3|          6|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  751|        156|  409|       1258|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add63_reg_338            |  32|   0|   32|          0|
    |ap_CS_fsm                |  31|   0|   31|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter1  |   1|   0|    1|          0|
    |empty_11_reg_426         |  32|   0|   32|          0|
    |empty_13_reg_448         |  32|   0|   32|          0|
    |empty_15_reg_470         |  32|   0|   32|          0|
    |empty_17_reg_492         |  32|   0|   32|          0|
    |empty_19_reg_514         |  32|   0|   32|          0|
    |empty_21_reg_536         |  32|   0|   32|          0|
    |empty_5_reg_360          |  32|   0|   32|          0|
    |empty_7_reg_382          |  32|   0|   32|          0|
    |empty_9_reg_404          |  32|   0|   32|          0|
    |i_1_reg_349              |   3|   0|    3|          0|
    |i_2_reg_371              |   3|   0|    3|          0|
    |i_3_reg_393              |   3|   0|    3|          0|
    |i_4_reg_415              |   3|   0|    3|          0|
    |i_5_reg_437              |   3|   0|    3|          0|
    |i_6_reg_459              |   3|   0|    3|          0|
    |i_7_reg_481              |   3|   0|    3|          0|
    |i_8_reg_503              |   3|   0|    3|          0|
    |i_9_reg_525              |   3|   0|    3|          0|
    |i_reg_327                |   3|   0|    3|          0|
    |icmp_ln14_1_reg_842      |   1|   0|    1|          0|
    |icmp_ln14_2_reg_872      |   1|   0|    1|          0|
    |icmp_ln14_3_reg_902      |   1|   0|    1|          0|
    |icmp_ln14_4_reg_932      |   1|   0|    1|          0|
    |icmp_ln14_5_reg_962      |   1|   0|    1|          0|
    |icmp_ln14_6_reg_992      |   1|   0|    1|          0|
    |icmp_ln14_7_reg_1022     |   1|   0|    1|          0|
    |icmp_ln14_8_reg_1052     |   1|   0|    1|          0|
    |icmp_ln14_9_reg_1082     |   1|   0|    1|          0|
    |icmp_ln14_reg_813        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 411|   0|  411|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    arrayinput|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    arrayinput|  return value|
|a_address0  |  out|    4|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|b_address0  |  out|    4|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   32|   ap_memory|             c|         array|
|c_q0        |   in|   32|   ap_memory|             c|         array|
|c_address1  |  out|    4|   ap_memory|             c|         array|
|c_ce1       |  out|    1|   ap_memory|             c|         array|
|c_we1       |  out|    1|   ap_memory|             c|         array|
|c_d1        |  out|   32|   ap_memory|             c|         array|
|c_q1        |   in|   32|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

