# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pre_VECTOR_MUL.gen/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" \

# Do not sort compile order
nosort
