# VLSI_DV_PROJECTS
This repository contains VLSI design and verification projects demonstrating proficiency in Verilog, SystemVerilog, assertions, coverage, and pipelining techniques. These projects cover both design and testbench implementation and are suitable for digital design and verification practice.
