// Seed: 1542233359
module module_0 ();
  wire id_1;
  wire id_2;
  assign module_1.id_1 = 0;
  parameter id_3 = 1 == -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_2 = 32'd39
) (
    output uwire id_0,
    input  tri1  _id_1,
    input  wor   _id_2
);
  logic id_4;
  assign id_4[id_2 : id_1] = id_2;
  module_0 modCall_1 ();
  always assign id_4 = 1;
  assign id_0 = id_1;
  wire id_5;
  ;
endmodule
module module_2 (
    output tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4
    , id_15,
    input wire id_5,
    output wire id_6,
    input tri0 id_7,
    input wand id_8,
    input uwire id_9,
    output tri0 id_10,
    output wor id_11,
    output supply1 id_12,
    output wire id_13
);
  assign id_13 = id_9;
  module_0 modCall_1 ();
endmodule
