$date
  Tue Mar  3 16:12:51 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module rom_tb $end
$var reg 8 ! data_in[7:0] $end
$var reg 8 " data_out[7:0] $end
$var reg 1 # clk $end
$scope module data_rom $end
$var reg 8 $ din[7:0] $end
$var reg 8 % dout[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b01100001 !
b00000001 "
0#
b01100001 $
b00000001 %
#5000000
1#
#10000000
b01100010 !
b00000010 "
0#
b01100010 $
b00000010 %
#15000000
1#
#20000000
b01100011 !
b00000011 "
0#
b01100011 $
b00000011 %
#25000000
1#
#30000000
b01100100 !
b00000100 "
0#
b01100100 $
b00000100 %
#35000000
1#
#40000000
b01100101 !
b00000101 "
0#
b01100101 $
b00000101 %
#45000000
1#
#50000000
b01100110 !
b00000110 "
0#
b01100110 $
b00000110 %
#55000000
1#
#60000000
b00000000 !
b00000000 "
0#
b00000000 $
b00000000 %
#65000000
1#
#70000000
b00011001 !
b01111001 "
0#
b00011001 $
b01111001 %
#75000000
1#
#80000000
0#
#85000000
1#
#90000000
0#
#95000000
1#
#100000000
0#
