Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Aug 30 14:24:11 2016
| Host         : wintermute running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file ./report/frameSIPO_timing_routed.rpt
| Design       : frameSIPO
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.893        0.000                      0                   65        0.322        0.000                      0                   65        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.893        0.000                      0                   65        0.322        0.000                      0                   65        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 byte_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CNT_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 2.981ns (49.021%)  route 3.100ns (50.979%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 9.503 - 8.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32, unset)           1.686     1.686    ap_clk
    SLICE_X28Y70         FDRE                                         r  byte_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     2.142 r  byte_cnt_reg[0]/Q
                         net (fo=9, routed)           0.648     2.790    byte_cnt_reg[0]
    SLICE_X29Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.370 r  sfd_detected_ap_vld_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.370    sfd_detected_ap_vld_INST_0_i_8_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.484 r  sfd_detected_ap_vld_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.484    sfd_detected_ap_vld_INST_0_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  sfd_detected_ap_vld_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.598    sfd_detected_ap_vld_INST_0_i_27_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  sfd_detected_ap_vld_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.712    sfd_detected_ap_vld_INST_0_i_26_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  ethertype[0]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.009     3.835    ethertype[0]_INST_0_i_5_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.949 r  ethertype[0]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.949    ethertype[0]_INST_0_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.063 r  ethertype[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.063    ethertype[0]_INST_0_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.397 f  sfd_detected_ap_vld_INST_0_i_7/O[1]
                         net (fo=3, routed)           0.666     5.063    tmp_5_fu_227_p2[30]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.303     5.366 r  src_addr[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     5.366    src_addr[0]_INST_0_i_9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.742 r  src_addr[0]_INST_0_i_2/CO[3]
                         net (fo=8, routed)           1.314     7.056    src_addr[0]_INST_0_i_2_n_0
    SLICE_X26Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.180 f  sfd_detected_ap_vld_INST_0_i_1/O
                         net (fo=2, routed)           0.463     7.643    sfd_detected_ap_vld_INST_0_i_1_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.767 r  CNT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     7.767    CNT_STATE[0]_i_1_n_0
    SLICE_X26Y74         FDRE                                         r  CNT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=32, unset)           1.503     9.503    ap_clk
    SLICE_X26Y74         FDRE                                         r  CNT_STATE_reg[0]/C
                         clock pessimism              0.115     9.618    
                         clock uncertainty           -0.035     9.583    
    SLICE_X26Y74         FDRE (Setup_fdre_C_D)        0.077     9.660    CNT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  1.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 byte_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32, unset)           0.566     0.566    ap_clk
    SLICE_X28Y70         FDRE                                         r  byte_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  byte_cnt_reg[0]/Q
                         net (fo=9, routed)           0.185     0.892    byte_cnt_reg[0]
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  byte_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     0.937    tmp_5_fu_227_p2[0]
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.007 r  byte_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.007    byte_cnt_reg[0]_i_1_n_7
    SLICE_X28Y70         FDRE                                         r  byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32, unset)           0.833     0.833    ap_clk
    SLICE_X28Y70         FDRE                                         r  byte_cnt_reg[0]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.105     0.685    byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y74  CNT_STATE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y74  CNT_STATE_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y71  byte_cnt_reg[4]/C



