
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -14258.32

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -35.21

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -35.21

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_rd_a4[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_rd_a5[3]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_rd_a4[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.28    3.28 ^ core.CPU_rd_a4[3]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_rd_a4[3] (net)
                  0.03    0.00    3.28 ^ core.CPU_rd_a5[3]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                          0.92    3.92   clock uncertainty
                          0.00    3.92   clock reconvergence pessimism
                                  3.92 ^ core.CPU_rd_a5[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    3.89   library hold time
                                  3.89   data required time
-----------------------------------------------------------------------------
                                  3.89   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    1.61   14.81   10.29   13.29 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 14.81    0.21   13.51 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    1.59    0.00   33.68   47.19 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  0.00    0.17   47.36 v _08421_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.15    2.63    1.30   48.66 ^ _08421_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03034_ (net)
                  2.63    0.04   48.70 ^ _08834_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.52    0.16   48.86 v _08834_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00626_ (net)
                  0.52    0.00   48.86 v core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 48.86   data arrival time

                  0.00   11.55   11.55   clock clk (rise edge)
                          3.00   14.55   clock network delay (ideal)
                         -0.58   13.97   clock uncertainty
                          0.00   13.97   clock reconvergence pessimism
                                 13.97 ^ core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.33   13.65   library setup time
                                 13.65   data required time
-----------------------------------------------------------------------------
                                 13.65   data required time
                                -48.86   data arrival time
-----------------------------------------------------------------------------
                                -35.21   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    1.61   14.81   10.29   13.29 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 14.81    0.21   13.51 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    1.59    0.00   33.68   47.19 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  0.00    0.17   47.36 v _08421_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.15    2.63    1.30   48.66 ^ _08421_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03034_ (net)
                  2.63    0.04   48.70 ^ _08834_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.52    0.16   48.86 v _08834_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00626_ (net)
                  0.52    0.00   48.86 v core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 48.86   data arrival time

                  0.00   11.55   11.55   clock clk (rise edge)
                          3.00   14.55   clock network delay (ideal)
                         -0.58   13.97   clock uncertainty
                          0.00   13.97   clock reconvergence pessimism
                                 13.97 ^ core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.33   13.65   library setup time
                                 13.65   data required time
-----------------------------------------------------------------------------
                                 13.65   data required time
                                -48.86   data arrival time
-----------------------------------------------------------------------------
                                -35.21   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.86e-03   9.61e-04   1.03e-08   5.82e-03  54.8%
Combinational          9.65e-04   3.84e-03   8.24e-09   4.81e-03  45.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.82e-03   4.80e-03   1.86e-08   1.06e-02 100.0%
                          54.8%      45.2%       0.0%
