

================================================================
== Vivado HLS Report for 'Res_layer'
================================================================
* Date:           Thu Aug 31 05:17:44 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    73753|    73753| 0.738 ms | 0.738 ms |  73753|  73753|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i28  |    73752|    73752|      6146|          -|          -|    12|    no    |
        | + l_j28         |     6144|     6144|         8|          -|          -|   768|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:571]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i28_0 = phi i4 [ 0, %0 ], [ %i28, %l_S_i_j_0_i28_end ]"   --->   Operation 12 'phi' 'i28_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%icmp_ln571 = icmp eq i4 %i28_0, -4" [kernel.cpp:571]   --->   Operation 13 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%i28 = add i4 %i28_0, 1" [kernel.cpp:571]   --->   Operation 15 'add' 'i28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln571, label %4, label %l_S_i_j_0_i28_begin" [kernel.cpp:571]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str61) nounwind" [kernel.cpp:571]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str61)" [kernel.cpp:571]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i28_0, i10 0)" [kernel.cpp:573]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i14 %tmp_s to i15" [kernel.cpp:573]   --->   Operation 20 'zext' 'zext_ln573' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_25 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i28_0, i8 0)" [kernel.cpp:573]   --->   Operation 21 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i12 %tmp_25 to i15" [kernel.cpp:573]   --->   Operation 22 'zext' 'zext_ln573_1' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.81ns)   --->   "%sub_ln573 = sub i15 %zext_ln573, %zext_ln573_1" [kernel.cpp:573]   --->   Operation 23 'sub' 'sub_ln573' <Predicate = (!icmp_ln571)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:572]   --->   Operation 24 'br' <Predicate = (!icmp_ln571)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:579]   --->   Operation 25 'ret' <Predicate = (icmp_ln571)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j28_0 = phi i10 [ 0, %l_S_i_j_0_i28_begin ], [ %j28, %3 ]"   --->   Operation 26 'phi' 'j28_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln572 = icmp eq i10 %j28_0, -256" [kernel.cpp:572]   --->   Operation 27 'icmp' 'icmp_ln572' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_348 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 28 'speclooptripcount' 'empty_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.73ns)   --->   "%j28 = add i10 %j28_0, 1" [kernel.cpp:572]   --->   Operation 29 'add' 'j28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln572, label %l_S_i_j_0_i28_end, label %3" [kernel.cpp:572]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln573_2 = zext i10 %j28_0 to i15" [kernel.cpp:573]   --->   Operation 31 'zext' 'zext_ln573_2' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.94ns)   --->   "%add_ln573 = add i15 %sub_ln573, %zext_ln573_2" [kernel.cpp:573]   --->   Operation 32 'add' 'add_ln573' <Predicate = (!icmp_ln572)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln573 = sext i15 %add_ln573 to i64" [kernel.cpp:573]   --->   Operation 33 'sext' 'sext_ln573' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v337_addr = getelementptr [9216 x float]* %v337, i64 0, i64 %sext_ln573" [kernel.cpp:573]   --->   Operation 34 'getelementptr' 'v337_addr' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%v338_addr = getelementptr [9216 x float]* %v338, i64 0, i64 %sext_ln573" [kernel.cpp:574]   --->   Operation 35 'getelementptr' 'v338_addr' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%v342 = load float* %v337_addr, align 4" [kernel.cpp:573]   --->   Operation 36 'load' 'v342' <Predicate = (!icmp_ln572)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%v343 = load float* %v338_addr, align 4" [kernel.cpp:574]   --->   Operation 37 'load' 'v343' <Predicate = (!icmp_ln572)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_349 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str61, i32 %tmp)" [kernel.cpp:578]   --->   Operation 38 'specregionend' 'empty_349' <Predicate = (icmp_ln572)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:571]   --->   Operation 39 'br' <Predicate = (icmp_ln572)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 40 [1/2] (3.25ns)   --->   "%v342 = load float* %v337_addr, align 4" [kernel.cpp:573]   --->   Operation 40 'load' 'v342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%v343 = load float* %v338_addr, align 4" [kernel.cpp:574]   --->   Operation 41 'load' 'v343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 42 [5/5] (7.25ns)   --->   "%v344 = fadd float %v342, %v343" [kernel.cpp:575]   --->   Operation 42 'fadd' 'v344' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 43 [4/5] (7.25ns)   --->   "%v344 = fadd float %v342, %v343" [kernel.cpp:575]   --->   Operation 43 'fadd' 'v344' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 44 [3/5] (7.25ns)   --->   "%v344 = fadd float %v342, %v343" [kernel.cpp:575]   --->   Operation 44 'fadd' 'v344' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 45 [2/5] (7.25ns)   --->   "%v344 = fadd float %v342, %v343" [kernel.cpp:575]   --->   Operation 45 'fadd' 'v344' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 46 [1/5] (7.25ns)   --->   "%v344 = fadd float %v342, %v343" [kernel.cpp:575]   --->   Operation 46 'fadd' 'v344' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str62) nounwind" [kernel.cpp:572]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%v339_addr = getelementptr [9216 x float]* %v339, i64 0, i64 %sext_ln573" [kernel.cpp:576]   --->   Operation 48 'getelementptr' 'v339_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (3.25ns)   --->   "store float %v344, float* %v339_addr, align 4" [kernel.cpp:576]   --->   Operation 49 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:572]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v337]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v338]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v339]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln571           (br               ) [ 01111111111]
i28_0              (phi              ) [ 00100000000]
icmp_ln571         (icmp             ) [ 00111111111]
empty              (speclooptripcount) [ 00000000000]
i28                (add              ) [ 01111111111]
br_ln571           (br               ) [ 00000000000]
specloopname_ln571 (specloopname     ) [ 00000000000]
tmp                (specregionbegin  ) [ 00011111111]
tmp_s              (bitconcatenate   ) [ 00000000000]
zext_ln573         (zext             ) [ 00000000000]
tmp_25             (bitconcatenate   ) [ 00000000000]
zext_ln573_1       (zext             ) [ 00000000000]
sub_ln573          (sub              ) [ 00011111111]
br_ln572           (br               ) [ 00111111111]
ret_ln579          (ret              ) [ 00000000000]
j28_0              (phi              ) [ 00010000000]
icmp_ln572         (icmp             ) [ 00111111111]
empty_348          (speclooptripcount) [ 00000000000]
j28                (add              ) [ 00111111111]
br_ln572           (br               ) [ 00000000000]
zext_ln573_2       (zext             ) [ 00000000000]
add_ln573          (add              ) [ 00000000000]
sext_ln573         (sext             ) [ 00001111111]
v337_addr          (getelementptr    ) [ 00001000000]
v338_addr          (getelementptr    ) [ 00001000000]
empty_349          (specregionend    ) [ 00000000000]
br_ln571           (br               ) [ 01111111111]
v342               (load             ) [ 00000111110]
v343               (load             ) [ 00000111110]
v344               (fadd             ) [ 00000000001]
specloopname_ln572 (specloopname     ) [ 00000000000]
v339_addr          (getelementptr    ) [ 00000000000]
store_ln576        (store            ) [ 00000000000]
br_ln572           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v337">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v337"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v338">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v338"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v339">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v339"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="v337_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="15" slack="0"/>
<pin id="46" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v337_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="v338_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="15" slack="0"/>
<pin id="53" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v338_addr/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="14" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v342/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v343/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="v339_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="15" slack="7"/>
<pin id="72" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v339_addr/10 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln576_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="14" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln576/10 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i28_0_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="1"/>
<pin id="83" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i28_0 (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="i28_0_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i28_0/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="j28_0_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="1"/>
<pin id="94" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j28_0 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="j28_0_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j28_0/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v344/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln571_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="3" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i28_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i28/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_s_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln573_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_25_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln573_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sub_ln573_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="12" slack="0"/>
<pin id="146" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln573/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln572_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="9" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln572/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="j28_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j28/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln573_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_2/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln573_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="1"/>
<pin id="167" dir="0" index="1" bw="10" slack="0"/>
<pin id="168" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln573/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln573_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="15" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln573/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i28_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i28 "/>
</bind>
</comp>

<comp id="184" class="1005" name="sub_ln573_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="15" slack="1"/>
<pin id="186" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln573 "/>
</bind>
</comp>

<comp id="192" class="1005" name="j28_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j28 "/>
</bind>
</comp>

<comp id="197" class="1005" name="sext_ln573_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="7"/>
<pin id="199" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln573 "/>
</bind>
</comp>

<comp id="202" class="1005" name="v337_addr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="1"/>
<pin id="204" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v337_addr "/>
</bind>
</comp>

<comp id="207" class="1005" name="v338_addr_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="1"/>
<pin id="209" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v338_addr "/>
</bind>
</comp>

<comp id="212" class="1005" name="v342_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v342 "/>
</bind>
</comp>

<comp id="217" class="1005" name="v343_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v343 "/>
</bind>
</comp>

<comp id="222" class="1005" name="v344_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v344 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="36" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="42" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="49" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="85" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="85" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="85" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="85" pin="4"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="127" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="96" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="96" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="96" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="182"><net_src comp="113" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="187"><net_src comp="143" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="195"><net_src comp="155" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="200"><net_src comp="170" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="205"><net_src comp="42" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="210"><net_src comp="49" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="215"><net_src comp="56" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="220"><net_src comp="62" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="225"><net_src comp="103" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v339 | {10 }
 - Input state : 
	Port: Res_layer : v337 | {3 4 }
	Port: Res_layer : v338 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln571 : 1
		i28 : 1
		br_ln571 : 2
		tmp_s : 1
		zext_ln573 : 2
		tmp_25 : 1
		zext_ln573_1 : 2
		sub_ln573 : 3
	State 3
		icmp_ln572 : 1
		j28 : 1
		br_ln572 : 2
		zext_ln573_2 : 1
		add_ln573 : 2
		sext_ln573 : 3
		v337_addr : 4
		v338_addr : 4
		v342 : 5
		v343 : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln576 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_103     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|          |      i28_fu_113     |    0    |    0    |    13   |
|    add   |      j28_fu_155     |    0    |    0    |    14   |
|          |   add_ln573_fu_165  |    0    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln571_fu_107  |    0    |    0    |    9    |
|          |  icmp_ln572_fu_149  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln573_fu_143  |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_119    |    0    |    0    |    0    |
|          |    tmp_25_fu_131    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln573_fu_127  |    0    |    0    |    0    |
|   zext   | zext_ln573_1_fu_139 |    0    |    0    |    0    |
|          | zext_ln573_2_fu_161 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln573_fu_170  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |   205   |   479   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   i28_0_reg_81   |    4   |
|    i28_reg_179   |    4   |
|   j28_0_reg_92   |   10   |
|    j28_reg_192   |   10   |
|sext_ln573_reg_197|   64   |
| sub_ln573_reg_184|   15   |
| v337_addr_reg_202|   14   |
| v338_addr_reg_207|   14   |
|   v342_reg_212   |   32   |
|   v343_reg_217   |   32   |
|   v344_reg_222   |   32   |
+------------------+--------+
|       Total      |   231  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_62 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   479  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   231  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   436  |   497  |
+-----------+--------+--------+--------+--------+
