#!/bin/bash -f
#**********************************************************************************************************
# Vivado (TM) v2023.1 (64-bit)
#
# Script generated by Vivado on Tue Jun 11 12:36:25 CEST 2024
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
#
# Tool Version Limit: 2023.05 
#
# Filename     : system.sh
# Simulator    : Cadence Xcelium Parallel Simulator
# Description  : Simulation script generated by export_simulation Tcl command
# Purpose      : Run 'compile', 'elaborate', 'simulate' steps for compiling, elaborating and simulating the
#                design. The script will copy the library mapping file from the compiled library directory,
#                create design library directories and library mappings in the mapping file.
#
# Usage        : system.sh
#                system.sh [-lib_map_path] [-step] [-keep_index] [-noclean_files]*
#                system.sh [-reset_run]
#                system.sh [-reset_log]
#                system.sh [-help]
#
#               * The -noclean_files switch is deprecated and will not peform any function (by default, the
#                 simulator generated files will not be removed unless -reset_run switch is used)
#
# Prerequisite : Before running export_simulation, you must first compile the Xilinx simulation library
#                using the 'compile_simlib' Tcl command (for more information, run 'compile_simlib -help'
#                command in the Vivado Tcl shell). After compiling the library, specify the -lib_map_path
#                switch with the directory path where the library is created while generating the script
#                with export_simulation.
#
#                Alternatively, you can set the library path by setting the following project property:-
#
#                 set_property compxlib.<simulator>_compiled_library_dir <path> [current_project]
#
#                You can also point to the simulation library by either setting the 'lib_map_path' global
#                variable in this script or specify it with the '-lib_map_path' switch while executing this
#                script (type 'system.sh -help' for more information).
#
#                Note: For pure RTL based designs, the -lib_map_path switch can be specified later with the
#                generated script, but if design is targetted for system simulation containing SystemC/C++/C
#                sources, then the library path MUST be specified upfront when calling export_simulation.
#
#                For more information, refer 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#**********************************************************************************************************

# catch pipeline exit status
set -Eeuo pipefail

# set xmvhdl compile options
xmvhdl_opts="-64bit -messages -relax -logfile .tmp_log -update"

# set xmvlog compile options
xmvlog_opts="-64bit -messages -logfile .tmp_log -update"

# set xmelab elaboration options
xmelab_opts="-64bit -relax -access +rwc -namemap_mixgen -messages -logfile elaborate.log"

# set xmsim simulation options
xmsim_opts="-64bit -logfile simulate.log"

# set design libraries for elaboration
design_libs_elab="-libname xilinx_vip -libname xpm -libname xlslice_v1_0_2 -libname xil_defaultlib -libname axi_lite_ipif_v3_0_4 -libname lib_cdc_v1_0_2 -libname interrupt_control_v3_1_4 -libname axi_gpio_v2_0_30 -libname axi_i2s_adi_v1_00_a -libname adi_common_v1_00_a -libname lib_pkg_v1_0_2 -libname axi_iic_v2_1_4 -libname generic_baseblocks_v2_1_0 -libname fifo_generator_v13_2_8 -libname axi_data_fifo_v2_1_27 -libname axi_infrastructure_v1_1_0 -libname axi_register_slice_v2_1_28 -libname axi_protocol_converter_v2_1_28 -libname axi_crossbar_v2_1_29 -libname lib_fifo_v1_0_17 -libname blk_mem_gen_v8_4_6 -libname lib_bmg_v1_0_15 -libname lib_srl_fifo_v1_0_2 -libname axi_datamover_v5_1_30 -libname axi_vdma_v6_3_16 -libname axis_infrastructure_v1_1_0 -libname axis_register_slice_v1_1_28 -libname axis_subset_converter_v1_1_28 -libname proc_sys_reset_v5_0_13 -libname mipi_csi2_rx_ctrl_v1_0_8 -libname mipi_dphy_v4_3_6 -libname axis_dwidth_converter_v1_1_27 -libname axis_switch_v1_1_28 -libname vfb_v1_0_22 -libname axi_vip_v1_1_14 -libname processing_system7_vip_v1_0_16 -libname v_tc_v6_1_13 -libname v_vid_in_axi4s_v4_0_9 -libname v_axi4s_vid_out_v4_0_16 -libname xbip_utils_v3_0_10 -libname axi_utils_v2_0_6 -libname xbip_pipe_v3_0_6 -libname xbip_dsp48_wrapper_v3_0_4 -libname xbip_dsp48_addsub_v3_0_6 -libname xbip_bram18k_v3_0_6 -libname mult_gen_v12_0_18 -libname floating_point_v7_0_20 -libname xbip_dsp48_mult_v3_0_6 -libname xbip_dsp48_multadd_v3_0_6 -libname div_gen_v5_1_19 -libname v_frmbuf_wr_v2_4_0 -libname v_tc_v6_2_6 -libname v_vid_in_axi4s_v5_0_2 -libname xlconcat_v2_1_4 -libname xlconstant_v1_1_7 -libname xilinx_vip -libname unisims_ver -libname unimacro_ver -libname secureip"

# set design libraries
design_libs=(simprims_ver xilinx_vip xpm xlslice_v1_0_2 xil_defaultlib axi_lite_ipif_v3_0_4 lib_cdc_v1_0_2 interrupt_control_v3_1_4 axi_gpio_v2_0_30 axi_i2s_adi_v1_00_a adi_common_v1_00_a lib_pkg_v1_0_2 axi_iic_v2_1_4 generic_baseblocks_v2_1_0 fifo_generator_v13_2_8 axi_data_fifo_v2_1_27 axi_infrastructure_v1_1_0 axi_register_slice_v2_1_28 axi_protocol_converter_v2_1_28 axi_crossbar_v2_1_29 lib_fifo_v1_0_17 blk_mem_gen_v8_4_6 lib_bmg_v1_0_15 lib_srl_fifo_v1_0_2 axi_datamover_v5_1_30 axi_vdma_v6_3_16 axis_infrastructure_v1_1_0 axis_register_slice_v1_1_28 axis_subset_converter_v1_1_28 proc_sys_reset_v5_0_13 mipi_csi2_rx_ctrl_v1_0_8 mipi_dphy_v4_3_6 axis_dwidth_converter_v1_1_27 axis_switch_v1_1_28 vfb_v1_0_22 axi_vip_v1_1_14 processing_system7_vip_v1_0_16 v_tc_v6_1_13 v_vid_in_axi4s_v4_0_9 v_axi4s_vid_out_v4_0_16 xbip_utils_v3_0_10 axi_utils_v2_0_6 xbip_pipe_v3_0_6 xbip_dsp48_wrapper_v3_0_4 xbip_dsp48_addsub_v3_0_6 xbip_bram18k_v3_0_6 mult_gen_v12_0_18 floating_point_v7_0_20 xbip_dsp48_mult_v3_0_6 xbip_dsp48_multadd_v3_0_6 div_gen_v5_1_19 v_frmbuf_wr_v2_4_0 v_tc_v6_2_6 v_vid_in_axi4s_v5_0_2 xlconcat_v2_1_4 xlconstant_v1_1_7)

# simulation root library directory
sim_lib_dir="xcelium_lib"

# script info
echo -e "system.sh - Script generated by export_simulation (Vivado v2023.1 (64-bit)-id)\n"

# main steps
run()
{
  check_args $*
  setup
  if [[ ($b_step == 1) ]]; then
    case $step in
      "compile" )
       init_lib
       compile
      ;;
      "elaborate" )
       elaborate
      ;;
      "simulate" )
       simulate
      ;;
      * )
        echo -e "ERROR: Invalid or missing step '$step' (type \"./system.sh -help\" for more information)\n"
        exit 1
      esac
  else
    init_lib
    compile
    elaborate
    simulate
  fi
}

# RUN_STEP: <compile>
compile()
{
  xmvlog -work xilinx_vip $xmvlog_opts -sv +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee compile.log; cat .tmp_log > xmvlog.log 2>/dev/null

  xmvlog -work xpm $xmvlog_opts -sv +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "/nfs/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "/nfs/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work xpm -V93 $xmvhdl_opts \
  "/nfs/xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log > xmvhdl.log 2>/dev/null

  xmvlog -work xlslice_v1_0_2 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_PS_GPIO_0_0/sim/system_PS_GPIO_0_0.v" \
  "../../../bd/system/ip/system_PS_GPIO_2_0/sim/system_PS_GPIO_2_0.v" \
  "../../../bd/system/ip/system_PS_GPIO_3_0/sim/system_PS_GPIO_3_0.v" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/2a7c/src/mmcme2_drp.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ipshared/2a7c/src/SyncAsync.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/2a7c/src/axi_dynclk_S00_AXI.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/2a7c/src/axi_dynclk.vhd" \
  "../../../bd/system/ip/system_axi_dynclk_0_0/sim/system_axi_dynclk_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work axi_lite_ipif_v3_0_4 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work lib_cdc_v1_0_2 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work interrupt_control_v3_1_4 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work axi_gpio_v2_0_30 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ip/system_axi_gpio_eth_0/sim/system_axi_gpio_eth_0.vhd" \
  "../../../bd/system/ip/system_axi_gpio_led_0/sim/system_axi_gpio_led_0.vhd" \
  "../../../bd/system/ip/system_axi_gpio_sw_btn_0/sim/system_axi_gpio_sw_btn_0.vhd" \
  "../../../bd/system/ip/system_axi_gpio_video_0/sim/system_axi_gpio_video_0.vhd" \
  "../../../bd/system/ipshared/596e/hdl/axi_i2s_adi_v1_2.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work axi_i2s_adi_v1_00_a -V93 $xmvhdl_opts \
  "../../../bd/system/ipshared/596e/hdl/i2s_rx.vhd" \
  "../../../bd/system/ipshared/596e/hdl/i2s_tx.vhd" \
  "../../../bd/system/ipshared/596e/hdl/i2s_clkgen.vhd" \
  "../../../bd/system/ipshared/596e/hdl/fifo_synchronizer.vhd" \
  "../../../bd/system/ipshared/596e/hdl/i2s_controller.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work adi_common_v1_00_a -V93 $xmvhdl_opts \
  "../../../bd/system/ipshared/596e/hdl/adi_common/axi_ctrlif.vhd" \
  "../../../bd/system/ipshared/596e/hdl/adi_common/axi_streaming_dma_rx_fifo.vhd" \
  "../../../bd/system/ipshared/596e/hdl/adi_common/pl330_dma_fifo.vhd" \
  "../../../bd/system/ipshared/596e/hdl/adi_common/axi_streaming_dma_tx_fifo.vhd" \
  "../../../bd/system/ipshared/596e/hdl/adi_common/dma_fifo.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ipshared/596e/hdl/axi_i2s_adi_S_AXI.vhd" \
  "../../../bd/system/ip/system_axi_i2s_adi_1_0/sim/system_axi_i2s_adi_1_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work lib_pkg_v1_0_2 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work axi_iic_v2_1_4 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/06a7/hdl/axi_iic_v2_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ip/system_axi_iic_0_0/sim/system_axi_iic_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work generic_baseblocks_v2_1_0 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work fifo_generator_v13_2_8 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c97d/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work fifo_generator_v13_2_8 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c97d/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work fifo_generator_v13_2_8 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c97d/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work axi_data_fifo_v2_1_27 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work axi_infrastructure_v1_1_0 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work axi_register_slice_v2_1_28 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work axi_protocol_converter_v2_1_28 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work axi_crossbar_v2_1_29 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
  "../../../bd/system/ip/system_s00_regslice_0/sim/system_s00_regslice_0.v" \
  "../../../bd/system/ip/system_s01_regslice_0/sim/system_s01_regslice_0.v" \
  "../../../bd/system/ip/system_m00_regslice_0/sim/system_m00_regslice_0.v" \
  "../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work lib_fifo_v1_0_17 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work blk_mem_gen_v8_4_6 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bb55/simulation/blk_mem_gen_v8_4.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work lib_bmg_v1_0_15 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/3f7c/hdl/lib_bmg_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work lib_srl_fifo_v1_0_2 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work axi_datamover_v5_1_30 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/e959/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work axi_vdma_v6_3_16 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl/axi_vdma_v6_3_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work axi_vdma_v6_3_16 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl/axi_vdma_v6_3_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ip/system_axi_vdma_0_0/sim/system_axi_vdma_0_0.vhd" \
  "../../../bd/system/ip/system_axi_vdma_1_0/sim/system_axi_vdma_1_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work axis_infrastructure_v1_1_0 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work axis_register_slice_v1_1_28 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/eb9f/hdl/axis_register_slice_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdata_system_axis_subset_converter_0_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tuser_system_axis_subset_converter_0_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tstrb_system_axis_subset_converter_0_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tkeep_system_axis_subset_converter_0_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tid_system_axis_subset_converter_0_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdest_system_axis_subset_converter_0_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tlast_system_axis_subset_converter_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work axis_subset_converter_v1_1_28 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d78a/hdl/axis_subset_converter_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/top_system_axis_subset_converter_0_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_0_0/sim/system_axis_subset_converter_0_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tdata_system_axis_subset_converter_in_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tuser_system_axis_subset_converter_in_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tstrb_system_axis_subset_converter_in_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tkeep_system_axis_subset_converter_in_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tid_system_axis_subset_converter_in_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tdest_system_axis_subset_converter_in_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tlast_system_axis_subset_converter_in_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/top_system_axis_subset_converter_in_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_in_0/sim/system_axis_subset_converter_in_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tdata_system_axis_subset_converter_out_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tuser_system_axis_subset_converter_out_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tstrb_system_axis_subset_converter_out_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tkeep_system_axis_subset_converter_out_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tid_system_axis_subset_converter_out_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tdest_system_axis_subset_converter_out_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tlast_system_axis_subset_converter_out_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/top_system_axis_subset_converter_out_0.v" \
  "../../../bd/system/ip/system_axis_subset_converter_out_0/sim/system_axis_subset_converter_out_0.v" \
  "../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
  "../../../bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/sim/ila_pixclk.v" \
  "../../../bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/sim/ila_refclk.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/DVI_Constants.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/ChannelBond.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/SyncAsync.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/GlitchFilter.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/TWI_SlaveCtl.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/EEPROM_8b.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/InputSERDES.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/PhaseAlign.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/ResyncToBUFG.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/SyncAsyncReset.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/SyncBase.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/TMDS_Clocking.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/TMDS_Decoder.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f99d/src/dvi2rgb.vhd" \
  "../../../bd/system/ip/system_dvi2rgb_1_0/sim/system_dvi2rgb_1_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_0/sim/bd_ca02_xbar_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work proc_sys_reset_v5_0_13 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_1/sim/bd_ca02_r_sync_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work mipi_csi2_rx_ctrl_v1_0_8 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl/mipi_csi2_rx_ctrl_v1_0_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_2/sim/bd_ca02_rx_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work mipi_dphy_v4_3_6 $xmvlog_opts -sv +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/f778/hdl/mipi_dphy_v4_3_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_c1.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_core.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work axis_dwidth_converter_v1_1_27 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/4fc2/hdl/axis_dwidth_converter_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_0/sim/bd_ca02_vfb_0_0_axis_converter.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work axis_switch_v1_1_28 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/2f0f/hdl/axis_switch_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_1/sim/bd_ca02_vfb_0_0_axisswitch.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_2/sim/bd_ca02_vfb_0_0_sli.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_3/sim/bd_ca02_vfb_0_0_slo.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_axis_ycomp_dconverter.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo_ycomp.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_DT_Demux.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_DT_Mux.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc4_mux.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc4_demux.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc16_mux.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc16_demux.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo_yuv.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo_sb.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_axis_dconverter.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work vfb_v1_0_22 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c9b0/hdl/vfb_v1_0_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/sim/bd_ca02.vhd" \
  "../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/sim/system_mipi_csi2_rx_subsystem_0_0.vhd" \
  "../../../bd/system/ip/system_proc_sys_reset_0_0/sim/system_proc_sys_reset_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work axi_vip_v1_1_14 $xmvlog_opts -sv +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ed63/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work processing_system7_vip_v1_0_16 $xmvlog_opts -sv +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
  "../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
  "../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts -sv +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ipshared/d587/hdl/PWM_AXI.sv" \
  "../../../bd/system/ipshared/d587/hdl/PWM_v2_0.sv" \
  "../../../bd/system/ip/system_pwm_rgb_0/sim/system_pwm_rgb_0.sv" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d57c/src/ClockGen.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d57c/src/OutputSERDES.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d57c/src/TMDS_Encoder.vhd" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/d57c/src/rgb2dvi.vhd" \
  "../../../bd/system/ip/system_rgb2dvi_1_0/sim/system_rgb2dvi_1_0.vhd" \
  "../../../bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd" \
  "../../../bd/system/ip/system_rst_ps7_0_133M_0/sim/system_rst_ps7_0_133M_0.vhd" \
  "../../../bd/system/ip/system_util_ds_buf_fclk1_0/util_ds_buf.vhd" \
  "../../../bd/system/ip/system_util_ds_buf_fclk1_0/sim/system_util_ds_buf_fclk1_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work v_tc_v6_1_13 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b92e/hdl/v_tc_v6_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work v_vid_in_axi4s_v4_0_9 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work v_axi4s_vid_out_v4_0_16 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c523/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_entry_proc.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d2_S.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w6_d3_S.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w12_d2_S.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w16_d4_S.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_detection_unit.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_idx0_monitor.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_idx1_monitor.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_idx2_monitor.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_reg_unsigned_short_s.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_v_frmbuf_wr.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work xbip_utils_v3_0_10 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work axi_utils_v2_0_6 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/axi_utils_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xbip_pipe_v3_0_6 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xbip_dsp48_wrapper_v3_0_4 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xbip_dsp48_addsub_v3_0_6 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xbip_bram18k_v3_0_6 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work mult_gen_v12_0_18 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/mult_gen_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work floating_point_v7_0_20 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/floating_point_v7_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xbip_dsp48_mult_v3_0_6 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xbip_dsp48_multadd_v3_0_6 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work div_gen_v5_1_19 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/div_gen_v5_1_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work v_frmbuf_wr_v2_4_0 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/v_frmbuf_wr_v2_4_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_v_frmbuf_wr_0_0/sim/system_v_frmbuf_wr_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work v_tc_v6_2_6 -V93 $xmvhdl_opts \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0350/hdl/v_tc_v6_2_vh_rfs.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ip/system_v_tc_in_0/sim/system_v_tc_in_0.vhd" \
  "../../../bd/system/ip/system_v_tc_out_0/sim/system_v_tc_out_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work v_vid_in_axi4s_v5_0_2 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_conv_funs_pkg.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_proc_common_pkg.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_ipif_pkg.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_family_support.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_family.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_soft_reset.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_address_decoder.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_slave_attachment.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_interrupt_control.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_axi_lite_ipif.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_xadc_core_drp.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_axi_xadc.vhd" \
  "../../../bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work xlconcat_v2_1_4 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xlconstant_v1_1_7 $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
  "../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ip/system_PetaENC_0_0/src/PetaENC_axi_gpio_0_0/sim/PetaENC_axi_gpio_0_0.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"$ref_dir/../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"$ref_dir/../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/0691/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/8713/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/30ef" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/116e/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/aed8/hdl" +incdir+"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" +incdir+"/nfs/xilinx/Vivado/2023.1/data/xilinx_vip/include" \
  "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_PetaENC_0_0/src/PetaENC_pmod_bridge_0_0/src/pmod_concat.v" \
  "../../../bd/system/ip/system_PetaENC_0_0/src/PetaENC_pmod_bridge_0_0/sim/PetaENC_pmod_bridge_0_0.v" \
  "../../../bd/system/ip/system_PetaENC_0_0/src/PetaENC_xlconstant_0_0/sim/PetaENC_xlconstant_0_0.v" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null

  xmvhdl -work xil_defaultlib -V93 $xmvhdl_opts \
  "../../../bd/system/ipshared/6a70/src/Debouncer.vhd" \
  "../../../bd/system/ipshared/6a70/src/Encoder.vhd" \
  "../../../bd/system/ipshared/6a70/src/PmodENC.vhd" \
  "../../../bd/system/ipshared/6a70/sim/PetaENC_PmodENC_0_1.vhd" \
  "../../../bd/system/ipshared/6a70/sim/PetaENC.vhd" \
  "../../../bd/system/ip/system_PetaENC_0_0/sim/system_PetaENC_0_0.vhd" \
  "../../../bd/system/sim/system.vhd" \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvhdl.log 2>/dev/null

  xmvlog -work xil_defaultlib $xmvlog_opts \
  glbl.v \
  2>&1 | tee -a compile.log; cat .tmp_log >> xmvlog.log 2>/dev/null
}

# RUN_STEP: <elaborate>
elaborate()
{
  xmelab $xmelab_opts $design_libs_elab xil_defaultlib.system xil_defaultlib.glbl
}

# RUN_STEP: <simulate>
simulate()
{
  xmsim $xmsim_opts xil_defaultlib.system -input simulate.do
}

# STEP: setup
setup()
{
  # delete previous files for a clean rerun
  if [[ ($b_reset_run == 1) ]]; then
    reset_run
    echo -e "INFO: Simulation run files deleted.\n"
    exit 0
  fi

 # delete previous log files
  if [[ ($b_reset_log == 1) ]]; then
    reset_log
    echo -e "INFO: Simulation run log files deleted.\n"
    exit 0
  fi

  # add any setup/initialization commands here:-

  # <user specific commands>

}

# simulator index file/library directory processing
init_lib()
{
  if [[ ($b_keep_index == 1) ]]; then
    # keep previous design library mappings
    true
  else
    # define design library mappings
    create_lib_mappings
  fi

  if [[ ($b_keep_index == 1) ]]; then
    # do not recreate design library directories
    true
  else
    # create design library directories
    create_lib_dir
  fi
}

# define design library mappings
create_lib_mappings()
{
  file="hdl.var"
  touch $file

  file="cds.lib"
  if [[ -e $file ]]; then
    if [[ ($lib_map_path == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  if [[ ($lib_map_path == "") ]]; then
    lib_map_path="/nfs/home/m1info3/Documents/TER_FPGA/hw_with_enc/hw_with_enc.cache/compile_simlib/xcelium"
  fi

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="INCLUDE $lib_map_path/cds.lib"
    echo $incl_ref >> $file
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="DEFINE $lib $sim_lib_dir/$lib"
    echo $mapping >> $file
  done
}

# create design library directory
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi
  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# delete generated data from the previous run
reset_run()
{
  files_to_remove=(xmvlog.log xmvhdl.log xmsc.log compile.log elaborate.log simulate.log diag_report.log xsc_report.log system_sc.so .tmp_log xcelium_lib waves.shm c.obj)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# delete generated log files from the previous run
reset_log()
{
  files_to_remove=(xmvlog.log xmvhdl.log xmsc.log compile.log elaborate.log simulate.log diag_report.log xsc_report.log .tmp_log)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# check switch argument value
check_arg_value()
{
  if [[ ($1 == "-step") && (($2 != "compile") && ($2 != "elaborate") && ($2 != "simulate")) ]];then
    echo -e "ERROR: Invalid or missing step '$2' (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($1 == "-lib_map_path") && ($2 == "") ]];then
    echo -e "ERROR: Simulation library directory path not specified (type \"./system.sh -help\" for more information)\n"
    exit 1
  fi
}

# check command line arguments
check_args()
{
  arg_count=$#
  if [[ ("$#" == 1) && (("$1" == "-help") || ("$1" == "-h")) ]]; then
    usage
  fi
  while [[ "$#" -gt 0 ]]; do
    case $1 in
      -step)          check_arg_value $1 $2;step=$2;         b_step=1;         shift;;
      -lib_map_path)  check_arg_value $1 $2;lib_map_path=$2; b_lib_map_path=1; shift;;
      -gen_bypass)    b_gen_bypass=1    ;;
      -reset_run)     b_reset_run=1     ;;
      -reset_log)     b_reset_log=1     ;;
      -keep_index)    b_keep_index=1    ;;
      -noclean_files) b_noclean_files=1 ;;
      -help|-h)       ;;
      *) echo -e "ERROR: Invalid option specified '$1' (type "./top.sh -help" for more information)\n"; exit 1 ;;
    esac
     shift
  done

  # -reset_run is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_run == 1) ]]; then
    echo -e "ERROR: -reset_run switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -reset_log is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_log == 1) ]]; then
    echo -e "ERROR: -reset_log switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -keep_index is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_keep_index == 1) ]]; then
    echo -e "ERROR: -keep_index switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -noclean_files is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_noclean_files == 1) ]]; then
    echo -e "ERROR: -noclean_files switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi
}

# script usage
usage()
{
  msg="Usage: system.sh [-help]\n\
Usage: system.sh [-step]\n\
Usage: system.sh [-lib_map_path]\n\
Usage: system.sh [-reset_run]\n\
Usage: system.sh [-reset_log]\n\
Usage: system.sh [-keep_index]\n\
Usage: system.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-step <name>] -- Execute specified step (simulate)\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Delete simulator generated data files from the previous run and recreate simulator setup\n\
file/library mappings for a clean run. This switch will not execute steps defined in the script.\n\n\
NOTE: To keep simulator index file settings from the previous run, use the -keep_index switch\n\
NOTE: To regenerate simulator index file but keep the simulator generated files, use the -noclean_files switch\n\n\
[-reset_log] -- Delete simulator generated log files from the previous run\n\n\
[-keep_index] -- Keep simulator index file settings from the previous run\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run\n"
  echo -e $msg
  exit 0
}

# initialize globals
step=""
lib_map_path=""
b_step=0
b_lib_map_path=0
b_gen_bypass=0
b_reset_run=0
b_reset_log=0
b_keep_index=0
b_noclean_files=0

# launch script
run $*
