INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
WARNING: [VRFC 10-2938] 'Write_Reg' is already implicitly declared on line 126 [D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/cpu_top.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/ctrl_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/pc_reg.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
