ARM GAS  /tmp/ccwsS1p7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	__NVIC_SetPriorityGrouping:
  25              	.LFB102:
  26              		.file 1 "Firmware/Drivers/CMSIS/Include/core_cm4.h"
   1:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  25:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  31:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
ARM GAS  /tmp/ccwsS1p7.s 			page 2


  33:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  34:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  36:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  40:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  44:Firmware/Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Firmware/Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  47:Firmware/Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Firmware/Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  50:Firmware/Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Firmware/Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  54:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  55:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  63:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  65:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  71:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  73:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Firmware/Drivers/CMSIS/Include/core_cm4.h **** */
  76:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
  88:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
ARM GAS  /tmp/ccwsS1p7.s 			page 3


  90:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 100:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 112:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 124:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 136:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  /tmp/ccwsS1p7.s 			page 4


 147:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 148:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Firmware/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 160:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 162:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 164:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 165:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 167:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 169:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 171:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 173:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 176:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 180:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 187:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 192:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 197:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 202:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
ARM GAS  /tmp/ccwsS1p7.s 			page 5


 204:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 208:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 212:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Firmware/Drivers/CMSIS/Include/core_cm4.h **** */
 216:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 224:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 229:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 231:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 232:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 233:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Firmware/Drivers/CMSIS/Include/core_cm4.h **** */
 248:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 249:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 256:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /tmp/ccwsS1p7.s 			page 6


 261:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 275:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 279:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 282:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 285:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 288:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 291:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 294:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 295:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 300:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 308:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 312:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 313:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /tmp/ccwsS1p7.s 			page 7


 318:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 336:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 340:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 343:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 346:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 349:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 352:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 355:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 358:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 361:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 364:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 367:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 368:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 373:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  /tmp/ccwsS1p7.s 			page 8


 375:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 383:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 387:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 390:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 393:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 395:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 396:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 403:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 408:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 423:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 427:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 429:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 430:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  /tmp/ccwsS1p7.s 			page 9


 432:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 437:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 442:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 465:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 469:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 472:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 475:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 478:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 481:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 485:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 488:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
ARM GAS  /tmp/ccwsS1p7.s 			page 10


 489:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 491:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 494:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 497:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 500:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 503:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 506:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 509:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 512:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 516:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 520:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 523:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 526:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 529:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 532:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 535:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 538:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 542:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 545:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  /tmp/ccwsS1p7.s 			page 11


 546:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 548:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 552:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 555:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 558:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 561:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 564:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 567:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 571:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 574:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 577:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 580:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 583:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 586:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 589:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 592:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 595:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 598:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 601:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  /tmp/ccwsS1p7.s 			page 12


 603:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 604:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 607:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 610:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 614:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 617:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 620:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 624:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 627:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 630:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 633:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 636:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 639:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 643:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 646:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 649:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 652:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 655:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 658:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
ARM GAS  /tmp/ccwsS1p7.s 			page 13


 660:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 661:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 665:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 668:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 671:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 674:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 677:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 680:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 684:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 687:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 690:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 694:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 697:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 700:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 703:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 706:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 708:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 709:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 716:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccwsS1p7.s 			page 14


 717:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 721:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 726:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 730:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 734:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 737:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 740:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 743:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 746:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 748:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 749:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 756:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 761:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 767:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 771:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 15


 774:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 777:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 780:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 784:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 788:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 792:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 795:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 798:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 800:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 801:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 808:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 813:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
ARM GAS  /tmp/ccwsS1p7.s 			page 16


 831:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 847:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 851:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 855:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 858:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 861:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 864:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 867:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 870:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 873:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 876:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 879:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 883:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 887:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
ARM GAS  /tmp/ccwsS1p7.s 			page 17


 888:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 891:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 895:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 898:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 901:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 903:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 904:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 911:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 916:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 941:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 18


 945:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 948:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 951:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 954:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 957:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 960:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 963:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 966:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 969:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 972:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 975:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 978:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 981:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 984:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 987:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 990:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 993:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
 996:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1000:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
ARM GAS  /tmp/ccwsS1p7.s 			page 19


1002:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1004:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1008:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1012:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1016:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1020:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1024:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1027:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1030:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1033:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1036:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1039:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1042:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1045:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1048:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1050:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1051:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1058:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccwsS1p7.s 			page 20


1059:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
1063:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1089:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1093:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1097:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1101:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1104:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1107:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1110:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1114:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
ARM GAS  /tmp/ccwsS1p7.s 			page 21


1116:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1117:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1121:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1125:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1128:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1131:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1134:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1137:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1140:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1143:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1147:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1150:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1154:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1157:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1160:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1163:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1166:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1169:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1172:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
ARM GAS  /tmp/ccwsS1p7.s 			page 22


1173:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1176:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1179:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1183:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1187:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1190:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1193:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1196:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1199:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1202:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1206:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1209:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1211:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1212:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1220:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
1225:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
ARM GAS  /tmp/ccwsS1p7.s 			page 23


1230:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1238:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1240:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1244:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1247:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1250:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1254:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1257:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1260:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1264:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1268:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1271:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1274:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1278:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1281:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1284:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 24


1287:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1290:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1293:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1296:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1299:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1302:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1305:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1308:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1309:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1316:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
1321:Firmware/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1329:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1333:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1336:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1339:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1342:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
ARM GAS  /tmp/ccwsS1p7.s 			page 25


1344:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1345:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1348:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1351:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1354:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1357:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1361:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1365:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1368:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1371:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1374:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1378:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1381:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1384:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1387:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1390:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1393:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1396:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1399:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
ARM GAS  /tmp/ccwsS1p7.s 			page 26


1401:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1403:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1406:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1409:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1412:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1414:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1415:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1422:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Firmware/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
1427:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Firmware/Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1433:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1437:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1440:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1443:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1446:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1449:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1452:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1455:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 27


1458:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1461:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1464:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1467:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1470:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1474:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1477:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1481:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1484:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1487:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1490:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1493:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1496:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1499:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1502:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1505:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1508:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1511:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1514:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
ARM GAS  /tmp/ccwsS1p7.s 			page 28


1515:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1517:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1519:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1520:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1527:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Firmware/Drivers/CMSIS/Include/core_cm4.h **** */
1533:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1535:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Firmware/Drivers/CMSIS/Include/core_cm4.h **** */
1541:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1543:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1545:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1546:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1553:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1563:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 29


1572:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1577:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1580:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1582:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1583:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1584:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Firmware/Drivers/CMSIS/Include/core_cm4.h **** */
1595:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1596:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1597:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1598:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1606:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1626:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Firmware/Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
ARM GAS  /tmp/ccwsS1p7.s 			page 30


1629:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1636:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1638:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1639:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1647:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1648:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
  27              		.loc 1 1658 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 85B0     		sub	sp, sp, #20
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
1659:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  43              		.loc 1 1660 0
  44 0008 7B68     		ldr	r3, [r7, #4]
  45 000a 03F00703 		and	r3, r3, #7
  46 000e FB60     		str	r3, [r7, #12]
1661:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1662:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  47              		.loc 1 1662 0
  48 0010 0C4B     		ldr	r3, .L2
  49 0012 DB68     		ldr	r3, [r3, #12]
ARM GAS  /tmp/ccwsS1p7.s 			page 31


  50 0014 BB60     		str	r3, [r7, #8]
1663:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  51              		.loc 1 1663 0
  52 0016 BA68     		ldr	r2, [r7, #8]
  53 0018 4FF6FF03 		movw	r3, #63743
  54 001c 1340     		ands	r3, r3, r2
  55 001e BB60     		str	r3, [r7, #8]
1664:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  56              		.loc 1 1666 0
  57 0020 FB68     		ldr	r3, [r7, #12]
  58 0022 1A02     		lsls	r2, r3, #8
1665:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  59              		.loc 1 1665 0
  60 0024 BB68     		ldr	r3, [r7, #8]
  61 0026 1343     		orrs	r3, r3, r2
1664:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  62              		.loc 1 1664 0
  63 0028 43F0BF63 		orr	r3, r3, #100139008
  64 002c 43F40033 		orr	r3, r3, #131072
  65 0030 BB60     		str	r3, [r7, #8]
1667:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  66              		.loc 1 1667 0
  67 0032 044A     		ldr	r2, .L2
  68 0034 BB68     		ldr	r3, [r7, #8]
  69 0036 D360     		str	r3, [r2, #12]
1668:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
  70              		.loc 1 1668 0
  71 0038 00BF     		nop
  72 003a 1437     		adds	r7, r7, #20
  73              	.LCFI3:
  74              		.cfi_def_cfa_offset 4
  75 003c BD46     		mov	sp, r7
  76              	.LCFI4:
  77              		.cfi_def_cfa_register 13
  78              		@ sp needed
  79 003e 5DF8047B 		ldr	r7, [sp], #4
  80              	.LCFI5:
  81              		.cfi_restore 7
  82              		.cfi_def_cfa_offset 0
  83 0042 7047     		bx	lr
  84              	.L3:
  85              		.align	2
  86              	.L2:
  87 0044 00ED00E0 		.word	-536810240
  88              		.cfi_endproc
  89              	.LFE102:
  91              		.section	.text.__NVIC_GetPriorityGrouping,"ax",%progbits
  92              		.align	1
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  96              		.fpu fpv4-sp-d16
  98              	__NVIC_GetPriorityGrouping:
  99              	.LFB103:
1669:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 32


1670:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1671:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 100              		.loc 1 1677 0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 1, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105 0000 80B4     		push	{r7}
 106              	.LCFI6:
 107              		.cfi_def_cfa_offset 4
 108              		.cfi_offset 7, -4
 109 0002 00AF     		add	r7, sp, #0
 110              	.LCFI7:
 111              		.cfi_def_cfa_register 7
1678:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 112              		.loc 1 1678 0
 113 0004 044B     		ldr	r3, .L6
 114 0006 DB68     		ldr	r3, [r3, #12]
 115 0008 1B0A     		lsrs	r3, r3, #8
 116 000a 03F00703 		and	r3, r3, #7
1679:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 117              		.loc 1 1679 0
 118 000e 1846     		mov	r0, r3
 119 0010 BD46     		mov	sp, r7
 120              	.LCFI8:
 121              		.cfi_def_cfa_register 13
 122              		@ sp needed
 123 0012 5DF8047B 		ldr	r7, [sp], #4
 124              	.LCFI9:
 125              		.cfi_restore 7
 126              		.cfi_def_cfa_offset 0
 127 0016 7047     		bx	lr
 128              	.L7:
 129              		.align	2
 130              	.L6:
 131 0018 00ED00E0 		.word	-536810240
 132              		.cfi_endproc
 133              	.LFE103:
 135              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
 136              		.align	1
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv4-sp-d16
 142              	__NVIC_EnableIRQ:
 143              	.LFB104:
1680:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1681:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1682:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  /tmp/ccwsS1p7.s 			page 33


1685:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 144              		.loc 1 1689 0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 8
 147              		@ frame_needed = 1, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 149 0000 80B4     		push	{r7}
 150              	.LCFI10:
 151              		.cfi_def_cfa_offset 4
 152              		.cfi_offset 7, -4
 153 0002 83B0     		sub	sp, sp, #12
 154              	.LCFI11:
 155              		.cfi_def_cfa_offset 16
 156 0004 00AF     		add	r7, sp, #0
 157              	.LCFI12:
 158              		.cfi_def_cfa_register 7
 159 0006 0346     		mov	r3, r0
 160 0008 FB71     		strb	r3, [r7, #7]
1690:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 161              		.loc 1 1690 0
 162 000a 97F90730 		ldrsb	r3, [r7, #7]
 163 000e 002B     		cmp	r3, #0
 164 0010 0BDB     		blt	.L10
1691:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 165              		.loc 1 1692 0
 166 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 167 0014 03F01F02 		and	r2, r3, #31
 168 0018 0749     		ldr	r1, .L11
 169 001a 97F90730 		ldrsb	r3, [r7, #7]
 170 001e 5B09     		lsrs	r3, r3, #5
 171 0020 0120     		movs	r0, #1
 172 0022 00FA02F2 		lsl	r2, r0, r2
 173 0026 41F82320 		str	r2, [r1, r3, lsl #2]
 174              	.L10:
1693:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 175              		.loc 1 1694 0
 176 002a 00BF     		nop
 177 002c 0C37     		adds	r7, r7, #12
 178              	.LCFI13:
 179              		.cfi_def_cfa_offset 4
 180 002e BD46     		mov	sp, r7
 181              	.LCFI14:
 182              		.cfi_def_cfa_register 13
 183              		@ sp needed
 184 0030 5DF8047B 		ldr	r7, [sp], #4
 185              	.LCFI15:
 186              		.cfi_restore 7
 187              		.cfi_def_cfa_offset 0
 188 0034 7047     		bx	lr
 189              	.L12:
 190 0036 00BF     		.align	2
ARM GAS  /tmp/ccwsS1p7.s 			page 34


 191              	.L11:
 192 0038 00E100E0 		.word	-536813312
 193              		.cfi_endproc
 194              	.LFE104:
 196              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
 197              		.align	1
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu fpv4-sp-d16
 203              	__NVIC_DisableIRQ:
 204              	.LFB106:
1695:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1696:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1697:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
1707:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
1716:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1717:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1718:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 205              		.loc 1 1725 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 8
 208              		@ frame_needed = 1, uses_anonymous_args = 0
 209              		@ link register save eliminated.
 210 0000 80B4     		push	{r7}
 211              	.LCFI16:
 212              		.cfi_def_cfa_offset 4
 213              		.cfi_offset 7, -4
 214 0002 83B0     		sub	sp, sp, #12
 215              	.LCFI17:
 216              		.cfi_def_cfa_offset 16
 217 0004 00AF     		add	r7, sp, #0
 218              	.LCFI18:
ARM GAS  /tmp/ccwsS1p7.s 			page 35


 219              		.cfi_def_cfa_register 7
 220 0006 0346     		mov	r3, r0
 221 0008 FB71     		strb	r3, [r7, #7]
1726:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 222              		.loc 1 1726 0
 223 000a 97F90730 		ldrsb	r3, [r7, #7]
 224 000e 002B     		cmp	r3, #0
 225 0010 10DB     		blt	.L15
1727:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 226              		.loc 1 1728 0
 227 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 228 0014 03F01F02 		and	r2, r3, #31
 229 0018 0949     		ldr	r1, .L16
 230 001a 97F90730 		ldrsb	r3, [r7, #7]
 231 001e 5B09     		lsrs	r3, r3, #5
 232 0020 0120     		movs	r0, #1
 233 0022 00FA02F2 		lsl	r2, r0, r2
 234 0026 2033     		adds	r3, r3, #32
 235 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 236              	.LBB16:
 237              	.LBB17:
 238              		.file 2 "Firmware/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  /tmp/ccwsS1p7.s 			page 36


  35:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccwsS1p7.s 			page 37


  92:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
ARM GAS  /tmp/ccwsS1p7.s 			page 38


 149:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
ARM GAS  /tmp/ccwsS1p7.s 			page 39


 206:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
ARM GAS  /tmp/ccwsS1p7.s 			page 40


 263:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 41


 320:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 42


 377:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  /tmp/ccwsS1p7.s 			page 43


 434:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccwsS1p7.s 			page 44


 491:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccwsS1p7.s 			page 45


 548:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 46


 605:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
ARM GAS  /tmp/ccwsS1p7.s 			page 47


 662:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  /tmp/ccwsS1p7.s 			page 48


 719:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccwsS1p7.s 			page 49


 776:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccwsS1p7.s 			page 50


 833:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 239              		.loc 2 879 0
 240              		.syntax unified
 241              	@ 879 "Firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 242 002c BFF34F8F 		dsb 0xF
 243              	@ 0 "" 2
 244              		.thumb
 245              		.syntax unified
 246              	.LBE17:
 247              	.LBE16:
 248              	.LBB18:
ARM GAS  /tmp/ccwsS1p7.s 			page 51


 249              	.LBB19:
 868:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 250              		.loc 2 868 0
 251              		.syntax unified
 252              	@ 868 "Firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 253 0030 BFF36F8F 		isb 0xF
 254              	@ 0 "" 2
 255              		.thumb
 256              		.syntax unified
 257              	.L15:
 258              	.LBE19:
 259              	.LBE18:
1729:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 260              		.loc 1 1732 0
 261 0034 00BF     		nop
 262 0036 0C37     		adds	r7, r7, #12
 263              	.LCFI19:
 264              		.cfi_def_cfa_offset 4
 265 0038 BD46     		mov	sp, r7
 266              	.LCFI20:
 267              		.cfi_def_cfa_register 13
 268              		@ sp needed
 269 003a 5DF8047B 		ldr	r7, [sp], #4
 270              	.LCFI21:
 271              		.cfi_restore 7
 272              		.cfi_def_cfa_offset 0
 273 003e 7047     		bx	lr
 274              	.L17:
 275              		.align	2
 276              	.L16:
 277 0040 00E100E0 		.word	-536813312
 278              		.cfi_endproc
 279              	.LFE106:
 281              		.section	.text.__NVIC_GetPendingIRQ,"ax",%progbits
 282              		.align	1
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu fpv4-sp-d16
 288              	__NVIC_GetPendingIRQ:
 289              	.LFB107:
1733:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1734:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1735:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 290              		.loc 1 1744 0
ARM GAS  /tmp/ccwsS1p7.s 			page 52


 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 8
 293              		@ frame_needed = 1, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 295 0000 80B4     		push	{r7}
 296              	.LCFI22:
 297              		.cfi_def_cfa_offset 4
 298              		.cfi_offset 7, -4
 299 0002 83B0     		sub	sp, sp, #12
 300              	.LCFI23:
 301              		.cfi_def_cfa_offset 16
 302 0004 00AF     		add	r7, sp, #0
 303              	.LCFI24:
 304              		.cfi_def_cfa_register 7
 305 0006 0346     		mov	r3, r0
 306 0008 FB71     		strb	r3, [r7, #7]
1745:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 307              		.loc 1 1745 0
 308 000a 97F90730 		ldrsb	r3, [r7, #7]
 309 000e 002B     		cmp	r3, #0
 310 0010 0EDB     		blt	.L19
1746:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
 311              		.loc 1 1747 0
 312 0012 0B4A     		ldr	r2, .L21
 313 0014 97F90730 		ldrsb	r3, [r7, #7]
 314 0018 5B09     		lsrs	r3, r3, #5
 315 001a 4033     		adds	r3, r3, #64
 316 001c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 317 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 318 0022 03F01F03 		and	r3, r3, #31
 319 0026 22FA03F3 		lsr	r3, r2, r3
 320 002a 03F00103 		and	r3, r3, #1
 321 002e 00E0     		b	.L20
 322              	.L19:
1748:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
 323              		.loc 1 1751 0
 324 0030 0023     		movs	r3, #0
 325              	.L20:
1752:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 326              		.loc 1 1753 0
 327 0032 1846     		mov	r0, r3
 328 0034 0C37     		adds	r7, r7, #12
 329              	.LCFI25:
 330              		.cfi_def_cfa_offset 4
 331 0036 BD46     		mov	sp, r7
 332              	.LCFI26:
 333              		.cfi_def_cfa_register 13
 334              		@ sp needed
 335 0038 5DF8047B 		ldr	r7, [sp], #4
 336              	.LCFI27:
 337              		.cfi_restore 7
 338              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccwsS1p7.s 			page 53


 339 003c 7047     		bx	lr
 340              	.L22:
 341 003e 00BF     		.align	2
 342              	.L21:
 343 0040 00E100E0 		.word	-536813312
 344              		.cfi_endproc
 345              	.LFE107:
 347              		.section	.text.__NVIC_SetPendingIRQ,"ax",%progbits
 348              		.align	1
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 352              		.fpu fpv4-sp-d16
 354              	__NVIC_SetPendingIRQ:
 355              	.LFB108:
1754:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1755:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1756:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 356              		.loc 1 1763 0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 8
 359              		@ frame_needed = 1, uses_anonymous_args = 0
 360              		@ link register save eliminated.
 361 0000 80B4     		push	{r7}
 362              	.LCFI28:
 363              		.cfi_def_cfa_offset 4
 364              		.cfi_offset 7, -4
 365 0002 83B0     		sub	sp, sp, #12
 366              	.LCFI29:
 367              		.cfi_def_cfa_offset 16
 368 0004 00AF     		add	r7, sp, #0
 369              	.LCFI30:
 370              		.cfi_def_cfa_register 7
 371 0006 0346     		mov	r3, r0
 372 0008 FB71     		strb	r3, [r7, #7]
1764:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 373              		.loc 1 1764 0
 374 000a 97F90730 		ldrsb	r3, [r7, #7]
 375 000e 002B     		cmp	r3, #0
 376 0010 0CDB     		blt	.L25
1765:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 377              		.loc 1 1766 0
 378 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 379 0014 03F01F02 		and	r2, r3, #31
 380 0018 0749     		ldr	r1, .L26
 381 001a 97F90730 		ldrsb	r3, [r7, #7]
 382 001e 5B09     		lsrs	r3, r3, #5
 383 0020 0120     		movs	r0, #1
 384 0022 00FA02F2 		lsl	r2, r0, r2
ARM GAS  /tmp/ccwsS1p7.s 			page 54


 385 0026 4033     		adds	r3, r3, #64
 386 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 387              	.L25:
1767:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 388              		.loc 1 1768 0
 389 002c 00BF     		nop
 390 002e 0C37     		adds	r7, r7, #12
 391              	.LCFI31:
 392              		.cfi_def_cfa_offset 4
 393 0030 BD46     		mov	sp, r7
 394              	.LCFI32:
 395              		.cfi_def_cfa_register 13
 396              		@ sp needed
 397 0032 5DF8047B 		ldr	r7, [sp], #4
 398              	.LCFI33:
 399              		.cfi_restore 7
 400              		.cfi_def_cfa_offset 0
 401 0036 7047     		bx	lr
 402              	.L27:
 403              		.align	2
 404              	.L26:
 405 0038 00E100E0 		.word	-536813312
 406              		.cfi_endproc
 407              	.LFE108:
 409              		.section	.text.__NVIC_ClearPendingIRQ,"ax",%progbits
 410              		.align	1
 411              		.syntax unified
 412              		.thumb
 413              		.thumb_func
 414              		.fpu fpv4-sp-d16
 416              	__NVIC_ClearPendingIRQ:
 417              	.LFB109:
1769:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1770:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1771:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 418              		.loc 1 1778 0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 8
 421              		@ frame_needed = 1, uses_anonymous_args = 0
 422              		@ link register save eliminated.
 423 0000 80B4     		push	{r7}
 424              	.LCFI34:
 425              		.cfi_def_cfa_offset 4
 426              		.cfi_offset 7, -4
 427 0002 83B0     		sub	sp, sp, #12
 428              	.LCFI35:
 429              		.cfi_def_cfa_offset 16
 430 0004 00AF     		add	r7, sp, #0
 431              	.LCFI36:
ARM GAS  /tmp/ccwsS1p7.s 			page 55


 432              		.cfi_def_cfa_register 7
 433 0006 0346     		mov	r3, r0
 434 0008 FB71     		strb	r3, [r7, #7]
1779:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 435              		.loc 1 1779 0
 436 000a 97F90730 		ldrsb	r3, [r7, #7]
 437 000e 002B     		cmp	r3, #0
 438 0010 0CDB     		blt	.L30
1780:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 439              		.loc 1 1781 0
 440 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 441 0014 03F01F02 		and	r2, r3, #31
 442 0018 0749     		ldr	r1, .L31
 443 001a 97F90730 		ldrsb	r3, [r7, #7]
 444 001e 5B09     		lsrs	r3, r3, #5
 445 0020 0120     		movs	r0, #1
 446 0022 00FA02F2 		lsl	r2, r0, r2
 447 0026 6033     		adds	r3, r3, #96
 448 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 449              	.L30:
1782:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 450              		.loc 1 1783 0
 451 002c 00BF     		nop
 452 002e 0C37     		adds	r7, r7, #12
 453              	.LCFI37:
 454              		.cfi_def_cfa_offset 4
 455 0030 BD46     		mov	sp, r7
 456              	.LCFI38:
 457              		.cfi_def_cfa_register 13
 458              		@ sp needed
 459 0032 5DF8047B 		ldr	r7, [sp], #4
 460              	.LCFI39:
 461              		.cfi_restore 7
 462              		.cfi_def_cfa_offset 0
 463 0036 7047     		bx	lr
 464              	.L32:
 465              		.align	2
 466              	.L31:
 467 0038 00E100E0 		.word	-536813312
 468              		.cfi_endproc
 469              	.LFE109:
 471              		.section	.text.__NVIC_GetActive,"ax",%progbits
 472              		.align	1
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 476              		.fpu fpv4-sp-d16
 478              	__NVIC_GetActive:
 479              	.LFB110:
1784:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1785:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1786:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  /tmp/ccwsS1p7.s 			page 56


1790:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 480              		.loc 1 1795 0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 8
 483              		@ frame_needed = 1, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 485 0000 80B4     		push	{r7}
 486              	.LCFI40:
 487              		.cfi_def_cfa_offset 4
 488              		.cfi_offset 7, -4
 489 0002 83B0     		sub	sp, sp, #12
 490              	.LCFI41:
 491              		.cfi_def_cfa_offset 16
 492 0004 00AF     		add	r7, sp, #0
 493              	.LCFI42:
 494              		.cfi_def_cfa_register 7
 495 0006 0346     		mov	r3, r0
 496 0008 FB71     		strb	r3, [r7, #7]
1796:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 497              		.loc 1 1796 0
 498 000a 97F90730 		ldrsb	r3, [r7, #7]
 499 000e 002B     		cmp	r3, #0
 500 0010 0EDB     		blt	.L34
1797:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
 501              		.loc 1 1798 0
 502 0012 0B4A     		ldr	r2, .L36
 503 0014 97F90730 		ldrsb	r3, [r7, #7]
 504 0018 5B09     		lsrs	r3, r3, #5
 505 001a 8033     		adds	r3, r3, #128
 506 001c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 507 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 508 0022 03F01F03 		and	r3, r3, #31
 509 0026 22FA03F3 		lsr	r3, r2, r3
 510 002a 03F00103 		and	r3, r3, #1
 511 002e 00E0     		b	.L35
 512              	.L34:
1799:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
 513              		.loc 1 1802 0
 514 0030 0023     		movs	r3, #0
 515              	.L35:
1803:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 516              		.loc 1 1804 0
 517 0032 1846     		mov	r0, r3
 518 0034 0C37     		adds	r7, r7, #12
 519              	.LCFI43:
 520              		.cfi_def_cfa_offset 4
 521 0036 BD46     		mov	sp, r7
ARM GAS  /tmp/ccwsS1p7.s 			page 57


 522              	.LCFI44:
 523              		.cfi_def_cfa_register 13
 524              		@ sp needed
 525 0038 5DF8047B 		ldr	r7, [sp], #4
 526              	.LCFI45:
 527              		.cfi_restore 7
 528              		.cfi_def_cfa_offset 0
 529 003c 7047     		bx	lr
 530              	.L37:
 531 003e 00BF     		.align	2
 532              	.L36:
 533 0040 00E100E0 		.word	-536813312
 534              		.cfi_endproc
 535              	.LFE110:
 537              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 538              		.align	1
 539              		.syntax unified
 540              		.thumb
 541              		.thumb_func
 542              		.fpu fpv4-sp-d16
 544              	__NVIC_SetPriority:
 545              	.LFB111:
1805:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1806:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1807:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 546              		.loc 1 1817 0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 8
 549              		@ frame_needed = 1, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 551 0000 80B4     		push	{r7}
 552              	.LCFI46:
 553              		.cfi_def_cfa_offset 4
 554              		.cfi_offset 7, -4
 555 0002 83B0     		sub	sp, sp, #12
 556              	.LCFI47:
 557              		.cfi_def_cfa_offset 16
 558 0004 00AF     		add	r7, sp, #0
 559              	.LCFI48:
 560              		.cfi_def_cfa_register 7
 561 0006 0346     		mov	r3, r0
 562 0008 3960     		str	r1, [r7]
 563 000a FB71     		strb	r3, [r7, #7]
1818:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 564              		.loc 1 1818 0
 565 000c 97F90730 		ldrsb	r3, [r7, #7]
 566 0010 002B     		cmp	r3, #0
ARM GAS  /tmp/ccwsS1p7.s 			page 58


 567 0012 0ADB     		blt	.L39
1819:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 568              		.loc 1 1820 0
 569 0014 3B68     		ldr	r3, [r7]
 570 0016 DAB2     		uxtb	r2, r3
 571 0018 0C49     		ldr	r1, .L42
 572 001a 97F90730 		ldrsb	r3, [r7, #7]
 573 001e 1201     		lsls	r2, r2, #4
 574 0020 D2B2     		uxtb	r2, r2
 575 0022 0B44     		add	r3, r3, r1
 576 0024 83F80023 		strb	r2, [r3, #768]
1821:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 577              		.loc 1 1826 0
 578 0028 0AE0     		b	.L41
 579              	.L39:
1824:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
 580              		.loc 1 1824 0
 581 002a 3B68     		ldr	r3, [r7]
 582 002c DAB2     		uxtb	r2, r3
 583 002e 0849     		ldr	r1, .L42+4
 584 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 585 0032 03F00F03 		and	r3, r3, #15
 586 0036 043B     		subs	r3, r3, #4
 587 0038 1201     		lsls	r2, r2, #4
 588 003a D2B2     		uxtb	r2, r2
 589 003c 0B44     		add	r3, r3, r1
 590 003e 1A76     		strb	r2, [r3, #24]
 591              	.L41:
 592              		.loc 1 1826 0
 593 0040 00BF     		nop
 594 0042 0C37     		adds	r7, r7, #12
 595              	.LCFI49:
 596              		.cfi_def_cfa_offset 4
 597 0044 BD46     		mov	sp, r7
 598              	.LCFI50:
 599              		.cfi_def_cfa_register 13
 600              		@ sp needed
 601 0046 5DF8047B 		ldr	r7, [sp], #4
 602              	.LCFI51:
 603              		.cfi_restore 7
 604              		.cfi_def_cfa_offset 0
 605 004a 7047     		bx	lr
 606              	.L43:
 607              		.align	2
 608              	.L42:
 609 004c 00E100E0 		.word	-536813312
 610 0050 00ED00E0 		.word	-536810240
 611              		.cfi_endproc
 612              	.LFE111:
 614              		.section	.text.__NVIC_GetPriority,"ax",%progbits
 615              		.align	1
ARM GAS  /tmp/ccwsS1p7.s 			page 59


 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 619              		.fpu fpv4-sp-d16
 621              	__NVIC_GetPriority:
 622              	.LFB112:
1827:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1828:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1829:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1838:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 623              		.loc 1 1839 0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 8
 626              		@ frame_needed = 1, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 628 0000 80B4     		push	{r7}
 629              	.LCFI52:
 630              		.cfi_def_cfa_offset 4
 631              		.cfi_offset 7, -4
 632 0002 83B0     		sub	sp, sp, #12
 633              	.LCFI53:
 634              		.cfi_def_cfa_offset 16
 635 0004 00AF     		add	r7, sp, #0
 636              	.LCFI54:
 637              		.cfi_def_cfa_register 7
 638 0006 0346     		mov	r3, r0
 639 0008 FB71     		strb	r3, [r7, #7]
1840:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1841:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 640              		.loc 1 1841 0
 641 000a 97F90730 		ldrsb	r3, [r7, #7]
 642 000e 002B     		cmp	r3, #0
 643 0010 09DB     		blt	.L45
1842:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 644              		.loc 1 1843 0
 645 0012 0D4A     		ldr	r2, .L47
 646 0014 97F90730 		ldrsb	r3, [r7, #7]
 647 0018 1344     		add	r3, r3, r2
 648 001a 93F80033 		ldrb	r3, [r3, #768]
 649 001e DBB2     		uxtb	r3, r3
 650 0020 1B09     		lsrs	r3, r3, #4
 651 0022 DBB2     		uxtb	r3, r3
 652 0024 09E0     		b	.L46
 653              	.L45:
1844:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   else
1846:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  /tmp/ccwsS1p7.s 			page 60


1847:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 654              		.loc 1 1847 0
 655 0026 094A     		ldr	r2, .L47+4
 656 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 657 002a 03F00F03 		and	r3, r3, #15
 658 002e 043B     		subs	r3, r3, #4
 659 0030 1344     		add	r3, r3, r2
 660 0032 1B7E     		ldrb	r3, [r3, #24]
 661 0034 DBB2     		uxtb	r3, r3
 662 0036 1B09     		lsrs	r3, r3, #4
 663 0038 DBB2     		uxtb	r3, r3
 664              	.L46:
1848:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 665              		.loc 1 1849 0
 666 003a 1846     		mov	r0, r3
 667 003c 0C37     		adds	r7, r7, #12
 668              	.LCFI55:
 669              		.cfi_def_cfa_offset 4
 670 003e BD46     		mov	sp, r7
 671              	.LCFI56:
 672              		.cfi_def_cfa_register 13
 673              		@ sp needed
 674 0040 5DF8047B 		ldr	r7, [sp], #4
 675              	.LCFI57:
 676              		.cfi_restore 7
 677              		.cfi_def_cfa_offset 0
 678 0044 7047     		bx	lr
 679              	.L48:
 680 0046 00BF     		.align	2
 681              	.L47:
 682 0048 00E100E0 		.word	-536813312
 683 004c 00ED00E0 		.word	-536810240
 684              		.cfi_endproc
 685              	.LFE112:
 687              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 688              		.align	1
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 692              		.fpu fpv4-sp-d16
 694              	NVIC_EncodePriority:
 695              	.LFB113:
1850:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1851:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1852:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
ARM GAS  /tmp/ccwsS1p7.s 			page 61


1864:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 696              		.loc 1 1864 0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 32
 699              		@ frame_needed = 1, uses_anonymous_args = 0
 700              		@ link register save eliminated.
 701 0000 80B4     		push	{r7}
 702              	.LCFI58:
 703              		.cfi_def_cfa_offset 4
 704              		.cfi_offset 7, -4
 705 0002 89B0     		sub	sp, sp, #36
 706              	.LCFI59:
 707              		.cfi_def_cfa_offset 40
 708 0004 00AF     		add	r7, sp, #0
 709              	.LCFI60:
 710              		.cfi_def_cfa_register 7
 711 0006 F860     		str	r0, [r7, #12]
 712 0008 B960     		str	r1, [r7, #8]
 713 000a 7A60     		str	r2, [r7, #4]
1865:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 714              		.loc 1 1865 0
 715 000c FB68     		ldr	r3, [r7, #12]
 716 000e 03F00703 		and	r3, r3, #7
 717 0012 FB61     		str	r3, [r7, #28]
1866:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1869:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 718              		.loc 1 1869 0
 719 0014 FB69     		ldr	r3, [r7, #28]
 720 0016 C3F10703 		rsb	r3, r3, #7
 721 001a 042B     		cmp	r3, #4
 722 001c 28BF     		it	cs
 723 001e 0423     		movcs	r3, #4
 724 0020 BB61     		str	r3, [r7, #24]
1870:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 725              		.loc 1 1870 0
 726 0022 FB69     		ldr	r3, [r7, #28]
 727 0024 0433     		adds	r3, r3, #4
 728 0026 062B     		cmp	r3, #6
 729 0028 02D9     		bls	.L50
 730              		.loc 1 1870 0 is_stmt 0 discriminator 1
 731 002a FB69     		ldr	r3, [r7, #28]
 732 002c 033B     		subs	r3, r3, #3
 733 002e 00E0     		b	.L51
 734              	.L50:
 735              		.loc 1 1870 0 discriminator 2
 736 0030 0023     		movs	r3, #0
 737              	.L51:
 738              		.loc 1 1870 0 discriminator 4
 739 0032 7B61     		str	r3, [r7, #20]
1871:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1872:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 740              		.loc 1 1873 0 is_stmt 1 discriminator 4
 741 0034 4FF0FF32 		mov	r2, #-1
 742 0038 BB69     		ldr	r3, [r7, #24]
ARM GAS  /tmp/ccwsS1p7.s 			page 62


 743 003a 02FA03F3 		lsl	r3, r2, r3
 744 003e DA43     		mvns	r2, r3
 745 0040 BB68     		ldr	r3, [r7, #8]
 746 0042 1A40     		ands	r2, r2, r3
 747 0044 7B69     		ldr	r3, [r7, #20]
 748 0046 9A40     		lsls	r2, r2, r3
1874:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 749              		.loc 1 1874 0 discriminator 4
 750 0048 4FF0FF31 		mov	r1, #-1
 751 004c 7B69     		ldr	r3, [r7, #20]
 752 004e 01FA03F3 		lsl	r3, r1, r3
 753 0052 D943     		mvns	r1, r3
 754 0054 7B68     		ldr	r3, [r7, #4]
 755 0056 0B40     		ands	r3, r3, r1
1873:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 756              		.loc 1 1873 0 discriminator 4
 757 0058 1343     		orrs	r3, r3, r2
1875:Firmware/Drivers/CMSIS/Include/core_cm4.h ****          );
1876:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 758              		.loc 1 1876 0 discriminator 4
 759 005a 1846     		mov	r0, r3
 760 005c 2437     		adds	r7, r7, #36
 761              	.LCFI61:
 762              		.cfi_def_cfa_offset 4
 763 005e BD46     		mov	sp, r7
 764              	.LCFI62:
 765              		.cfi_def_cfa_register 13
 766              		@ sp needed
 767 0060 5DF8047B 		ldr	r7, [sp], #4
 768              	.LCFI63:
 769              		.cfi_restore 7
 770              		.cfi_def_cfa_offset 0
 771 0064 7047     		bx	lr
 772              		.cfi_endproc
 773              	.LFE113:
 775              		.section	.text.NVIC_DecodePriority,"ax",%progbits
 776              		.align	1
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 780              		.fpu fpv4-sp-d16
 782              	NVIC_DecodePriority:
 783              	.LFB114:
1877:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1878:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1879:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1880:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1890:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
ARM GAS  /tmp/ccwsS1p7.s 			page 63


1891:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 784              		.loc 1 1891 0
 785              		.cfi_startproc
 786              		@ args = 0, pretend = 0, frame = 32
 787              		@ frame_needed = 1, uses_anonymous_args = 0
 788              		@ link register save eliminated.
 789 0000 80B4     		push	{r7}
 790              	.LCFI64:
 791              		.cfi_def_cfa_offset 4
 792              		.cfi_offset 7, -4
 793 0002 89B0     		sub	sp, sp, #36
 794              	.LCFI65:
 795              		.cfi_def_cfa_offset 40
 796 0004 00AF     		add	r7, sp, #0
 797              	.LCFI66:
 798              		.cfi_def_cfa_register 7
 799 0006 F860     		str	r0, [r7, #12]
 800 0008 B960     		str	r1, [r7, #8]
 801 000a 7A60     		str	r2, [r7, #4]
 802 000c 3B60     		str	r3, [r7]
1892:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 803              		.loc 1 1892 0
 804 000e BB68     		ldr	r3, [r7, #8]
 805 0010 03F00703 		and	r3, r3, #7
 806 0014 FB61     		str	r3, [r7, #28]
1893:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1896:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 807              		.loc 1 1896 0
 808 0016 FB69     		ldr	r3, [r7, #28]
 809 0018 C3F10703 		rsb	r3, r3, #7
 810 001c 042B     		cmp	r3, #4
 811 001e 28BF     		it	cs
 812 0020 0423     		movcs	r3, #4
 813 0022 BB61     		str	r3, [r7, #24]
1897:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 814              		.loc 1 1897 0
 815 0024 FB69     		ldr	r3, [r7, #28]
 816 0026 0433     		adds	r3, r3, #4
 817 0028 062B     		cmp	r3, #6
 818 002a 02D9     		bls	.L54
 819              		.loc 1 1897 0 is_stmt 0 discriminator 1
 820 002c FB69     		ldr	r3, [r7, #28]
 821 002e 033B     		subs	r3, r3, #3
 822 0030 00E0     		b	.L55
 823              	.L54:
 824              		.loc 1 1897 0 discriminator 2
 825 0032 0023     		movs	r3, #0
 826              	.L55:
 827              		.loc 1 1897 0 discriminator 4
 828 0034 7B61     		str	r3, [r7, #20]
1898:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1899:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 829              		.loc 1 1899 0 is_stmt 1 discriminator 4
 830 0036 FA68     		ldr	r2, [r7, #12]
 831 0038 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccwsS1p7.s 			page 64


 832 003a DA40     		lsrs	r2, r2, r3
 833 003c 4FF0FF31 		mov	r1, #-1
 834 0040 BB69     		ldr	r3, [r7, #24]
 835 0042 01FA03F3 		lsl	r3, r1, r3
 836 0046 DB43     		mvns	r3, r3
 837 0048 1A40     		ands	r2, r2, r3
 838 004a 7B68     		ldr	r3, [r7, #4]
 839 004c 1A60     		str	r2, [r3]
1900:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 840              		.loc 1 1900 0 discriminator 4
 841 004e 4FF0FF32 		mov	r2, #-1
 842 0052 7B69     		ldr	r3, [r7, #20]
 843 0054 02FA03F3 		lsl	r3, r2, r3
 844 0058 DA43     		mvns	r2, r3
 845 005a FB68     		ldr	r3, [r7, #12]
 846 005c 1A40     		ands	r2, r2, r3
 847 005e 3B68     		ldr	r3, [r7]
 848 0060 1A60     		str	r2, [r3]
1901:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 849              		.loc 1 1901 0 discriminator 4
 850 0062 00BF     		nop
 851 0064 2437     		adds	r7, r7, #36
 852              	.LCFI67:
 853              		.cfi_def_cfa_offset 4
 854 0066 BD46     		mov	sp, r7
 855              	.LCFI68:
 856              		.cfi_def_cfa_register 13
 857              		@ sp needed
 858 0068 5DF8047B 		ldr	r7, [sp], #4
 859              	.LCFI69:
 860              		.cfi_restore 7
 861              		.cfi_def_cfa_offset 0
 862 006c 7047     		bx	lr
 863              		.cfi_endproc
 864              	.LFE114:
 866              		.section	.text.__NVIC_SystemReset,"ax",%progbits
 867              		.align	1
 868              		.syntax unified
 869              		.thumb
 870              		.thumb_func
 871              		.fpu fpv4-sp-d16
 873              	__NVIC_SystemReset:
 874              	.LFB117:
1902:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1903:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1904:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1905:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1913:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
1915:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
ARM GAS  /tmp/ccwsS1p7.s 			page 65


1916:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
1918:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1919:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1920:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1921:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1928:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
1930:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
1933:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1934:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1935:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1936:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1939:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 875              		.loc 1 1940 0
 876              		.cfi_startproc
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 1, uses_anonymous_args = 0
 879              		@ link register save eliminated.
 880 0000 80B4     		push	{r7}
 881              	.LCFI70:
 882              		.cfi_def_cfa_offset 4
 883              		.cfi_offset 7, -4
 884 0002 00AF     		add	r7, sp, #0
 885              	.LCFI71:
 886              		.cfi_def_cfa_register 7
 887              	.LBB20:
 888              	.LBB21:
 889              		.loc 2 879 0
 890              		.syntax unified
 891              	@ 879 "Firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 892 0004 BFF34F8F 		dsb 0xF
 893              	@ 0 "" 2
 894              		.thumb
 895              		.syntax unified
 896              	.LBE21:
 897              	.LBE20:
1941:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 898              		.loc 1 1944 0
 899 0008 054B     		ldr	r3, .L58
 900 000a DB68     		ldr	r3, [r3, #12]
 901 000c 03F4E062 		and	r2, r3, #1792
1943:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
ARM GAS  /tmp/ccwsS1p7.s 			page 66


 902              		.loc 1 1943 0
 903 0010 0349     		ldr	r1, .L58
 904 0012 044B     		ldr	r3, .L58+4
 905 0014 1343     		orrs	r3, r3, r2
 906 0016 CB60     		str	r3, [r1, #12]
 907              	.LBB22:
 908              	.LBB23:
 909              		.loc 2 879 0
 910              		.syntax unified
 911              	@ 879 "Firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 912 0018 BFF34F8F 		dsb 0xF
 913              	@ 0 "" 2
 914              		.thumb
 915              		.syntax unified
 916              	.L57:
 917              	.LBE23:
 918              	.LBE22:
1945:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1948:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1950:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
 919              		.loc 1 1950 0 discriminator 1
 920              		.syntax unified
 921              	@ 1950 "Firmware/Drivers/CMSIS/Include/core_cm4.h" 1
 922 001c 00BF     		nop
 923              	@ 0 "" 2
 924              		.thumb
 925              		.syntax unified
 926 001e FDE7     		b	.L57
 927              	.L59:
 928              		.align	2
 929              	.L58:
 930 0020 00ED00E0 		.word	-536810240
 931 0024 0400FA05 		.word	100270084
 932              		.cfi_endproc
 933              	.LFE117:
 935              		.section	.text.SysTick_Config,"ax",%progbits
 936              		.align	1
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 940              		.fpu fpv4-sp-d16
 942              	SysTick_Config:
 943              	.LFB126:
1951:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1952:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
1953:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1954:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1955:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1956:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1958:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1960:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #include "mpu_armv7.h"
1961:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 67


1962:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #endif
1963:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1964:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1965:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1967:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1970:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
1971:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1972:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1973:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
1974:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1975:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1976:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \returns
1977:Firmware/Drivers/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1978:Firmware/Drivers/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1979:Firmware/Drivers/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
1981:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
1983:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1984:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1985:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1988:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1990:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   else
1991:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
1992:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1993:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
1994:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
1995:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1996:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1997:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
1999:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
2000:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
2001:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
2003:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
2006:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   @{
2007:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
2008:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
2009:Firmware/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
2011:Firmware/Drivers/CMSIS/Include/core_cm4.h **** /**
2012:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
2013:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
2017:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
2018:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
ARM GAS  /tmp/ccwsS1p7.s 			page 68


2019:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:Firmware/Drivers/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:Firmware/Drivers/CMSIS/Include/core_cm4.h ****  */
2022:Firmware/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2023:Firmware/Drivers/CMSIS/Include/core_cm4.h **** {
 944              		.loc 1 2023 0
 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 8
 947              		@ frame_needed = 1, uses_anonymous_args = 0
 948 0000 80B5     		push	{r7, lr}
 949              	.LCFI72:
 950              		.cfi_def_cfa_offset 8
 951              		.cfi_offset 7, -8
 952              		.cfi_offset 14, -4
 953 0002 82B0     		sub	sp, sp, #8
 954              	.LCFI73:
 955              		.cfi_def_cfa_offset 16
 956 0004 00AF     		add	r7, sp, #0
 957              	.LCFI74:
 958              		.cfi_def_cfa_register 7
 959 0006 7860     		str	r0, [r7, #4]
2024:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 960              		.loc 1 2024 0
 961 0008 7B68     		ldr	r3, [r7, #4]
 962 000a 013B     		subs	r3, r3, #1
 963 000c B3F1807F 		cmp	r3, #16777216
 964 0010 01D3     		bcc	.L61
2025:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   {
2026:Firmware/Drivers/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 965              		.loc 1 2026 0
 966 0012 0123     		movs	r3, #1
 967 0014 0FE0     		b	.L62
 968              	.L61:
2027:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   }
2028:Firmware/Drivers/CMSIS/Include/core_cm4.h **** 
2029:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 969              		.loc 1 2029 0
 970 0016 0A4A     		ldr	r2, .L63
 971 0018 7B68     		ldr	r3, [r7, #4]
 972 001a 013B     		subs	r3, r3, #1
 973 001c 5360     		str	r3, [r2, #4]
2030:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 974              		.loc 1 2030 0
 975 001e 0F21     		movs	r1, #15
 976 0020 4FF0FF30 		mov	r0, #-1
 977 0024 FFF7FEFF 		bl	__NVIC_SetPriority
2031:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 978              		.loc 1 2031 0
 979 0028 054B     		ldr	r3, .L63
 980 002a 0022     		movs	r2, #0
 981 002c 9A60     		str	r2, [r3, #8]
2032:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 982              		.loc 1 2032 0
 983 002e 044B     		ldr	r3, .L63
 984 0030 0722     		movs	r2, #7
 985 0032 1A60     		str	r2, [r3]
2033:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
ARM GAS  /tmp/ccwsS1p7.s 			page 69


2034:Firmware/Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:Firmware/Drivers/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 986              		.loc 1 2035 0
 987 0034 0023     		movs	r3, #0
 988              	.L62:
2036:Firmware/Drivers/CMSIS/Include/core_cm4.h **** }
 989              		.loc 1 2036 0
 990 0036 1846     		mov	r0, r3
 991 0038 0837     		adds	r7, r7, #8
 992              	.LCFI75:
 993              		.cfi_def_cfa_offset 8
 994 003a BD46     		mov	sp, r7
 995              	.LCFI76:
 996              		.cfi_def_cfa_register 13
 997              		@ sp needed
 998 003c 80BD     		pop	{r7, pc}
 999              	.L64:
 1000 003e 00BF     		.align	2
 1001              	.L63:
 1002 0040 10E000E0 		.word	-536813552
 1003              		.cfi_endproc
 1004              	.LFE126:
 1006              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
 1007              		.align	1
 1008              		.global	HAL_NVIC_SetPriorityGrouping
 1009              		.syntax unified
 1010              		.thumb
 1011              		.thumb_func
 1012              		.fpu fpv4-sp-d16
 1014              	HAL_NVIC_SetPriorityGrouping:
 1015              	.LFB130:
 1016              		.file 3 "Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c"
   1:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
   2:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
   3:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @file    stm32f4xx_hal_cortex.c
   4:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   7:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
   9:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Peripheral Control functions 
  10:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  11:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @verbatim  
  12:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  13:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  15:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  16:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  17:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ===========================================================
  19:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]     
  20:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  23:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  24:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         function according to the following table.
  25:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
ARM GAS  /tmp/ccwsS1p7.s 			page 70


  26:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  27:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  28:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
  29:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
  30:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  31:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  32:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  33:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest preemption priority
  34:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest sub priority
  35:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  36:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
  37:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  38:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  39:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ========================================================
  40:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
  41:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  42:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****            
  43:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  44:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        is a CMSIS function that:
  45:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  46:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  47:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  48:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  49:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  50:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  51:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
  52:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  53:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  54:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  55:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        inside the stm32f4xx_hal_cortex.h file.
  56:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  57:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  58:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  59:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  60:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  61:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  62:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                             
  63:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  64:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  65:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  66:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  67:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @endverbatim
  68:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  69:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @attention
  70:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  71:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  72:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  73:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  74:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  75:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * the "License"; You may not use this file except in compliance with the
  76:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * License. You may obtain a copy of the License at:
  77:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  78:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  79:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  80:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  81:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  82:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
ARM GAS  /tmp/ccwsS1p7.s 			page 71


  83:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #include "stm32f4xx_hal.h"
  84:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  85:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @addtogroup STM32F4xx_HAL_Driver
  86:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
  87:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  88:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  89:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
  90:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
  91:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
  92:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  93:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  94:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  95:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  96:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  97:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  98:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  99:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 100:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 101:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 102:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 103:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 104:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 105:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 106:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 107:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 108:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 109:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions 
 110:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 111:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim    
 112:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 113:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 114:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 115:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 116:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 117:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       Systick functionalities 
 118:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 119:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 120:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 121:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 122:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 123:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 124:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 125:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 126:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         using the required unlock sequence.
 127:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length. 
 128:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 129:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 130:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 131:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 132:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 133:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 134:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 135:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 136:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    1 bits for subpriority
 137:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 138:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    0 bits for subpriority
 139:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
ARM GAS  /tmp/ccwsS1p7.s 			page 72


 140:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 141:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 142:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 143:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 144:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1017              		.loc 3 144 0
 1018              		.cfi_startproc
 1019              		@ args = 0, pretend = 0, frame = 8
 1020              		@ frame_needed = 1, uses_anonymous_args = 0
 1021 0000 80B5     		push	{r7, lr}
 1022              	.LCFI77:
 1023              		.cfi_def_cfa_offset 8
 1024              		.cfi_offset 7, -8
 1025              		.cfi_offset 14, -4
 1026 0002 82B0     		sub	sp, sp, #8
 1027              	.LCFI78:
 1028              		.cfi_def_cfa_offset 16
 1029 0004 00AF     		add	r7, sp, #0
 1030              	.LCFI79:
 1031              		.cfi_def_cfa_register 7
 1032 0006 7860     		str	r0, [r7, #4]
 145:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 146:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 147:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 148:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 149:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 1033              		.loc 3 149 0
 1034 0008 7868     		ldr	r0, [r7, #4]
 1035 000a FFF7FEFF 		bl	__NVIC_SetPriorityGrouping
 150:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1036              		.loc 3 150 0
 1037 000e 00BF     		nop
 1038 0010 0837     		adds	r7, r7, #8
 1039              	.LCFI80:
 1040              		.cfi_def_cfa_offset 8
 1041 0012 BD46     		mov	sp, r7
 1042              	.LCFI81:
 1043              		.cfi_def_cfa_register 13
 1044              		@ sp needed
 1045 0014 80BD     		pop	{r7, pc}
 1046              		.cfi_endproc
 1047              	.LFE130:
 1049              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 1050              		.align	1
 1051              		.global	HAL_NVIC_SetPriority
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1055              		.fpu fpv4-sp-d16
 1057              	HAL_NVIC_SetPriority:
 1058              	.LFB131:
 151:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 152:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 153:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 154:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 155:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 156:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
ARM GAS  /tmp/ccwsS1p7.s 			page 73


 157:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PreemptPriority The preemption priority for the IRQn channel.
 158:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 159:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 160:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 161:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 162:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 163:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 164:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 165:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 166:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** { 
 1059              		.loc 3 166 0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 24
 1062              		@ frame_needed = 1, uses_anonymous_args = 0
 1063 0000 80B5     		push	{r7, lr}
 1064              	.LCFI82:
 1065              		.cfi_def_cfa_offset 8
 1066              		.cfi_offset 7, -8
 1067              		.cfi_offset 14, -4
 1068 0002 86B0     		sub	sp, sp, #24
 1069              	.LCFI83:
 1070              		.cfi_def_cfa_offset 32
 1071 0004 00AF     		add	r7, sp, #0
 1072              	.LCFI84:
 1073              		.cfi_def_cfa_register 7
 1074 0006 0346     		mov	r3, r0
 1075 0008 B960     		str	r1, [r7, #8]
 1076 000a 7A60     		str	r2, [r7, #4]
 1077 000c FB73     		strb	r3, [r7, #15]
 167:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 1078              		.loc 3 167 0
 1079 000e 0023     		movs	r3, #0
 1080 0010 7B61     		str	r3, [r7, #20]
 168:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 169:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 170:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 171:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 172:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 173:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 1081              		.loc 3 173 0
 1082 0012 FFF7FEFF 		bl	__NVIC_GetPriorityGrouping
 1083 0016 7861     		str	r0, [r7, #20]
 174:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 175:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 1084              		.loc 3 175 0
 1085 0018 7A68     		ldr	r2, [r7, #4]
 1086 001a B968     		ldr	r1, [r7, #8]
 1087 001c 7869     		ldr	r0, [r7, #20]
 1088 001e FFF7FEFF 		bl	NVIC_EncodePriority
 1089 0022 0246     		mov	r2, r0
 1090 0024 97F90F30 		ldrsb	r3, [r7, #15]
 1091 0028 1146     		mov	r1, r2
 1092 002a 1846     		mov	r0, r3
 1093 002c FFF7FEFF 		bl	__NVIC_SetPriority
 176:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1094              		.loc 3 176 0
 1095 0030 00BF     		nop
ARM GAS  /tmp/ccwsS1p7.s 			page 74


 1096 0032 1837     		adds	r7, r7, #24
 1097              	.LCFI85:
 1098              		.cfi_def_cfa_offset 8
 1099 0034 BD46     		mov	sp, r7
 1100              	.LCFI86:
 1101              		.cfi_def_cfa_register 13
 1102              		@ sp needed
 1103 0036 80BD     		pop	{r7, pc}
 1104              		.cfi_endproc
 1105              	.LFE131:
 1107              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 1108              		.align	1
 1109              		.global	HAL_NVIC_EnableIRQ
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1113              		.fpu fpv4-sp-d16
 1115              	HAL_NVIC_EnableIRQ:
 1116              	.LFB132:
 177:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 178:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 179:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 180:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 181:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         function should be called before. 
 182:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 183:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 184:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 185:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 186:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 187:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 188:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1117              		.loc 3 188 0
 1118              		.cfi_startproc
 1119              		@ args = 0, pretend = 0, frame = 8
 1120              		@ frame_needed = 1, uses_anonymous_args = 0
 1121 0000 80B5     		push	{r7, lr}
 1122              	.LCFI87:
 1123              		.cfi_def_cfa_offset 8
 1124              		.cfi_offset 7, -8
 1125              		.cfi_offset 14, -4
 1126 0002 82B0     		sub	sp, sp, #8
 1127              	.LCFI88:
 1128              		.cfi_def_cfa_offset 16
 1129 0004 00AF     		add	r7, sp, #0
 1130              	.LCFI89:
 1131              		.cfi_def_cfa_register 7
 1132 0006 0346     		mov	r3, r0
 1133 0008 FB71     		strb	r3, [r7, #7]
 189:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 190:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 191:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 192:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable interrupt */
 193:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 1134              		.loc 3 193 0
 1135 000a 97F90730 		ldrsb	r3, [r7, #7]
 1136 000e 1846     		mov	r0, r3
 1137 0010 FFF7FEFF 		bl	__NVIC_EnableIRQ
ARM GAS  /tmp/ccwsS1p7.s 			page 75


 194:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1138              		.loc 3 194 0
 1139 0014 00BF     		nop
 1140 0016 0837     		adds	r7, r7, #8
 1141              	.LCFI90:
 1142              		.cfi_def_cfa_offset 8
 1143 0018 BD46     		mov	sp, r7
 1144              	.LCFI91:
 1145              		.cfi_def_cfa_register 13
 1146              		@ sp needed
 1147 001a 80BD     		pop	{r7, pc}
 1148              		.cfi_endproc
 1149              	.LFE132:
 1151              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 1152              		.align	1
 1153              		.global	HAL_NVIC_DisableIRQ
 1154              		.syntax unified
 1155              		.thumb
 1156              		.thumb_func
 1157              		.fpu fpv4-sp-d16
 1159              	HAL_NVIC_DisableIRQ:
 1160              	.LFB133:
 195:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 196:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 197:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 198:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 199:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 200:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 201:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 202:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 203:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 204:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1161              		.loc 3 204 0
 1162              		.cfi_startproc
 1163              		@ args = 0, pretend = 0, frame = 8
 1164              		@ frame_needed = 1, uses_anonymous_args = 0
 1165 0000 80B5     		push	{r7, lr}
 1166              	.LCFI92:
 1167              		.cfi_def_cfa_offset 8
 1168              		.cfi_offset 7, -8
 1169              		.cfi_offset 14, -4
 1170 0002 82B0     		sub	sp, sp, #8
 1171              	.LCFI93:
 1172              		.cfi_def_cfa_offset 16
 1173 0004 00AF     		add	r7, sp, #0
 1174              	.LCFI94:
 1175              		.cfi_def_cfa_register 7
 1176 0006 0346     		mov	r3, r0
 1177 0008 FB71     		strb	r3, [r7, #7]
 205:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 206:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 207:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 208:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable interrupt */
 209:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 1178              		.loc 3 209 0
 1179 000a 97F90730 		ldrsb	r3, [r7, #7]
 1180 000e 1846     		mov	r0, r3
ARM GAS  /tmp/ccwsS1p7.s 			page 76


 1181 0010 FFF7FEFF 		bl	__NVIC_DisableIRQ
 210:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1182              		.loc 3 210 0
 1183 0014 00BF     		nop
 1184 0016 0837     		adds	r7, r7, #8
 1185              	.LCFI95:
 1186              		.cfi_def_cfa_offset 8
 1187 0018 BD46     		mov	sp, r7
 1188              	.LCFI96:
 1189              		.cfi_def_cfa_register 13
 1190              		@ sp needed
 1191 001a 80BD     		pop	{r7, pc}
 1192              		.cfi_endproc
 1193              	.LFE133:
 1195              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 1196              		.align	1
 1197              		.global	HAL_NVIC_SystemReset
 1198              		.syntax unified
 1199              		.thumb
 1200              		.thumb_func
 1201              		.fpu fpv4-sp-d16
 1203              	HAL_NVIC_SystemReset:
 1204              	.LFB134:
 211:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 212:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 213:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 214:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 215:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 216:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 217:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1205              		.loc 3 217 0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 1, uses_anonymous_args = 0
 1209 0000 80B5     		push	{r7, lr}
 1210              	.LCFI97:
 1211              		.cfi_def_cfa_offset 8
 1212              		.cfi_offset 7, -8
 1213              		.cfi_offset 14, -4
 1214 0002 00AF     		add	r7, sp, #0
 1215              	.LCFI98:
 1216              		.cfi_def_cfa_register 7
 218:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* System Reset */
 219:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SystemReset();
 1217              		.loc 3 219 0
 1218 0004 FFF7FEFF 		bl	__NVIC_SystemReset
 1219              		.cfi_endproc
 1220              	.LFE134:
 1222              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 1223              		.align	1
 1224              		.global	HAL_SYSTICK_Config
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1228              		.fpu fpv4-sp-d16
 1230              	HAL_SYSTICK_Config:
 1231              	.LFB135:
ARM GAS  /tmp/ccwsS1p7.s 			page 77


 220:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 221:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 222:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 223:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 224:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 225:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 226:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 227:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                  - 1  Function failed.
 228:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 229:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 230:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1232              		.loc 3 230 0
 1233              		.cfi_startproc
 1234              		@ args = 0, pretend = 0, frame = 8
 1235              		@ frame_needed = 1, uses_anonymous_args = 0
 1236 0000 80B5     		push	{r7, lr}
 1237              	.LCFI99:
 1238              		.cfi_def_cfa_offset 8
 1239              		.cfi_offset 7, -8
 1240              		.cfi_offset 14, -4
 1241 0002 82B0     		sub	sp, sp, #8
 1242              	.LCFI100:
 1243              		.cfi_def_cfa_offset 16
 1244 0004 00AF     		add	r7, sp, #0
 1245              	.LCFI101:
 1246              		.cfi_def_cfa_register 7
 1247 0006 7860     		str	r0, [r7, #4]
 231:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 1248              		.loc 3 231 0
 1249 0008 7868     		ldr	r0, [r7, #4]
 1250 000a FFF7FEFF 		bl	SysTick_Config
 1251 000e 0346     		mov	r3, r0
 232:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1252              		.loc 3 232 0
 1253 0010 1846     		mov	r0, r3
 1254 0012 0837     		adds	r7, r7, #8
 1255              	.LCFI102:
 1256              		.cfi_def_cfa_offset 8
 1257 0014 BD46     		mov	sp, r7
 1258              	.LCFI103:
 1259              		.cfi_def_cfa_register 13
 1260              		@ sp needed
 1261 0016 80BD     		pop	{r7, pc}
 1262              		.cfi_endproc
 1263              	.LFE135:
 1265              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1266              		.align	1
 1267              		.global	HAL_MPU_Disable
 1268              		.syntax unified
 1269              		.thumb
 1270              		.thumb_func
 1271              		.fpu fpv4-sp-d16
 1273              	HAL_MPU_Disable:
 1274              	.LFB136:
 233:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 234:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @}
 235:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
ARM GAS  /tmp/ccwsS1p7.s 			page 78


 236:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 237:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 238:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief   Cortex control functions 
 239:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 240:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim   
 241:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 242:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 243:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================  
 244:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 245:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 246:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 247:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
 248:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
 249:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 250:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 251:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 252:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 253:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 254:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 255:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables the MPU
 256:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 257:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 258:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 259:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1275              		.loc 3 259 0
 1276              		.cfi_startproc
 1277              		@ args = 0, pretend = 0, frame = 0
 1278              		@ frame_needed = 1, uses_anonymous_args = 0
 1279              		@ link register save eliminated.
 1280 0000 80B4     		push	{r7}
 1281              	.LCFI104:
 1282              		.cfi_def_cfa_offset 4
 1283              		.cfi_offset 7, -4
 1284 0002 00AF     		add	r7, sp, #0
 1285              	.LCFI105:
 1286              		.cfi_def_cfa_register 7
 1287              	.LBB24:
 1288              	.LBB25:
 880:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1289              		.loc 2 890 0
 1290              		.syntax unified
 1291              	@ 890 "Firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1292 0004 BFF35F8F 		dmb 0xF
 1293              	@ 0 "" 2
 1294              		.thumb
 1295              		.syntax unified
 1296              	.LBE25:
ARM GAS  /tmp/ccwsS1p7.s 			page 79


 1297              	.LBE24:
 260:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 261:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DMB();
 262:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 263:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable fault exceptions */
 264:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 1298              		.loc 3 264 0
 1299 0008 064B     		ldr	r3, .L73
 1300 000a 5B6A     		ldr	r3, [r3, #36]
 1301 000c 054A     		ldr	r2, .L73
 1302 000e 23F48033 		bic	r3, r3, #65536
 1303 0012 5362     		str	r3, [r2, #36]
 265:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 266:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 267:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = 0U;
 1304              		.loc 3 267 0
 1305 0014 044B     		ldr	r3, .L73+4
 1306 0016 0022     		movs	r2, #0
 1307 0018 5A60     		str	r2, [r3, #4]
 268:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1308              		.loc 3 268 0
 1309 001a 00BF     		nop
 1310 001c BD46     		mov	sp, r7
 1311              	.LCFI106:
 1312              		.cfi_def_cfa_register 13
 1313              		@ sp needed
 1314 001e 5DF8047B 		ldr	r7, [sp], #4
 1315              	.LCFI107:
 1316              		.cfi_restore 7
 1317              		.cfi_def_cfa_offset 0
 1318 0022 7047     		bx	lr
 1319              	.L74:
 1320              		.align	2
 1321              	.L73:
 1322 0024 00ED00E0 		.word	-536810240
 1323 0028 90ED00E0 		.word	-536810096
 1324              		.cfi_endproc
 1325              	.LFE136:
 1327              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1328              		.align	1
 1329              		.global	HAL_MPU_Enable
 1330              		.syntax unified
 1331              		.thumb
 1332              		.thumb_func
 1333              		.fpu fpv4-sp-d16
 1335              	HAL_MPU_Enable:
 1336              	.LFB137:
 269:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 270:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 271:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 272:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault, 
 273:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
 274:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 275:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 276:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 277:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 278:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
ARM GAS  /tmp/ccwsS1p7.s 			page 80


 279:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 280:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 281:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 282:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1337              		.loc 3 282 0
 1338              		.cfi_startproc
 1339              		@ args = 0, pretend = 0, frame = 8
 1340              		@ frame_needed = 1, uses_anonymous_args = 0
 1341              		@ link register save eliminated.
 1342 0000 80B4     		push	{r7}
 1343              	.LCFI108:
 1344              		.cfi_def_cfa_offset 4
 1345              		.cfi_offset 7, -4
 1346 0002 83B0     		sub	sp, sp, #12
 1347              	.LCFI109:
 1348              		.cfi_def_cfa_offset 16
 1349 0004 00AF     		add	r7, sp, #0
 1350              	.LCFI110:
 1351              		.cfi_def_cfa_register 7
 1352 0006 7860     		str	r0, [r7, #4]
 283:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable the MPU */
 284:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 1353              		.loc 3 284 0
 1354 0008 0A4A     		ldr	r2, .L76
 1355 000a 7B68     		ldr	r3, [r7, #4]
 1356 000c 43F00103 		orr	r3, r3, #1
 1357 0010 5360     		str	r3, [r2, #4]
 285:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 286:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable fault exceptions */
 287:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 1358              		.loc 3 287 0
 1359 0012 094B     		ldr	r3, .L76+4
 1360 0014 5B6A     		ldr	r3, [r3, #36]
 1361 0016 084A     		ldr	r2, .L76+4
 1362 0018 43F48033 		orr	r3, r3, #65536
 1363 001c 5362     		str	r3, [r2, #36]
 1364              	.LBB26:
 1365              	.LBB27:
 879:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1366              		.loc 2 879 0
 1367              		.syntax unified
 1368              	@ 879 "Firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1369 001e BFF34F8F 		dsb 0xF
 1370              	@ 0 "" 2
 1371              		.thumb
 1372              		.syntax unified
 1373              	.LBE27:
 1374              	.LBE26:
 1375              	.LBB28:
 1376              	.LBB29:
 868:Firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1377              		.loc 2 868 0
 1378              		.syntax unified
 1379              	@ 868 "Firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1380 0022 BFF36F8F 		isb 0xF
 1381              	@ 0 "" 2
 1382              		.thumb
ARM GAS  /tmp/ccwsS1p7.s 			page 81


 1383              		.syntax unified
 1384              	.LBE29:
 1385              	.LBE28:
 288:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 289:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 290:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DSB();
 291:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __ISB();
 292:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1386              		.loc 3 292 0
 1387 0026 00BF     		nop
 1388 0028 0C37     		adds	r7, r7, #12
 1389              	.LCFI111:
 1390              		.cfi_def_cfa_offset 4
 1391 002a BD46     		mov	sp, r7
 1392              	.LCFI112:
 1393              		.cfi_def_cfa_register 13
 1394              		@ sp needed
 1395 002c 5DF8047B 		ldr	r7, [sp], #4
 1396              	.LCFI113:
 1397              		.cfi_restore 7
 1398              		.cfi_def_cfa_offset 0
 1399 0030 7047     		bx	lr
 1400              	.L77:
 1401 0032 00BF     		.align	2
 1402              	.L76:
 1403 0034 90ED00E0 		.word	-536810096
 1404 0038 00ED00E0 		.word	-536810240
 1405              		.cfi_endproc
 1406              	.LFE137:
 1408              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1409              		.align	1
 1410              		.global	HAL_MPU_ConfigRegion
 1411              		.syntax unified
 1412              		.thumb
 1413              		.thumb_func
 1414              		.fpu fpv4-sp-d16
 1416              	HAL_MPU_ConfigRegion:
 1417              	.LFB138:
 293:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 294:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 295:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 296:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 297:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                the initialization and configuration information.
 298:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 299:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 300:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 301:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1418              		.loc 3 301 0
 1419              		.cfi_startproc
 1420              		@ args = 0, pretend = 0, frame = 8
 1421              		@ frame_needed = 1, uses_anonymous_args = 0
 1422              		@ link register save eliminated.
 1423 0000 80B4     		push	{r7}
 1424              	.LCFI114:
 1425              		.cfi_def_cfa_offset 4
 1426              		.cfi_offset 7, -4
 1427 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/ccwsS1p7.s 			page 82


 1428              	.LCFI115:
 1429              		.cfi_def_cfa_offset 16
 1430 0004 00AF     		add	r7, sp, #0
 1431              	.LCFI116:
 1432              		.cfi_def_cfa_register 7
 1433 0006 7860     		str	r0, [r7, #4]
 302:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 303:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 304:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 305:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 306:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the Region number */
 307:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 1434              		.loc 3 307 0
 1435 0008 7B68     		ldr	r3, [r7, #4]
 1436 000a 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 1437 000c 1D4B     		ldr	r3, .L82
 1438 000e 9A60     		str	r2, [r3, #8]
 308:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 309:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 1439              		.loc 3 309 0
 1440 0010 7B68     		ldr	r3, [r7, #4]
 1441 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1442 0014 002B     		cmp	r3, #0
 1443 0016 29D0     		beq	.L79
 310:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 311:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     /* Check the parameters */
 312:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 313:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 314:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 315:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 316:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 317:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 318:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 319:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 320:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
 321:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 1444              		.loc 3 321 0
 1445 0018 1A4A     		ldr	r2, .L82
 1446 001a 7B68     		ldr	r3, [r7, #4]
 1447 001c 5B68     		ldr	r3, [r3, #4]
 1448 001e D360     		str	r3, [r2, #12]
 322:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1449              		.loc 3 322 0
 1450 0020 7B68     		ldr	r3, [r7, #4]
 1451 0022 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1452 0024 1A07     		lsls	r2, r3, #28
 323:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1453              		.loc 3 323 0
 1454 0026 7B68     		ldr	r3, [r7, #4]
 1455 0028 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 1456 002a 1B06     		lsls	r3, r3, #24
 322:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1457              		.loc 3 322 0
 1458 002c 1A43     		orrs	r2, r2, r3
 324:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1459              		.loc 3 324 0
 1460 002e 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccwsS1p7.s 			page 83


 1461 0030 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 1462 0032 DB04     		lsls	r3, r3, #19
 323:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1463              		.loc 3 323 0
 1464 0034 1A43     		orrs	r2, r2, r3
 325:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 1465              		.loc 3 325 0
 1466 0036 7B68     		ldr	r3, [r7, #4]
 1467 0038 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 1468 003a 9B04     		lsls	r3, r3, #18
 324:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1469              		.loc 3 324 0
 1470 003c 1A43     		orrs	r2, r2, r3
 326:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 1471              		.loc 3 326 0
 1472 003e 7B68     		ldr	r3, [r7, #4]
 1473 0040 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 1474 0042 5B04     		lsls	r3, r3, #17
 325:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 1475              		.loc 3 325 0
 1476 0044 1A43     		orrs	r2, r2, r3
 327:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1477              		.loc 3 327 0
 1478 0046 7B68     		ldr	r3, [r7, #4]
 1479 0048 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 1480 004a 1B04     		lsls	r3, r3, #16
 326:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 1481              		.loc 3 326 0
 1482 004c 1A43     		orrs	r2, r2, r3
 328:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1483              		.loc 3 328 0
 1484 004e 7B68     		ldr	r3, [r7, #4]
 1485 0050 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 1486 0052 1B02     		lsls	r3, r3, #8
 327:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1487              		.loc 3 327 0
 1488 0054 1A43     		orrs	r2, r2, r3
 329:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1489              		.loc 3 329 0
 1490 0056 7B68     		ldr	r3, [r7, #4]
 1491 0058 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1492 005a 5B00     		lsls	r3, r3, #1
 328:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1493              		.loc 3 328 0
 1494 005c 1343     		orrs	r3, r3, r2
 330:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 1495              		.loc 3 330 0
 1496 005e 7A68     		ldr	r2, [r7, #4]
 1497 0060 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1498 0062 1146     		mov	r1, r2
 322:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1499              		.loc 3 322 0
 1500 0064 074A     		ldr	r2, .L82
 329:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1501              		.loc 3 329 0
 1502 0066 0B43     		orrs	r3, r3, r1
 322:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
ARM GAS  /tmp/ccwsS1p7.s 			page 84


 1503              		.loc 3 322 0
 1504 0068 1361     		str	r3, [r2, #16]
 331:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 332:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 333:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 334:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 335:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 336:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 337:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1505              		.loc 3 337 0
 1506 006a 05E0     		b	.L81
 1507              	.L79:
 334:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 1508              		.loc 3 334 0
 1509 006c 054B     		ldr	r3, .L82
 1510 006e 0022     		movs	r2, #0
 1511 0070 DA60     		str	r2, [r3, #12]
 335:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 1512              		.loc 3 335 0
 1513 0072 044B     		ldr	r3, .L82
 1514 0074 0022     		movs	r2, #0
 1515 0076 1A61     		str	r2, [r3, #16]
 1516              	.L81:
 1517              		.loc 3 337 0
 1518 0078 00BF     		nop
 1519 007a 0C37     		adds	r7, r7, #12
 1520              	.LCFI117:
 1521              		.cfi_def_cfa_offset 4
 1522 007c BD46     		mov	sp, r7
 1523              	.LCFI118:
 1524              		.cfi_def_cfa_register 13
 1525              		@ sp needed
 1526 007e 5DF8047B 		ldr	r7, [sp], #4
 1527              	.LCFI119:
 1528              		.cfi_restore 7
 1529              		.cfi_def_cfa_offset 0
 1530 0082 7047     		bx	lr
 1531              	.L83:
 1532              		.align	2
 1533              	.L82:
 1534 0084 90ED00E0 		.word	-536810096
 1535              		.cfi_endproc
 1536              	.LFE138:
 1538              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 1539              		.align	1
 1540              		.global	HAL_NVIC_GetPriorityGrouping
 1541              		.syntax unified
 1542              		.thumb
 1543              		.thumb_func
 1544              		.fpu fpv4-sp-d16
 1546              	HAL_NVIC_GetPriorityGrouping:
 1547              	.LFB139:
 338:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 339:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 340:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 341:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 342:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
ARM GAS  /tmp/ccwsS1p7.s 			page 85


 343:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 344:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 345:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1548              		.loc 3 345 0
 1549              		.cfi_startproc
 1550              		@ args = 0, pretend = 0, frame = 0
 1551              		@ frame_needed = 1, uses_anonymous_args = 0
 1552 0000 80B5     		push	{r7, lr}
 1553              	.LCFI120:
 1554              		.cfi_def_cfa_offset 8
 1555              		.cfi_offset 7, -8
 1556              		.cfi_offset 14, -4
 1557 0002 00AF     		add	r7, sp, #0
 1558              	.LCFI121:
 1559              		.cfi_def_cfa_register 7
 346:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 347:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 1560              		.loc 3 347 0
 1561 0004 FFF7FEFF 		bl	__NVIC_GetPriorityGrouping
 1562 0008 0346     		mov	r3, r0
 348:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1563              		.loc 3 348 0
 1564 000a 1846     		mov	r0, r3
 1565 000c 80BD     		pop	{r7, pc}
 1566              		.cfi_endproc
 1567              	.LFE139:
 1569              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 1570              		.align	1
 1571              		.global	HAL_NVIC_GetPriority
 1572              		.syntax unified
 1573              		.thumb
 1574              		.thumb_func
 1575              		.fpu fpv4-sp-d16
 1577              	HAL_NVIC_GetPriority:
 1578              	.LFB140:
 349:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 350:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 351:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 352:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 353:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 354:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 355:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 356:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 357:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 358:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 359:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 360:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 361:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 362:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 363:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 364:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      1 bits for subpriority
 365:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 366:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      0 bits for subpriority
 367:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 368:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 369:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 370:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
ARM GAS  /tmp/ccwsS1p7.s 			page 86


 371:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 372:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1579              		.loc 3 372 0
 1580              		.cfi_startproc
 1581              		@ args = 0, pretend = 0, frame = 16
 1582              		@ frame_needed = 1, uses_anonymous_args = 0
 1583 0000 80B5     		push	{r7, lr}
 1584              	.LCFI122:
 1585              		.cfi_def_cfa_offset 8
 1586              		.cfi_offset 7, -8
 1587              		.cfi_offset 14, -4
 1588 0002 84B0     		sub	sp, sp, #16
 1589              	.LCFI123:
 1590              		.cfi_def_cfa_offset 24
 1591 0004 00AF     		add	r7, sp, #0
 1592              	.LCFI124:
 1593              		.cfi_def_cfa_register 7
 1594 0006 B960     		str	r1, [r7, #8]
 1595 0008 7A60     		str	r2, [r7, #4]
 1596 000a 3B60     		str	r3, [r7]
 1597 000c 0346     		mov	r3, r0
 1598 000e FB73     		strb	r3, [r7, #15]
 373:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 374:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 375:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 376:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 1599              		.loc 3 376 0
 1600 0010 97F90F30 		ldrsb	r3, [r7, #15]
 1601 0014 1846     		mov	r0, r3
 1602 0016 FFF7FEFF 		bl	__NVIC_GetPriority
 1603 001a 3B68     		ldr	r3, [r7]
 1604 001c 7A68     		ldr	r2, [r7, #4]
 1605 001e B968     		ldr	r1, [r7, #8]
 1606 0020 FFF7FEFF 		bl	NVIC_DecodePriority
 377:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1607              		.loc 3 377 0
 1608 0024 00BF     		nop
 1609 0026 1037     		adds	r7, r7, #16
 1610              	.LCFI125:
 1611              		.cfi_def_cfa_offset 8
 1612 0028 BD46     		mov	sp, r7
 1613              	.LCFI126:
 1614              		.cfi_def_cfa_register 13
 1615              		@ sp needed
 1616 002a 80BD     		pop	{r7, pc}
 1617              		.cfi_endproc
 1618              	.LFE140:
 1620              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 1621              		.align	1
 1622              		.global	HAL_NVIC_SetPendingIRQ
 1623              		.syntax unified
 1624              		.thumb
 1625              		.thumb_func
 1626              		.fpu fpv4-sp-d16
 1628              	HAL_NVIC_SetPendingIRQ:
 1629              	.LFB141:
 378:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
ARM GAS  /tmp/ccwsS1p7.s 			page 87


 379:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 380:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 381:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 382:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 383:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 384:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 385:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 386:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 387:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1630              		.loc 3 387 0
 1631              		.cfi_startproc
 1632              		@ args = 0, pretend = 0, frame = 8
 1633              		@ frame_needed = 1, uses_anonymous_args = 0
 1634 0000 80B5     		push	{r7, lr}
 1635              	.LCFI127:
 1636              		.cfi_def_cfa_offset 8
 1637              		.cfi_offset 7, -8
 1638              		.cfi_offset 14, -4
 1639 0002 82B0     		sub	sp, sp, #8
 1640              	.LCFI128:
 1641              		.cfi_def_cfa_offset 16
 1642 0004 00AF     		add	r7, sp, #0
 1643              	.LCFI129:
 1644              		.cfi_def_cfa_register 7
 1645 0006 0346     		mov	r3, r0
 1646 0008 FB71     		strb	r3, [r7, #7]
 388:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 389:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 390:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 391:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set interrupt pending */
 392:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 1647              		.loc 3 392 0
 1648 000a 97F90730 		ldrsb	r3, [r7, #7]
 1649 000e 1846     		mov	r0, r3
 1650 0010 FFF7FEFF 		bl	__NVIC_SetPendingIRQ
 393:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1651              		.loc 3 393 0
 1652 0014 00BF     		nop
 1653 0016 0837     		adds	r7, r7, #8
 1654              	.LCFI130:
 1655              		.cfi_def_cfa_offset 8
 1656 0018 BD46     		mov	sp, r7
 1657              	.LCFI131:
 1658              		.cfi_def_cfa_register 13
 1659              		@ sp needed
 1660 001a 80BD     		pop	{r7, pc}
 1661              		.cfi_endproc
 1662              	.LFE141:
 1664              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 1665              		.align	1
 1666              		.global	HAL_NVIC_GetPendingIRQ
 1667              		.syntax unified
 1668              		.thumb
 1669              		.thumb_func
 1670              		.fpu fpv4-sp-d16
 1672              	HAL_NVIC_GetPendingIRQ:
 1673              	.LFB142:
ARM GAS  /tmp/ccwsS1p7.s 			page 88


 394:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 395:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 396:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 397:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 398:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 399:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 400:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 401:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 402:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 403:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 404:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 405:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1674              		.loc 3 405 0
 1675              		.cfi_startproc
 1676              		@ args = 0, pretend = 0, frame = 8
 1677              		@ frame_needed = 1, uses_anonymous_args = 0
 1678 0000 80B5     		push	{r7, lr}
 1679              	.LCFI132:
 1680              		.cfi_def_cfa_offset 8
 1681              		.cfi_offset 7, -8
 1682              		.cfi_offset 14, -4
 1683 0002 82B0     		sub	sp, sp, #8
 1684              	.LCFI133:
 1685              		.cfi_def_cfa_offset 16
 1686 0004 00AF     		add	r7, sp, #0
 1687              	.LCFI134:
 1688              		.cfi_def_cfa_register 7
 1689 0006 0346     		mov	r3, r0
 1690 0008 FB71     		strb	r3, [r7, #7]
 406:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 407:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 408:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 409:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 410:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 1691              		.loc 3 410 0
 1692 000a 97F90730 		ldrsb	r3, [r7, #7]
 1693 000e 1846     		mov	r0, r3
 1694 0010 FFF7FEFF 		bl	__NVIC_GetPendingIRQ
 1695 0014 0346     		mov	r3, r0
 411:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1696              		.loc 3 411 0
 1697 0016 1846     		mov	r0, r3
 1698 0018 0837     		adds	r7, r7, #8
 1699              	.LCFI135:
 1700              		.cfi_def_cfa_offset 8
 1701 001a BD46     		mov	sp, r7
 1702              	.LCFI136:
 1703              		.cfi_def_cfa_register 13
 1704              		@ sp needed
 1705 001c 80BD     		pop	{r7, pc}
 1706              		.cfi_endproc
 1707              	.LFE142:
 1709              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 1710              		.align	1
 1711              		.global	HAL_NVIC_ClearPendingIRQ
 1712              		.syntax unified
 1713              		.thumb
ARM GAS  /tmp/ccwsS1p7.s 			page 89


 1714              		.thumb_func
 1715              		.fpu fpv4-sp-d16
 1717              	HAL_NVIC_ClearPendingIRQ:
 1718              	.LFB143:
 412:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 413:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 414:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 415:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 416:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 417:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 418:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 419:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 420:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 421:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1719              		.loc 3 421 0
 1720              		.cfi_startproc
 1721              		@ args = 0, pretend = 0, frame = 8
 1722              		@ frame_needed = 1, uses_anonymous_args = 0
 1723 0000 80B5     		push	{r7, lr}
 1724              	.LCFI137:
 1725              		.cfi_def_cfa_offset 8
 1726              		.cfi_offset 7, -8
 1727              		.cfi_offset 14, -4
 1728 0002 82B0     		sub	sp, sp, #8
 1729              	.LCFI138:
 1730              		.cfi_def_cfa_offset 16
 1731 0004 00AF     		add	r7, sp, #0
 1732              	.LCFI139:
 1733              		.cfi_def_cfa_register 7
 1734 0006 0346     		mov	r3, r0
 1735 0008 FB71     		strb	r3, [r7, #7]
 422:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 423:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 424:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 425:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Clear pending interrupt */
 426:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 1736              		.loc 3 426 0
 1737 000a 97F90730 		ldrsb	r3, [r7, #7]
 1738 000e 1846     		mov	r0, r3
 1739 0010 FFF7FEFF 		bl	__NVIC_ClearPendingIRQ
 427:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1740              		.loc 3 427 0
 1741 0014 00BF     		nop
 1742 0016 0837     		adds	r7, r7, #8
 1743              	.LCFI140:
 1744              		.cfi_def_cfa_offset 8
 1745 0018 BD46     		mov	sp, r7
 1746              	.LCFI141:
 1747              		.cfi_def_cfa_register 13
 1748              		@ sp needed
 1749 001a 80BD     		pop	{r7, pc}
 1750              		.cfi_endproc
 1751              	.LFE143:
 1753              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1754              		.align	1
 1755              		.global	HAL_NVIC_GetActive
 1756              		.syntax unified
ARM GAS  /tmp/ccwsS1p7.s 			page 90


 1757              		.thumb
 1758              		.thumb_func
 1759              		.fpu fpv4-sp-d16
 1761              	HAL_NVIC_GetActive:
 1762              	.LFB144:
 428:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 429:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 430:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 431:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 432:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 433:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 434:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 435:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 436:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 437:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 438:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1763              		.loc 3 438 0
 1764              		.cfi_startproc
 1765              		@ args = 0, pretend = 0, frame = 8
 1766              		@ frame_needed = 1, uses_anonymous_args = 0
 1767 0000 80B5     		push	{r7, lr}
 1768              	.LCFI142:
 1769              		.cfi_def_cfa_offset 8
 1770              		.cfi_offset 7, -8
 1771              		.cfi_offset 14, -4
 1772 0002 82B0     		sub	sp, sp, #8
 1773              	.LCFI143:
 1774              		.cfi_def_cfa_offset 16
 1775 0004 00AF     		add	r7, sp, #0
 1776              	.LCFI144:
 1777              		.cfi_def_cfa_register 7
 1778 0006 0346     		mov	r3, r0
 1779 0008 FB71     		strb	r3, [r7, #7]
 439:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 440:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 441:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 442:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 443:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 1780              		.loc 3 443 0
 1781 000a 97F90730 		ldrsb	r3, [r7, #7]
 1782 000e 1846     		mov	r0, r3
 1783 0010 FFF7FEFF 		bl	__NVIC_GetActive
 1784 0014 0346     		mov	r3, r0
 444:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1785              		.loc 3 444 0
 1786 0016 1846     		mov	r0, r3
 1787 0018 0837     		adds	r7, r7, #8
 1788              	.LCFI145:
 1789              		.cfi_def_cfa_offset 8
 1790 001a BD46     		mov	sp, r7
 1791              	.LCFI146:
 1792              		.cfi_def_cfa_register 13
 1793              		@ sp needed
 1794 001c 80BD     		pop	{r7, pc}
 1795              		.cfi_endproc
 1796              	.LFE144:
 1798              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
ARM GAS  /tmp/ccwsS1p7.s 			page 91


 1799              		.align	1
 1800              		.global	HAL_SYSTICK_CLKSourceConfig
 1801              		.syntax unified
 1802              		.thumb
 1803              		.thumb_func
 1804              		.fpu fpv4-sp-d16
 1806              	HAL_SYSTICK_CLKSourceConfig:
 1807              	.LFB145:
 445:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 446:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 447:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 448:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 449:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 450:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 451:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 452:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 453:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 454:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 455:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1808              		.loc 3 455 0
 1809              		.cfi_startproc
 1810              		@ args = 0, pretend = 0, frame = 8
 1811              		@ frame_needed = 1, uses_anonymous_args = 0
 1812              		@ link register save eliminated.
 1813 0000 80B4     		push	{r7}
 1814              	.LCFI147:
 1815              		.cfi_def_cfa_offset 4
 1816              		.cfi_offset 7, -4
 1817 0002 83B0     		sub	sp, sp, #12
 1818              	.LCFI148:
 1819              		.cfi_def_cfa_offset 16
 1820 0004 00AF     		add	r7, sp, #0
 1821              	.LCFI149:
 1822              		.cfi_def_cfa_register 7
 1823 0006 7860     		str	r0, [r7, #4]
 456:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 457:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 458:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 1824              		.loc 3 458 0
 1825 0008 7B68     		ldr	r3, [r7, #4]
 1826 000a 042B     		cmp	r3, #4
 1827 000c 06D1     		bne	.L94
 459:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 460:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 1828              		.loc 3 460 0
 1829 000e 094B     		ldr	r3, .L97
 1830 0010 1B68     		ldr	r3, [r3]
 1831 0012 084A     		ldr	r2, .L97
 1832 0014 43F00403 		orr	r3, r3, #4
 1833 0018 1360     		str	r3, [r2]
 461:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 462:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 463:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 464:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 465:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 466:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1834              		.loc 3 466 0
ARM GAS  /tmp/ccwsS1p7.s 			page 92


 1835 001a 05E0     		b	.L96
 1836              	.L94:
 464:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 1837              		.loc 3 464 0
 1838 001c 054B     		ldr	r3, .L97
 1839 001e 1B68     		ldr	r3, [r3]
 1840 0020 044A     		ldr	r2, .L97
 1841 0022 23F00403 		bic	r3, r3, #4
 1842 0026 1360     		str	r3, [r2]
 1843              	.L96:
 1844              		.loc 3 466 0
 1845 0028 00BF     		nop
 1846 002a 0C37     		adds	r7, r7, #12
 1847              	.LCFI150:
 1848              		.cfi_def_cfa_offset 4
 1849 002c BD46     		mov	sp, r7
 1850              	.LCFI151:
 1851              		.cfi_def_cfa_register 13
 1852              		@ sp needed
 1853 002e 5DF8047B 		ldr	r7, [sp], #4
 1854              	.LCFI152:
 1855              		.cfi_restore 7
 1856              		.cfi_def_cfa_offset 0
 1857 0032 7047     		bx	lr
 1858              	.L98:
 1859              		.align	2
 1860              	.L97:
 1861 0034 10E000E0 		.word	-536813552
 1862              		.cfi_endproc
 1863              	.LFE145:
 1865              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1866              		.align	1
 1867              		.global	HAL_SYSTICK_IRQHandler
 1868              		.syntax unified
 1869              		.thumb
 1870              		.thumb_func
 1871              		.fpu fpv4-sp-d16
 1873              	HAL_SYSTICK_IRQHandler:
 1874              	.LFB146:
 467:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 468:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 469:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 470:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 471:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 472:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 473:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1875              		.loc 3 473 0
 1876              		.cfi_startproc
 1877              		@ args = 0, pretend = 0, frame = 0
 1878              		@ frame_needed = 1, uses_anonymous_args = 0
 1879 0000 80B5     		push	{r7, lr}
 1880              	.LCFI153:
 1881              		.cfi_def_cfa_offset 8
 1882              		.cfi_offset 7, -8
 1883              		.cfi_offset 14, -4
 1884 0002 00AF     		add	r7, sp, #0
 1885              	.LCFI154:
ARM GAS  /tmp/ccwsS1p7.s 			page 93


 1886              		.cfi_def_cfa_register 7
 474:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1887              		.loc 3 474 0
 1888 0004 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 475:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1889              		.loc 3 475 0
 1890 0008 00BF     		nop
 1891 000a 80BD     		pop	{r7, pc}
 1892              		.cfi_endproc
 1893              	.LFE146:
 1895              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1896              		.align	1
 1897              		.weak	HAL_SYSTICK_Callback
 1898              		.syntax unified
 1899              		.thumb
 1900              		.thumb_func
 1901              		.fpu fpv4-sp-d16
 1903              	HAL_SYSTICK_Callback:
 1904              	.LFB147:
 476:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 477:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 478:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 479:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 480:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 481:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 482:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1905              		.loc 3 482 0
 1906              		.cfi_startproc
 1907              		@ args = 0, pretend = 0, frame = 0
 1908              		@ frame_needed = 1, uses_anonymous_args = 0
 1909              		@ link register save eliminated.
 1910 0000 80B4     		push	{r7}
 1911              	.LCFI155:
 1912              		.cfi_def_cfa_offset 4
 1913              		.cfi_offset 7, -4
 1914 0002 00AF     		add	r7, sp, #0
 1915              	.LCFI156:
 1916              		.cfi_def_cfa_register 7
 483:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 484:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 485:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    */
 486:Firmware/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1917              		.loc 3 486 0
 1918 0004 00BF     		nop
 1919 0006 BD46     		mov	sp, r7
 1920              	.LCFI157:
 1921              		.cfi_def_cfa_register 13
 1922              		@ sp needed
 1923 0008 5DF8047B 		ldr	r7, [sp], #4
 1924              	.LCFI158:
 1925              		.cfi_restore 7
 1926              		.cfi_def_cfa_offset 0
 1927 000c 7047     		bx	lr
 1928              		.cfi_endproc
 1929              	.LFE147:
 1931              		.text
 1932              	.Letext0:
ARM GAS  /tmp/ccwsS1p7.s 			page 94


 1933              		.file 4 "Firmware/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1934              		.file 5 "/home/zht/stm32tools/arm-gcc/arm-none-eabi/include/machine/_default_types.h"
 1935              		.file 6 "/home/zht/stm32tools/arm-gcc/arm-none-eabi/include/sys/_stdint.h"
 1936              		.file 7 "Firmware/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1937              		.file 8 "Firmware/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1938              		.file 9 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1939              		.file 10 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccwsS1p7.s 			page 95


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_cortex.c
     /tmp/ccwsS1p7.s:18     .text.__NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/ccwsS1p7.s:24     .text.__NVIC_SetPriorityGrouping:0000000000000000 __NVIC_SetPriorityGrouping
     /tmp/ccwsS1p7.s:87     .text.__NVIC_SetPriorityGrouping:0000000000000044 $d
     /tmp/ccwsS1p7.s:92     .text.__NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/ccwsS1p7.s:98     .text.__NVIC_GetPriorityGrouping:0000000000000000 __NVIC_GetPriorityGrouping
     /tmp/ccwsS1p7.s:131    .text.__NVIC_GetPriorityGrouping:0000000000000018 $d
     /tmp/ccwsS1p7.s:136    .text.__NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:142    .text.__NVIC_EnableIRQ:0000000000000000 __NVIC_EnableIRQ
     /tmp/ccwsS1p7.s:192    .text.__NVIC_EnableIRQ:0000000000000038 $d
     /tmp/ccwsS1p7.s:197    .text.__NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:203    .text.__NVIC_DisableIRQ:0000000000000000 __NVIC_DisableIRQ
     /tmp/ccwsS1p7.s:277    .text.__NVIC_DisableIRQ:0000000000000040 $d
     /tmp/ccwsS1p7.s:282    .text.__NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:288    .text.__NVIC_GetPendingIRQ:0000000000000000 __NVIC_GetPendingIRQ
     /tmp/ccwsS1p7.s:343    .text.__NVIC_GetPendingIRQ:0000000000000040 $d
     /tmp/ccwsS1p7.s:348    .text.__NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:354    .text.__NVIC_SetPendingIRQ:0000000000000000 __NVIC_SetPendingIRQ
     /tmp/ccwsS1p7.s:405    .text.__NVIC_SetPendingIRQ:0000000000000038 $d
     /tmp/ccwsS1p7.s:410    .text.__NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:416    .text.__NVIC_ClearPendingIRQ:0000000000000000 __NVIC_ClearPendingIRQ
     /tmp/ccwsS1p7.s:467    .text.__NVIC_ClearPendingIRQ:0000000000000038 $d
     /tmp/ccwsS1p7.s:472    .text.__NVIC_GetActive:0000000000000000 $t
     /tmp/ccwsS1p7.s:478    .text.__NVIC_GetActive:0000000000000000 __NVIC_GetActive
     /tmp/ccwsS1p7.s:533    .text.__NVIC_GetActive:0000000000000040 $d
     /tmp/ccwsS1p7.s:538    .text.__NVIC_SetPriority:0000000000000000 $t
     /tmp/ccwsS1p7.s:544    .text.__NVIC_SetPriority:0000000000000000 __NVIC_SetPriority
     /tmp/ccwsS1p7.s:609    .text.__NVIC_SetPriority:000000000000004c $d
     /tmp/ccwsS1p7.s:615    .text.__NVIC_GetPriority:0000000000000000 $t
     /tmp/ccwsS1p7.s:621    .text.__NVIC_GetPriority:0000000000000000 __NVIC_GetPriority
     /tmp/ccwsS1p7.s:682    .text.__NVIC_GetPriority:0000000000000048 $d
     /tmp/ccwsS1p7.s:688    .text.NVIC_EncodePriority:0000000000000000 $t
     /tmp/ccwsS1p7.s:694    .text.NVIC_EncodePriority:0000000000000000 NVIC_EncodePriority
     /tmp/ccwsS1p7.s:776    .text.NVIC_DecodePriority:0000000000000000 $t
     /tmp/ccwsS1p7.s:782    .text.NVIC_DecodePriority:0000000000000000 NVIC_DecodePriority
     /tmp/ccwsS1p7.s:867    .text.__NVIC_SystemReset:0000000000000000 $t
     /tmp/ccwsS1p7.s:873    .text.__NVIC_SystemReset:0000000000000000 __NVIC_SystemReset
     /tmp/ccwsS1p7.s:930    .text.__NVIC_SystemReset:0000000000000020 $d
     /tmp/ccwsS1p7.s:936    .text.SysTick_Config:0000000000000000 $t
     /tmp/ccwsS1p7.s:942    .text.SysTick_Config:0000000000000000 SysTick_Config
     /tmp/ccwsS1p7.s:1002   .text.SysTick_Config:0000000000000040 $d
     /tmp/ccwsS1p7.s:1007   .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/ccwsS1p7.s:1014   .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/ccwsS1p7.s:1050   .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/ccwsS1p7.s:1057   .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/ccwsS1p7.s:1108   .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:1115   .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/ccwsS1p7.s:1152   .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:1159   .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/ccwsS1p7.s:1196   .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/ccwsS1p7.s:1203   .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/ccwsS1p7.s:1223   .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/ccwsS1p7.s:1230   .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/ccwsS1p7.s:1266   .text.HAL_MPU_Disable:0000000000000000 $t
     /tmp/ccwsS1p7.s:1273   .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
     /tmp/ccwsS1p7.s:1322   .text.HAL_MPU_Disable:0000000000000024 $d
ARM GAS  /tmp/ccwsS1p7.s 			page 96


     /tmp/ccwsS1p7.s:1328   .text.HAL_MPU_Enable:0000000000000000 $t
     /tmp/ccwsS1p7.s:1335   .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
     /tmp/ccwsS1p7.s:1403   .text.HAL_MPU_Enable:0000000000000034 $d
     /tmp/ccwsS1p7.s:1409   .text.HAL_MPU_ConfigRegion:0000000000000000 $t
     /tmp/ccwsS1p7.s:1416   .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
     /tmp/ccwsS1p7.s:1534   .text.HAL_MPU_ConfigRegion:0000000000000084 $d
     /tmp/ccwsS1p7.s:1539   .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/ccwsS1p7.s:1546   .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/ccwsS1p7.s:1570   .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/ccwsS1p7.s:1577   .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/ccwsS1p7.s:1621   .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:1628   .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccwsS1p7.s:1665   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:1672   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccwsS1p7.s:1710   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/ccwsS1p7.s:1717   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccwsS1p7.s:1754   .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/ccwsS1p7.s:1761   .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/ccwsS1p7.s:1799   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/ccwsS1p7.s:1806   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccwsS1p7.s:1861   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000034 $d
     /tmp/ccwsS1p7.s:1866   .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/ccwsS1p7.s:1873   .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
     /tmp/ccwsS1p7.s:1903   .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/ccwsS1p7.s:1896   .text.HAL_SYSTICK_Callback:0000000000000000 $t
                           .group:0000000000000000 wm4.0.66eb26e6ef234a179f62cd8806fe3c00
                           .group:0000000000000000 wm4.stm32f4xx_hal_conf.h.24.03c00010d617045ebb35c82914a9515b
                           .group:0000000000000000 wm4.stm32f4xx.h.55.60c09cb5ab474e463c44285ed7739f1f
                           .group:0000000000000000 wm4.stm32f446xx.h.51.16a9122ede9860ebbb552c9e423d1ecd
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.f42444deefab66ffa141b9b9fddb57a3
                           .group:0000000000000000 wm4.core_cm4.h.174.059a5e001a9e729091d1407208e93224
                           .group:0000000000000000 wm4.mpu_armv7.h.32.27b4593cb2f8d3152ca5d97a9d72b321
                           .group:0000000000000000 wm4.stm32f446xx.h.934.08868cf5988b286c95ce57658833140b
                           .group:0000000000000000 wm4.stm32f4xx.h.212.729f0f890654645a3f47ccc0cc2b00e7
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.24c1109a8eb6b9f423a3627922c83f30
                           .group:0000000000000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:0000000000000000 wm4.stm32f4xx_hal_def.h.58.2d2c85d5b9693a63e90566b806e8a752
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc_ex.h.22.ed8712e28628f6d35bd6f8847ee2f18f
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc.h.108.0c18a3cfc2dd91bdf92470b4bd0ea1b5
                           .group:0000000000000000 wm4.stm32f4xx_hal_exti.h.22.e3c6ea1ecbc30ac4867071b634937175
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.22.be2c6bcf9722096ea8f49a41bf6aa50c
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio_ex.h.22.6858f59ca8a52c645189c74569e4d5b8
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.264.978ac12eab1d3b3400b35b8c427e2c33
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.22.fffce20ac9119c50557659c75e75ab1c
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.721.a1e57ffbc615f926e6509c5acc65e492
                           .group:0000000000000000 wm4.stm32f4xx_hal_cortex.h.22.e6aa3b847b5388be63c32d1f9e696ef7
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.22.31b301be2655c3eb8583e51c8231544a
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash_ex.h.22.df74a74dd40656a7fcd7d90cedd190b4
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.363.51efdf0f6c88f683efb89d7cc95cc1be
ARM GAS  /tmp/ccwsS1p7.s 			page 97


                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.22.2c27d93ae187efe3a73816f03a329970
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr_ex.h.22.cf49f655fb514fa1eda6a251fa1b2f1a
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.337.60b43975c84527a23cb6994b23165a5e
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim.h.22.9c16860ec2cc7f3d941608a8f521bc4a
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim_ex.h.22.ab99a7fa30daa00d91e82a48801a7f30
                           .group:0000000000000000 wm4.stm32f4xx_hal_uart.h.22.1edfd0da9670bd23245390d2a3da576d
                           .group:0000000000000000 wm4.stm32f4xx_ll_usb.h.22.9dd425f23cc4ee09cc013b784f1d3b1a
                           .group:0000000000000000 wm4.stm32f4xx_hal_pcd.h.155.99d086aed65c9e0b877f5c367a6472c1
                           .group:0000000000000000 wm4.stm32f4xx_hal.h.72.a5a58188aa461a0614f1e58e159c7840

NO UNDEFINED SYMBOLS
