\subsection{fpgacfg\+\_\+arch Architecture Reference}
\label{classfpgacfg_1_1fpgacfg__arch}\index{fpgacfg\+\_\+arch@{fpgacfg\+\_\+arch}}


Collaboration diagram for fpgacfg\+\_\+arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=196pt]{d8/df2/classfpgacfg_1_1fpgacfg__arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+399}{\bfseries  ( {\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf inst\+\_\+reg\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf din\+\_\+reg\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf dout\+\_\+reg\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf ram}{\bfseries  ( {\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf mreset}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf mcfg\+\_\+components}   
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst\+\_\+reg\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf din\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf din\+\_\+reg\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+reg\+\_\+sen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+reg\+\_\+len} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem} {\bfseries {\bfseries {\bf marray32x16}} \textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+we} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oe} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+config\+\_\+data\+\_\+rev} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf C\+O\+M\+P\+I\+L\+E\+\_\+\+R\+E\+V\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
{\bf noprune} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} 
\item 
{\bf noprune} {\bfseries {\bfseries {\bf C\+O\+M\+P\+I\+L\+E\+\_\+\+R\+E\+V\+\_\+reg}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf fsm}  {\bfseries mcfg32wm\+\_\+fsm}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 109} of file {\bf fpgacfg.\+vhd}.



\subsubsection{Member Function Documentation}
\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!din\+\_\+reg\+\_\+proc@{din\+\_\+reg\+\_\+proc}}
\index{din\+\_\+reg\+\_\+proc@{din\+\_\+reg\+\_\+proc}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{din\+\_\+reg\+\_\+procsclk,lreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} din\+\_\+reg\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classfpgacfg_1_1fpgacfg__arch_a92e761f1f80811cc2327e19e18cf3ee5}


Definition at line {\bf 178} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!dout\+\_\+reg\+\_\+proc@{dout\+\_\+reg\+\_\+proc}}
\index{dout\+\_\+reg\+\_\+proc@{dout\+\_\+reg\+\_\+proc}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg\+\_\+procsclk,lreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} dout\+\_\+reg\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classfpgacfg_1_1fpgacfg__arch_a94992b83b1d6e04d8757ff6b6445cabf}


Definition at line {\bf 196} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!inst\+\_\+reg\+\_\+proc@{inst\+\_\+reg\+\_\+proc}}
\index{inst\+\_\+reg\+\_\+proc@{inst\+\_\+reg\+\_\+proc}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{inst\+\_\+reg\+\_\+procsclk,lreset}]{\setlength{\rightskip}{0pt plus 5cm}inst\+\_\+reg\+\_\+proc (
\begin{DoxyParamCaption}
\item[{}]{sclk, }
\item[{}]{lreset}
\end{DoxyParamCaption}
)}\label{classfpgacfg_1_1fpgacfg__arch_a32f19edf1d217ae395b94af836a165b3}


Definition at line {\bf 160} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!P\+R\+O\+C\+E\+S\+S\+\_\+399@{P\+R\+O\+C\+E\+S\+S\+\_\+399}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+399@{P\+R\+O\+C\+E\+S\+S\+\_\+399}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+399sclk,lreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+399(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classfpgacfg_1_1fpgacfg__arch_a138b2123d828df34697d1a924269c6ae}


Definition at line {\bf 139} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!ram@{ram}}
\index{ram@{ram}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{ramsclk,mreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} ram(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf mreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classfpgacfg_1_1fpgacfg__arch_a2a5d527b71ee60b17b0ed5b0bff4da37}


Definition at line {\bf 231} of file {\bf fpgacfg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!C\+O\+M\+P\+I\+L\+E\+\_\+\+R\+E\+V\+\_\+reg@{C\+O\+M\+P\+I\+L\+E\+\_\+\+R\+E\+V\+\_\+reg}}
\index{C\+O\+M\+P\+I\+L\+E\+\_\+\+R\+E\+V\+\_\+reg@{C\+O\+M\+P\+I\+L\+E\+\_\+\+R\+E\+V\+\_\+reg}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{C\+O\+M\+P\+I\+L\+E\+\_\+\+R\+E\+V\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+O\+M\+P\+I\+L\+E\+\_\+\+R\+E\+V\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_a7aa6dd492d0805f02012992b2b84e5fb}


Definition at line {\bf 126} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!din\+\_\+reg@{din\+\_\+reg}}
\index{din\+\_\+reg@{din\+\_\+reg}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{din\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf din\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_a44bfbe2c691af66cddc1970047bed8a7}


Definition at line {\bf 114} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!din\+\_\+reg\+\_\+en@{din\+\_\+reg\+\_\+en}}
\index{din\+\_\+reg\+\_\+en@{din\+\_\+reg\+\_\+en}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{din\+\_\+reg\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf din\+\_\+reg\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_aaf0e88e13cb64c56932945d5277f6011}


Definition at line {\bf 115} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!dout\+\_\+reg@{dout\+\_\+reg}}
\index{dout\+\_\+reg@{dout\+\_\+reg}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_a7b8b03b199d7cc30b5bac2fb3c1c575b}


Definition at line {\bf 117} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!dout\+\_\+reg\+\_\+len@{dout\+\_\+reg\+\_\+len}}
\index{dout\+\_\+reg\+\_\+len@{dout\+\_\+reg\+\_\+len}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+reg\+\_\+len} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_ae90345bf47a85e6dec405031451287c8}


Definition at line {\bf 118} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!dout\+\_\+reg\+\_\+sen@{dout\+\_\+reg\+\_\+sen}}
\index{dout\+\_\+reg\+\_\+sen@{dout\+\_\+reg\+\_\+sen}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg\+\_\+sen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+reg\+\_\+sen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_a99d283f751f40a71755df183bd69e68c}


Definition at line {\bf 118} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!fsm@{fsm}}
\index{fsm@{fsm}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{fsm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fsm} {\bfseries \textcolor{vhdlchar}{mcfg32wm\+\_\+fsm}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classfpgacfg_1_1fpgacfg__arch_a7dc48827310e8bfc38a40b961a356a96}


Definition at line {\bf 155} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!inst\+\_\+reg@{inst\+\_\+reg}}
\index{inst\+\_\+reg@{inst\+\_\+reg}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{inst\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_a2aa2db8edf9fb8517b2092c2354d81c1}


Definition at line {\bf 111} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!inst\+\_\+reg\+\_\+en@{inst\+\_\+reg\+\_\+en}}
\index{inst\+\_\+reg\+\_\+en@{inst\+\_\+reg\+\_\+en}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{inst\+\_\+reg\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst\+\_\+reg\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_a6bc4b36106a49c91ecdb7b9a07d0ac69}


Definition at line {\bf 112} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!mcfg\+\_\+components@{mcfg\+\_\+components}}
\index{mcfg\+\_\+components@{mcfg\+\_\+components}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{mcfg\+\_\+components}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mcfg\+\_\+components}\hspace{0.3cm}{\ttfamily [Package]}}\label{classfpgacfg_1_1fpgacfg__arch_ab6db651ca11ad8fa1b76b8d6fa0f3109}


Definition at line {\bf 131} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!mem@{mem}}
\index{mem@{mem}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{mem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem} {\bfseries {\bfseries {\bf marray32x16}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_a4b4fd236cf7e0d1aa565ee820033ab99}


Definition at line {\bf 120} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!mem\+\_\+we@{mem\+\_\+we}}
\index{mem\+\_\+we@{mem\+\_\+we}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{mem\+\_\+we}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+we} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_a9ca583de437a0d8e6c05118d7ef3ebcd}


Definition at line {\bf 121} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!noprune@{noprune}}
\index{noprune@{noprune}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{noprune}]{\setlength{\rightskip}{0pt plus 5cm}{\bf noprune} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classfpgacfg_1_1fpgacfg__arch_a2591245f99d39267157261d7823cf9ed}


Definition at line {\bf 127} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!noprune@{noprune}}
\index{noprune@{noprune}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{noprune}]{\setlength{\rightskip}{0pt plus 5cm}{\bf noprune} {\bfseries {\bfseries {\bf C\+O\+M\+P\+I\+L\+E\+\_\+\+R\+E\+V\+\_\+reg}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classfpgacfg_1_1fpgacfg__arch_aecff47f8bf45688188d811bc1aca4367}


Definition at line {\bf 128} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!oe@{oe}}
\index{oe@{oe}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{oe}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oe} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_a2ce3370dde4d9a7e5b14ca00101bf561}


Definition at line {\bf 123} of file {\bf fpgacfg.\+vhd}.

\index{fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}!spi\+\_\+config\+\_\+data\+\_\+rev@{spi\+\_\+config\+\_\+data\+\_\+rev}}
\index{spi\+\_\+config\+\_\+data\+\_\+rev@{spi\+\_\+config\+\_\+data\+\_\+rev}!fpgacfg\+::fpgacfg\+\_\+arch@{fpgacfg\+::fpgacfg\+\_\+arch}}
\paragraph[{spi\+\_\+config\+\_\+data\+\_\+rev}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+config\+\_\+data\+\_\+rev} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpgacfg_1_1fpgacfg__arch_aff1f2243afa099f0988a7ec41520f197}


Definition at line {\bf 124} of file {\bf fpgacfg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf fpgacfg.\+vhd}\end{DoxyCompactItemize}
