{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511544097637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511544097638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 15:21:37 2017 " "Processing started: Fri Nov 24 15:21:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511544097638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544097638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544097638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511544097783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511544097783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULAarch " "Found design unit 1: ULA-ULAarch" {  } { { "../ULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107113 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/UCULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/UCULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFD-UCFDarch " "Found design unit 1: UCFD-UCFDarch" {  } { { "../UCULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/UCULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107114 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFD " "Found entity 1: UCFD" {  } { { "../UCULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/UCULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/UCFD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/UCFD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCULA-UCULAarch " "Found design unit 1: UCULA-UCULAarch" {  } { { "../UCFD.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/UCFD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107114 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCULA " "Found entity 1: UCULA" {  } { { "../UCFD.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/UCFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/signExtend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/signExtend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-signExtendarch " "Found design unit 1: signExtend-signExtendarch" {  } { { "../signExtend.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/signExtend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107115 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/signExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifterarch " "Found design unit 1: shifter-shifterarch" {  } { { "../shifter.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107115 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../registradorGenerico.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107116 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../registradorGenerico.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107116 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107116 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX.vhd " "Entity \"MUX\" obtained from \"../MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../MUX.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1511544107117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_ARCH " "Found design unit 1: MUX-MUX_ARCH" {  } { { "../MUX.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107117 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDados-fluxoDeDadosarch " "Found design unit 1: fluxoDeDados-fluxoDeDadosarch" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107117 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDados " "Found entity 1: fluxoDeDados" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../conversorHex7Seg.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107118 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../conversorHex7Seg.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparadorarc " "Found design unit 1: comparador-comparadorarc" {  } { { "../comparador.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107118 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../comparador.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-behaviour " "Found design unit 1: bancoRegistradores-behaviour" {  } { { "../bancoRegistradores.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/bancoRegistradores.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107119 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "../bancoRegistradores.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rmolines/Documents/GitHub/MIPS/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rmolines/Documents/GitHub/MIPS/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "../adder.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107119 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "../adder.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511544107119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fluxoDeDados " "Elaborating entity \"fluxoDeDados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511544107158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "muxProxPC fluxoDeDados.vhd(17) " "Verilog HDL or VHDL warning at fluxoDeDados.vhd(17): object \"muxProxPC\" assigned a value but never read" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511544107160 "|fluxoDeDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instFunct fluxoDeDados.vhd(25) " "Verilog HDL or VHDL warning at fluxoDeDados.vhd(25): object \"instFunct\" assigned a value but never read" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511544107160 "|fluxoDeDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instOP fluxoDeDados.vhd(25) " "Verilog HDL or VHDL warning at fluxoDeDados.vhd(25): object \"instOP\" assigned a value but never read" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511544107160 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ULACtrl fluxoDeDados.vhd(27) " "VHDL Signal Declaration warning at fluxoDeDados.vhd(27): used implicit default value for signal \"ULACtrl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544107160 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memReadEnb fluxoDeDados.vhd(31) " "VHDL Signal Declaration warning at fluxoDeDados.vhd(31): used implicit default value for signal \"memReadEnb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544107160 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memWriteEnb fluxoDeDados.vhd(31) " "VHDL Signal Declaration warning at fluxoDeDados.vhd(31): used implicit default value for signal \"memWriteEnb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544107160 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BEQ fluxoDeDados.vhd(31) " "VHDL Signal Declaration warning at fluxoDeDados.vhd(31): used implicit default value for signal \"BEQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544107160 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxRtRdSel fluxoDeDados.vhd(31) " "VHDL Signal Declaration warning at fluxoDeDados.vhd(31): used implicit default value for signal \"muxRtRdSel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544107160 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxJumpSel fluxoDeDados.vhd(31) " "VHDL Signal Declaration warning at fluxoDeDados.vhd(31): used implicit default value for signal \"muxJumpSel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544107160 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regWriteEnb fluxoDeDados.vhd(31) " "VHDL Signal Declaration warning at fluxoDeDados.vhd(31): used implicit default value for signal \"regWriteEnb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544107161 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxRtImmSel fluxoDeDados.vhd(31) " "VHDL Signal Declaration warning at fluxoDeDados.vhd(31): used implicit default value for signal \"muxRtImmSel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544107161 "|fluxoDeDados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxULAMemSel fluxoDeDados.vhd(31) " "VHDL Signal Declaration warning at fluxoDeDados.vhd(31): used implicit default value for signal \"muxULAMemSel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544107161 "|fluxoDeDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "../fluxoDeDados.vhd" "PC" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544107183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:InstMem " "Elaborating entity \"RAM\" for hierarchy \"RAM:InstMem\"" {  } { { "../fluxoDeDados.vhd" "InstMem" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544107184 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] RAM.vhd(66) " "Inferred latch for \"q\[0\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] RAM.vhd(66) " "Inferred latch for \"q\[1\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] RAM.vhd(66) " "Inferred latch for \"q\[2\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] RAM.vhd(66) " "Inferred latch for \"q\[3\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] RAM.vhd(66) " "Inferred latch for \"q\[4\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] RAM.vhd(66) " "Inferred latch for \"q\[5\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] RAM.vhd(66) " "Inferred latch for \"q\[6\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] RAM.vhd(66) " "Inferred latch for \"q\[7\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] RAM.vhd(66) " "Inferred latch for \"q\[8\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] RAM.vhd(66) " "Inferred latch for \"q\[9\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] RAM.vhd(66) " "Inferred latch for \"q\[10\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] RAM.vhd(66) " "Inferred latch for \"q\[11\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] RAM.vhd(66) " "Inferred latch for \"q\[12\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] RAM.vhd(66) " "Inferred latch for \"q\[13\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] RAM.vhd(66) " "Inferred latch for \"q\[14\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] RAM.vhd(66) " "Inferred latch for \"q\[15\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] RAM.vhd(66) " "Inferred latch for \"q\[16\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] RAM.vhd(66) " "Inferred latch for \"q\[17\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] RAM.vhd(66) " "Inferred latch for \"q\[18\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] RAM.vhd(66) " "Inferred latch for \"q\[19\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] RAM.vhd(66) " "Inferred latch for \"q\[20\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] RAM.vhd(66) " "Inferred latch for \"q\[21\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] RAM.vhd(66) " "Inferred latch for \"q\[22\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107185 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] RAM.vhd(66) " "Inferred latch for \"q\[23\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] RAM.vhd(66) " "Inferred latch for \"q\[24\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] RAM.vhd(66) " "Inferred latch for \"q\[25\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] RAM.vhd(66) " "Inferred latch for \"q\[26\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] RAM.vhd(66) " "Inferred latch for \"q\[27\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] RAM.vhd(66) " "Inferred latch for \"q\[28\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] RAM.vhd(66) " "Inferred latch for \"q\[29\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] RAM.vhd(66) " "Inferred latch for \"q\[30\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] RAM.vhd(66) " "Inferred latch for \"q\[31\]\" at RAM.vhd(66)" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MuxRtRd " "Elaborating entity \"MUX\" for hierarchy \"MUX:MuxRtRd\"" {  } { { "../fluxoDeDados.vhd" "MuxRtRd" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544107186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BancoReg\"" {  } { { "../fluxoDeDados.vhd" "BancoReg" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544107187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:muxRtImm " "Elaborating entity \"MUX\" for hierarchy \"MUX:muxRtImm\"" {  } { { "../fluxoDeDados.vhd" "muxRtImm" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544107277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "../fluxoDeDados.vhd" "ULA" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544107277 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sltIn ULA.vhd(44) " "VHDL Process Statement warning at ULA.vhd(44): signal \"sltIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/ULA.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511544107278 "|fluxoDeDados|ULA:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow ULA.vhd(58) " "VHDL Process Statement warning at ULA.vhd(58): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/ULA.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511544107278 "|fluxoDeDados|ULA:ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow ULA.vhd(59) " "VHDL Process Statement warning at ULA.vhd(59): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/ULA.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511544107278 "|fluxoDeDados|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:SigExt " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:SigExt\"" {  } { { "../fluxoDeDados.vhd" "SigExt" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544107279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:ShifterImm " "Elaborating entity \"shifter\" for hierarchy \"shifter:ShifterImm\"" {  } { { "../fluxoDeDados.vhd" "ShifterImm" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544107281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:ShifterInst " "Elaborating entity \"shifter\" for hierarchy \"shifter:ShifterInst\"" {  } { { "../fluxoDeDados.vhd" "ShifterInst" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544107283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[5\] " "LATCH primitive \"RAM:InstMem\|q\[5\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[4\] " "LATCH primitive \"RAM:InstMem\|q\[4\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[3\] " "LATCH primitive \"RAM:InstMem\|q\[3\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[2\] " "LATCH primitive \"RAM:InstMem\|q\[2\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[1\] " "LATCH primitive \"RAM:InstMem\|q\[1\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[0\] " "LATCH primitive \"RAM:InstMem\|q\[0\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[7\] " "LATCH primitive \"RAM:InstMem\|q\[7\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[8\] " "LATCH primitive \"RAM:InstMem\|q\[8\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[9\] " "LATCH primitive \"RAM:InstMem\|q\[9\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[10\] " "LATCH primitive \"RAM:InstMem\|q\[10\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[11\] " "LATCH primitive \"RAM:InstMem\|q\[11\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[12\] " "LATCH primitive \"RAM:InstMem\|q\[12\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[13\] " "LATCH primitive \"RAM:InstMem\|q\[13\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[14\] " "LATCH primitive \"RAM:InstMem\|q\[14\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[15\] " "LATCH primitive \"RAM:InstMem\|q\[15\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[16\] " "LATCH primitive \"RAM:InstMem\|q\[16\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[17\] " "LATCH primitive \"RAM:InstMem\|q\[17\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[18\] " "LATCH primitive \"RAM:InstMem\|q\[18\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[19\] " "LATCH primitive \"RAM:InstMem\|q\[19\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[20\] " "LATCH primitive \"RAM:InstMem\|q\[20\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[21\] " "LATCH primitive \"RAM:InstMem\|q\[21\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[22\] " "LATCH primitive \"RAM:InstMem\|q\[22\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[23\] " "LATCH primitive \"RAM:InstMem\|q\[23\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[24\] " "LATCH primitive \"RAM:InstMem\|q\[24\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[25\] " "LATCH primitive \"RAM:InstMem\|q\[25\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[6\] " "LATCH primitive \"RAM:InstMem\|q\[6\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/RAM.vhd" 66 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511544107390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[4\] GND " "Pin \"regTestOut\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[5\] GND " "Pin \"regTestOut\[5\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[6\] GND " "Pin \"regTestOut\[6\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[7\] GND " "Pin \"regTestOut\[7\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[8\] GND " "Pin \"regTestOut\[8\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[9\] GND " "Pin \"regTestOut\[9\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[10\] GND " "Pin \"regTestOut\[10\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[11\] GND " "Pin \"regTestOut\[11\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[12\] GND " "Pin \"regTestOut\[12\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[13\] GND " "Pin \"regTestOut\[13\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[14\] GND " "Pin \"regTestOut\[14\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[15\] GND " "Pin \"regTestOut\[15\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[16\] GND " "Pin \"regTestOut\[16\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[17\] GND " "Pin \"regTestOut\[17\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[18\] GND " "Pin \"regTestOut\[18\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[19\] GND " "Pin \"regTestOut\[19\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[20\] GND " "Pin \"regTestOut\[20\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[21\] GND " "Pin \"regTestOut\[21\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[22\] GND " "Pin \"regTestOut\[22\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[23\] GND " "Pin \"regTestOut\[23\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[24\] GND " "Pin \"regTestOut\[24\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[25\] GND " "Pin \"regTestOut\[25\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[26\] GND " "Pin \"regTestOut\[26\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[27\] GND " "Pin \"regTestOut\[27\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[28\] GND " "Pin \"regTestOut\[28\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[29\] GND " "Pin \"regTestOut\[29\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[30\] GND " "Pin \"regTestOut\[30\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestOut\[31\] GND " "Pin \"regTestOut\[31\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511544107763 "|fluxoDeDados|regTestOut[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511544107763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511544107805 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511544108004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511544108079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511544108079 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../fluxoDeDados.vhd" "" { Text "/home/rmolines/Documents/GitHub/MIPS/fluxoDeDados.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511544108120 "|fluxoDeDados|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511544108120 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511544108120 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511544108120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511544108120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511544108120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "990 " "Peak virtual memory: 990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511544108129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 15:21:48 2017 " "Processing ended: Fri Nov 24 15:21:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511544108129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511544108129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511544108129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511544108129 ""}
