# //  Questa Altera Starter FPGA Edition-64
# //  Version 2025.2 linux_x86_64 May 31 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do projeto_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Altera Starter FPGA Edition-64 vmap 2025.2 Lib Mapping Utility 2025.05 May 31 2025
# vmap work rtl_work 
# ** Note: (vmap-220) '/home/joao-cerqueira/altera_lite/25.1std/questa_fse/linux_x86_64/../modelsim.ini' is used as the ini file.
# Copying /home/joao-cerqueira/altera_lite/25.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog  -work work +incdir+/home/joao-cerqueira/Documents/ENGG56/q2_acumulator {/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/TOP.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 23:09:31 on Jan 04,2026
# vlog -reportprogress 300 -work work "+incdir+/home/joao-cerqueira/Documents/ENGG56/q2_acumulator" /home/joao-cerqueira/Documents/ENGG56/q2_acumulator/TOP.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 23:09:31 on Jan 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog  -work work +incdir+/home/joao-cerqueira/Documents/ENGG56/q2_acumulator {/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/Acumulador.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 23:09:31 on Jan 04,2026
# vlog -reportprogress 300 -work work "+incdir+/home/joao-cerqueira/Documents/ENGG56/q2_acumulator" /home/joao-cerqueira/Documents/ENGG56/q2_acumulator/Acumulador.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module Acumulador
# 
# Top level modules:
# 	Acumulador
# End time: 23:09:31 on Jan 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog  -work work +incdir+/home/joao-cerqueira/Documents/ENGG56/q2_acumulator {/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/FSM.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 23:09:31 on Jan 04,2026
# vlog -reportprogress 300 -work work "+incdir+/home/joao-cerqueira/Documents/ENGG56/q2_acumulator" /home/joao-cerqueira/Documents/ENGG56/q2_acumulator/FSM.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 23:09:31 on Jan 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog  -work work +incdir+/home/joao-cerqueira/Documents/ENGG56/q2_acumulator {/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/tb_TOP.v}
# Questa Altera Starter FPGA Edition-64 vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 23:09:32 on Jan 04,2026
# vlog -reportprogress 300 -work work "+incdir+/home/joao-cerqueira/Documents/ENGG56/q2_acumulator" /home/joao-cerqueira/Documents/ENGG56/q2_acumulator/tb_TOP.v 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module tb_TOP
# 
# Top level modules:
# 	tb_TOP
# End time: 23:09:32 on Jan 04,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_TOP
# ** Note: (vsim-220) 'modelsim.ini' is used as the ini file.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_TOP 
# Start time: 23:09:32 on Jan 04,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-220) 'modelsim.ini' is used as the ini file.
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_TOP(fast)
# Loading work.TOP(fast)
# Loading work.Acumulador(fast)
# Loading work.FSM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (5) for port 'Address'. The port definition is at: /home/joao-cerqueira/Documents/ENGG56/q2_acumulator/FSM.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_TOP/uut/InstFSM File: /home/joao-cerqueira/Documents/ENGG56/q2_acumulator/TOP.v Line: 17
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ====== inicio da simulacao ======
# MEMORIA: Escreveu     7 no Endereco  7
# MEMORIA: Escreveu    14 no Endereco 15
# MEMORIA: Escreveu    70 no Endereco 23
# MEMORIA: Escreveu    35 no Endereco 31
# ====== verificacao dos primeiros resultados ======
# [PASS] Grupo 1 (End 7):     7 (Esperado 7)
# [PASS] Grupo 2 (End 15):    14 (Esperado 14)
# [PASS] Grupo 3 (End 23):    70 (Esperado 70)
# [PASS] Grupo 4 (End 31):    35 (Esperado 35)
# ====== fim dos primeiros resultados ======
# MEMORIA: Escreveu    21 no Endereco  7
# MEMORIA: Escreveu    77 no Endereco 15
# MEMORIA: Escreveu   133 no Endereco 23
# MEMORIA: Escreveu   189 no Endereco 31
# ====== verificacao dos segundos resultados(continuidade do ciclo, como demandado) ======
# [PASS] Grupo 1 (End 7):    21 (Esperado 21)
# [PASS] Grupo 2 (End 15):    77 (Esperado 77)
# [PASS] Grupo 3 (End 23):   133 (Esperado 133)
# [PASS] Grupo 4 (End 31):   189 (Esperado 189)
# ====== fim dos segundos resultados ======
# ** Note: $stop    : /home/joao-cerqueira/Documents/ENGG56/q2_acumulator/tb_TOP.v(116)
#    Time: 4910 ns  Iteration: 1  Instance: /tb_TOP
# Break in Module tb_TOP at /home/joao-cerqueira/Documents/ENGG56/q2_acumulator/tb_TOP.v line 116
# End time: 23:09:56 on Jan 04,2026, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
