{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 21:08:19 2020 " "Info: Processing started: Sat Dec 26 21:08:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off singlecpu -c singlecpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off singlecpu -c singlecpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "INSTCLOCK " "Info: Assuming node \"INSTCLOCK\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 320 24 192 336 "INSTCLOCK" "" } { 104 576 704 120 "INSTCLOCK" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "INSTCLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MEMCLK " "Info: Assuming node \"MEMCLK\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 272 24 192 288 "MEMCLK" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "INSTCLOCK memory sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|ram_block1a0~porta_address_reg0 memory sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[0\] 197.01 MHz 5.076 ns Internal " "Info: Clock \"INSTCLOCK\" has Internal fmax of 197.01 MHz between source memory \"sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[0\]\" (period= 5.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y14 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y14; Fanout = 32; MEM Node = 'sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tf31.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_tf31.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y14 14 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X17_Y14; Fanout = 14; MEM Node = 'sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_tf31.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_tf31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTCLOCK destination 2.994 ns + Shortest memory " "Info: + Shortest clock path from clock \"INSTCLOCK\" to destination memory is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns INSTCLOCK 1 CLK PIN_153 38 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_153; Fanout = 38; CLK Node = 'INSTCLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTCLOCK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 320 24 192 336 "INSTCLOCK" "" } { 104 576 704 120 "INSTCLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.708 ns) 2.994 ns sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y14 14 " "Info: 2: + IC(0.782 ns) + CELL(0.708 ns) = 2.994 ns; Loc. = M4K_X17_Y14; Fanout = 14; MEM Node = 'sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_tf31.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_tf31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 73.88 % ) " "Info: Total cell delay = 2.212 ns ( 73.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.12 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTCLOCK source 3.008 ns - Longest memory " "Info: - Longest clock path from clock \"INSTCLOCK\" to source memory is 3.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns INSTCLOCK 1 CLK PIN_153 38 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_153; Fanout = 38; CLK Node = 'INSTCLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTCLOCK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 320 24 192 336 "INSTCLOCK" "" } { 104 576 704 120 "INSTCLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.722 ns) 3.008 ns sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X17_Y14 32 " "Info: 2: + IC(0.782 ns) + CELL(0.722 ns) = 3.008 ns; Loc. = M4K_X17_Y14; Fanout = 32; MEM Node = 'sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tf31.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_tf31.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 74.00 % ) " "Info: Total cell delay = 2.226 ns ( 74.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.00 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.008 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.008 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_tf31.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_tf31.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_tf31.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_tf31.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.008 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst14\|dffe8:inst1\|inst13 register sc_cpu:inst\|dffe32:inst9\|dffe8:inst1\|inst 28.11 MHz 35.577 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 28.11 MHz between source register \"sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst14\|dffe8:inst1\|inst13\" and destination register \"sc_cpu:inst\|dffe32:inst9\|dffe8:inst1\|inst\" (period= 35.577 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "35.369 ns + Longest register register " "Info: + Longest register to register delay is 35.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst14\|dffe8:inst1\|inst13 1 REG LC_X24_Y7_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y7_N7; Fanout = 2; REG Node = 'sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst14\|dffe8:inst1\|inst13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 } "NODE_NAME" } } { "dffe8.bdf" "" { Schematic "D:/Desktop/rjxzcpro/dffe8.bdf" { { 336 616 680 416 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.590 ns) 1.373 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst13\|inst3~13 2 COMB LC_X23_Y7_N4 1 " "Info: 2: + IC(0.783 ns) + CELL(0.590 ns) = 1.373 ns; Loc. = LC_X23_Y7_N4; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst13\|inst3~13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~13 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.929 ns) + CELL(0.114 ns) 7.416 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst13\|inst3~15 3 COMB LC_X13_Y6_N5 1 " "Info: 3: + IC(5.929 ns) + CELL(0.114 ns) = 7.416 ns; Loc. = LC_X13_Y6_N5; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst13\|inst3~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.043 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~13 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~15 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.292 ns) 8.880 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst13\|inst3~16 4 COMB LC_X10_Y6_N4 1 " "Info: 4: + IC(1.172 ns) + CELL(0.292 ns) = 8.880 ns; Loc. = LC_X10_Y6_N4; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst13\|inst3~16'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~16 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 9.609 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst13\|inst3~19 5 COMB LC_X10_Y6_N9 3 " "Info: 5: + IC(0.437 ns) + CELL(0.292 ns) = 9.609 ns; Loc. = LC_X10_Y6_N9; Fanout = 3; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst13\|inst3~19'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~19 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(0.114 ns) 12.081 ns sc_cpu:inst\|mux2x32:inst6\|mux2x8:inst4\|mux2x1:inst13\|inst3~0 6 COMB LC_X9_Y12_N9 5 " "Info: 6: + IC(2.358 ns) + CELL(0.114 ns) = 12.081 ns; Loc. = LC_X9_Y12_N9; Fanout = 5; COMB Node = 'sc_cpu:inst\|mux2x32:inst6\|mux2x8:inst4\|mux2x1:inst13\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst13|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.292 ns) 14.781 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst13\|inst3~0 7 COMB LC_X21_Y11_N6 1 " "Info: 7: + IC(2.408 ns) + CELL(0.292 ns) = 14.781 ns; Loc. = LC_X21_Y11_N6; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst13\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst13|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.114 ns) 15.321 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst13\|inst3~1 8 COMB LC_X21_Y11_N0 3 " "Info: 8: + IC(0.426 ns) + CELL(0.114 ns) = 15.321 ns; Loc. = LC_X21_Y11_N0; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst13\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.442 ns) 17.605 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst4\|mux2x8:inst3\|mux2x1:inst13\|inst3~1 9 COMB LC_X27_Y15_N4 1 " "Info: 9: + IC(1.842 ns) + CELL(0.442 ns) = 17.605 ns; Loc. = LC_X27_Y15_N4; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst4\|mux2x8:inst3\|mux2x1:inst13\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.292 ns) 18.336 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst5\|mux2x8:inst3\|mux2x1:inst9\|inst3~0 10 COMB LC_X27_Y15_N5 1 " "Info: 10: + IC(0.439 ns) + CELL(0.292 ns) = 18.336 ns; Loc. = LC_X27_Y15_N5; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst5\|mux2x8:inst3\|mux2x1:inst9\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 18.879 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst5\|mux2x8:inst3\|mux2x1:inst9\|inst3~1 11 COMB LC_X27_Y15_N0 3 " "Info: 11: + IC(0.429 ns) + CELL(0.114 ns) = 18.879 ns; Loc. = LC_X27_Y15_N0; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst5\|mux2x8:inst3\|mux2x1:inst9\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.292 ns) 19.910 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst8\|mux2x8:inst3\|mux2x1:inst9\|inst3~1 12 COMB LC_X26_Y15_N7 3 " "Info: 12: + IC(0.739 ns) + CELL(0.292 ns) = 19.910 ns; Loc. = LC_X26_Y15_N7; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst8\|mux2x8:inst3\|mux2x1:inst9\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst9|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(0.292 ns) 23.052 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst10\|inst3~0 13 COMB LC_X9_Y11_N7 1 " "Info: 13: + IC(2.850 ns) + CELL(0.292 ns) = 23.052 ns; Loc. = LC_X9_Y11_N7; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst10\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst9|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.292 ns) 25.767 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst10\|inst3~1 14 COMB LC_X21_Y12_N2 1 " "Info: 14: + IC(2.423 ns) + CELL(0.292 ns) = 25.767 ns; Loc. = LC_X21_Y12_N2; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst10\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~0 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.114 ns) 27.741 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst10\|inst3~3 15 COMB LC_X16_Y11_N9 3 " "Info: 15: + IC(1.860 ns) + CELL(0.114 ns) = 27.741 ns; Loc. = LC_X16_Y11_N9; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst10\|inst3~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.974 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~3 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 28.759 ns sc_cpu:inst\|ALU:inst7\|zero:inst10\|inst6~1 16 COMB LC_X16_Y11_N7 1 " "Info: 16: + IC(0.428 ns) + CELL(0.590 ns) = 28.759 ns; Loc. = LC_X16_Y11_N7; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|zero:inst10\|inst6~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~3 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~1 } "NODE_NAME" } } { "zero.bdf" "" { Schematic "D:/Desktop/rjxzcpro/zero.bdf" { { 248 416 480 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.442 ns) 30.907 ns sc_cpu:inst\|ALU:inst7\|zero:inst10\|inst6~4 17 COMB LC_X20_Y14_N6 1 " "Info: 17: + IC(1.706 ns) + CELL(0.442 ns) = 30.907 ns; Loc. = LC_X20_Y14_N6; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|zero:inst10\|inst6~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { sc_cpu:inst|ALU:inst7|zero:inst10|inst6~1 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~4 } "NODE_NAME" } } { "zero.bdf" "" { Schematic "D:/Desktop/rjxzcpro/zero.bdf" { { 248 416 480 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.114 ns) 31.438 ns sc_cpu:inst\|ALU:inst7\|zero:inst10\|inst6~5 18 COMB LC_X20_Y14_N3 1 " "Info: 18: + IC(0.417 ns) + CELL(0.114 ns) = 31.438 ns; Loc. = LC_X20_Y14_N3; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|zero:inst10\|inst6~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { sc_cpu:inst|ALU:inst7|zero:inst10|inst6~4 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~5 } "NODE_NAME" } } { "zero.bdf" "" { Schematic "D:/Desktop/rjxzcpro/zero.bdf" { { 248 416 480 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.114 ns) 31.966 ns sc_cpu:inst\|ALU:inst7\|zero:inst10\|inst6~10 19 COMB LC_X20_Y14_N1 1 " "Info: 19: + IC(0.414 ns) + CELL(0.114 ns) = 31.966 ns; Loc. = LC_X20_Y14_N1; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|zero:inst10\|inst6~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { sc_cpu:inst|ALU:inst7|zero:inst10|inst6~5 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~10 } "NODE_NAME" } } { "zero.bdf" "" { Schematic "D:/Desktop/rjxzcpro/zero.bdf" { { 248 416 480 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 32.262 ns sc_cpu:inst\|Sc_cu:inst\|inst25~1 20 COMB LC_X20_Y14_N2 49 " "Info: 20: + IC(0.182 ns) + CELL(0.114 ns) = 32.262 ns; Loc. = LC_X20_Y14_N2; Fanout = 49; COMB Node = 'sc_cpu:inst\|Sc_cu:inst\|inst25~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|zero:inst10|inst6~10 sc_cpu:inst|Sc_cu:inst|inst25~1 } "NODE_NAME" } } { "Sc_cu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/Sc_cu.bdf" { { 640 240 304 720 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.292 ns) 34.197 ns sc_cpu:inst\|mux4x32:inst8\|mux2x32:inst3\|mux2x8:inst4\|mux2x1:inst\|inst3~0 21 COMB LC_X21_Y13_N1 1 " "Info: 21: + IC(1.643 ns) + CELL(0.292 ns) = 34.197 ns; Loc. = LC_X21_Y13_N1; Fanout = 1; COMB Node = 'sc_cpu:inst\|mux4x32:inst8\|mux2x32:inst3\|mux2x8:inst4\|mux2x1:inst\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { sc_cpu:inst|Sc_cu:inst|inst25~1 sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.738 ns) 35.369 ns sc_cpu:inst\|dffe32:inst9\|dffe8:inst1\|inst 22 REG LC_X21_Y13_N2 5 " "Info: 22: + IC(0.434 ns) + CELL(0.738 ns) = 35.369 ns; Loc. = LC_X21_Y13_N2; Fanout = 5; REG Node = 'sc_cpu:inst\|dffe32:inst9\|dffe8:inst1\|inst'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst|inst3~0 sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst } "NODE_NAME" } } { "dffe8.bdf" "" { Schematic "D:/Desktop/rjxzcpro/dffe8.bdf" { { 72 152 216 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.050 ns ( 17.11 % ) " "Info: Total cell delay = 6.050 ns ( 17.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "29.319 ns ( 82.89 % ) " "Info: Total interconnect delay = 29.319 ns ( 82.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.369 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~13 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst13|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst9|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~0 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~3 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~1 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~4 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~5 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~10 sc_cpu:inst|Sc_cu:inst|inst25~1 sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst|inst3~0 sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "35.369 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~13 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~15 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~16 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~19 {} sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst13|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst9|inst3~1 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~0 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~1 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~3 {} sc_cpu:inst|ALU:inst7|zero:inst10|inst6~1 {} sc_cpu:inst|ALU:inst7|zero:inst10|inst6~4 {} sc_cpu:inst|ALU:inst7|zero:inst10|inst6~5 {} sc_cpu:inst|ALU:inst7|zero:inst10|inst6~10 {} sc_cpu:inst|Sc_cu:inst|inst25~1 {} sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst|inst3~0 {} sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst {} } { 0.000ns 0.783ns 5.929ns 1.172ns 0.437ns 2.358ns 2.408ns 0.426ns 1.842ns 0.439ns 0.429ns 0.739ns 2.850ns 2.423ns 1.860ns 0.428ns 1.706ns 0.417ns 0.414ns 0.182ns 1.643ns 0.434ns } { 0.000ns 0.590ns 0.114ns 0.292ns 0.292ns 0.114ns 0.292ns 0.114ns 0.442ns 0.292ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.590ns 0.442ns 0.114ns 0.114ns 0.114ns 0.292ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.053 ns - Smallest " "Info: - Smallest clock skew is 0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.997 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns CLOCK 1 CLK PIN_29 1025 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_29; Fanout = 1025; CLK Node = 'CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.997 ns sc_cpu:inst\|dffe32:inst9\|dffe8:inst1\|inst 2 REG LC_X21_Y13_N2 5 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.997 ns; Loc. = LC_X21_Y13_N2; Fanout = 5; REG Node = 'sc_cpu:inst\|dffe32:inst9\|dffe8:inst1\|inst'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLOCK sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst } "NODE_NAME" } } { "dffe8.bdf" "" { Schematic "D:/Desktop/rjxzcpro/dffe8.bdf" { { 72 152 216 152 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.215 ns ( 73.91 % ) " "Info: Total cell delay = 2.215 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.09 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { CLOCK sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.997 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.944 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns CLOCK 1 CLK PIN_29 1025 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_29; Fanout = 1025; CLK Node = 'CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.944 ns sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst14\|dffe8:inst1\|inst13 2 REG LC_X24_Y7_N7 2 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.944 ns; Loc. = LC_X24_Y7_N7; Fanout = 2; REG Node = 'sc_cpu:inst\|regfile32x32:inst10\|reg32x32:inst\|dffe32:inst14\|dffe8:inst1\|inst13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 } "NODE_NAME" } } { "dffe8.bdf" "" { Schematic "D:/Desktop/rjxzcpro/dffe8.bdf" { { 336 616 680 416 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.215 ns ( 75.24 % ) " "Info: Total cell delay = 2.215 ns ( 75.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 24.76 % ) " "Info: Total interconnect delay = 0.729 ns ( 24.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.504ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { CLOCK sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.997 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.711ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.504ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "dffe8.bdf" "" { Schematic "D:/Desktop/rjxzcpro/dffe8.bdf" { { 336 616 680 416 "inst13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dffe8.bdf" "" { Schematic "D:/Desktop/rjxzcpro/dffe8.bdf" { { 72 152 216 152 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.369 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~13 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst13|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst9|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~0 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~3 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~1 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~4 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~5 sc_cpu:inst|ALU:inst7|zero:inst10|inst6~10 sc_cpu:inst|Sc_cu:inst|inst25~1 sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst|inst3~0 sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "35.369 ns" { sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~13 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~15 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~16 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13|inst3~19 {} sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst13|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst9|inst3~1 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~0 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~1 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10|inst3~3 {} sc_cpu:inst|ALU:inst7|zero:inst10|inst6~1 {} sc_cpu:inst|ALU:inst7|zero:inst10|inst6~4 {} sc_cpu:inst|ALU:inst7|zero:inst10|inst6~5 {} sc_cpu:inst|ALU:inst7|zero:inst10|inst6~10 {} sc_cpu:inst|Sc_cu:inst|inst25~1 {} sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst|inst3~0 {} sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst {} } { 0.000ns 0.783ns 5.929ns 1.172ns 0.437ns 2.358ns 2.408ns 0.426ns 1.842ns 0.439ns 0.429ns 0.739ns 2.850ns 2.423ns 1.860ns 0.428ns 1.706ns 0.417ns 0.414ns 0.182ns 1.643ns 0.434ns } { 0.000ns 0.590ns 0.114ns 0.292ns 0.292ns 0.114ns 0.292ns 0.114ns 0.442ns 0.292ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.590ns 0.442ns 0.114ns 0.114ns 0.114ns 0.292ns 0.738ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { CLOCK sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.997 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|dffe32:inst9|dffe8:inst1|inst {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.711ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~out0 {} sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1|inst13 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.504ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MEMCLK memory sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_address_reg0 memory sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|q_a\[31\] 197.01 MHz 5.076 ns Internal " "Info: Clock \"MEMCLK\" has Internal fmax of 197.01 MHz between source memory \"sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_address_reg0\" and destination memory \"sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|q_a\[31\]\" (period= 5.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_address_reg0 1 MEM M4K_X17_Y12 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y12; Fanout = 14; MEM Node = 'sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 719 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|q_a\[31\] 2 MEM M4K_X17_Y12 2 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X17_Y12; Fanout = 2; MEM Node = 'sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|q_a\[31\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] } "NODE_NAME" } } { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MEMCLK destination 2.974 ns + Shortest memory " "Info: + Shortest clock path from clock \"MEMCLK\" to destination memory is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns MEMCLK 1 CLK PIN_28 108 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_28; Fanout = 108; CLK Node = 'MEMCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMCLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 272 24 192 288 "MEMCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.708 ns) 2.974 ns sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|q_a\[31\] 2 MEM M4K_X17_Y12 2 " "Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.974 ns; Loc. = M4K_X17_Y12; Fanout = 2; MEM Node = 'sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|q_a\[31\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] } "NODE_NAME" } } { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 74.38 % ) " "Info: Total cell delay = 2.212 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MEMCLK source 2.988 ns - Longest memory " "Info: - Longest clock path from clock \"MEMCLK\" to source memory is 2.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns MEMCLK 1 CLK PIN_28 108 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_28; Fanout = 108; CLK Node = 'MEMCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMCLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 272 24 192 288 "MEMCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.722 ns) 2.988 ns sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_address_reg0 2 MEM M4K_X17_Y12 14 " "Info: 2: + IC(0.762 ns) + CELL(0.722 ns) = 2.988 ns; Loc. = M4K_X17_Y12; Fanout = 14; MEM Node = 'sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_address_reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 719 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 74.50 % ) " "Info: Total cell delay = 2.226 ns ( 74.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.50 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 719 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|q_a[31] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_address_reg0 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a17~porta_we_reg CLOCK MEMCLK 3.946 ns memory " "Info: tsu for memory \"sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a17~porta_we_reg\" (data pin = \"CLOCK\", clock pin = \"MEMCLK\") is 3.946 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.841 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns CLOCK 1 CLK PIN_29 1025 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_29; Fanout = 1025; CLK Node = 'CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.292 ns) 3.175 ns sc_datamem:inst2\|inst5 2 COMB LC_X25_Y16_N9 2 " "Info: 2: + IC(1.379 ns) + CELL(0.292 ns) = 3.175 ns; Loc. = LC_X25_Y16_N9; Fanout = 2; COMB Node = 'sc_datamem:inst2\|inst5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { CLOCK sc_datamem:inst2|inst5 } "NODE_NAME" } } { "sc_datamem.bdf" "" { Schematic "D:/Desktop/rjxzcpro/sc_datamem.bdf" { { 192 16 80 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.239 ns) + CELL(0.427 ns) 6.841 ns sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a17~porta_we_reg 3 MEM M4K_X17_Y12 0 " "Info: 3: + IC(3.239 ns) + CELL(0.427 ns) = 6.841 ns; Loc. = M4K_X17_Y12; Fanout = 0; MEM Node = 'sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a17~porta_we_reg'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { sc_datamem:inst2|inst5 sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 411 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.223 ns ( 32.50 % ) " "Info: Total cell delay = 2.223 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 67.50 % ) " "Info: Total interconnect delay = 4.618 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.841 ns" { CLOCK sc_datamem:inst2|inst5 sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.841 ns" { CLOCK {} CLOCK~out0 {} sc_datamem:inst2|inst5 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg {} } { 0.000ns 0.000ns 1.379ns 3.239ns } { 0.000ns 1.504ns 0.292ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 411 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MEMCLK destination 2.988 ns - Shortest memory " "Info: - Shortest clock path from clock \"MEMCLK\" to destination memory is 2.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns MEMCLK 1 CLK PIN_28 108 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_28; Fanout = 108; CLK Node = 'MEMCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMCLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 272 24 192 288 "MEMCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.722 ns) 2.988 ns sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a17~porta_we_reg 2 MEM M4K_X17_Y12 0 " "Info: 2: + IC(0.762 ns) + CELL(0.722 ns) = 2.988 ns; Loc. = M4K_X17_Y12; Fanout = 0; MEM Node = 'sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a17~porta_we_reg'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 411 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 74.50 % ) " "Info: Total cell delay = 2.226 ns ( 74.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.50 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.841 ns" { CLOCK sc_datamem:inst2|inst5 sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.841 ns" { CLOCK {} CLOCK~out0 {} sc_datamem:inst2|inst5 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg {} } { 0.000ns 0.000ns 1.379ns 3.239ns } { 0.000ns 1.504ns 0.292ns 0.427ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a17~porta_we_reg {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INSTCLOCK ALUOUT\[21\] sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[19\] 51.650 ns memory " "Info: tco from clock \"INSTCLOCK\" to destination pin \"ALUOUT\[21\]\" through memory \"sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[19\]\" is 51.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTCLOCK source 2.994 ns + Longest memory " "Info: + Longest clock path from clock \"INSTCLOCK\" to source memory is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns INSTCLOCK 1 CLK PIN_153 38 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_153; Fanout = 38; CLK Node = 'INSTCLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTCLOCK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 320 24 192 336 "INSTCLOCK" "" } { 104 576 704 120 "INSTCLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.708 ns) 2.994 ns sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[19\] 2 MEM M4K_X17_Y14 197 " "Info: 2: + IC(0.782 ns) + CELL(0.708 ns) = 2.994 ns; Loc. = M4K_X17_Y14; Fanout = 197; MEM Node = 'sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[19\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] } "NODE_NAME" } } { "db/altsyncram_tf31.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_tf31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 73.88 % ) " "Info: Total cell delay = 2.212 ns ( 73.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.12 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_tf31.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_tf31.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "48.006 ns + Longest memory pin " "Info: + Longest memory to pin delay is 48.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[19\] 1 MEM M4K_X17_Y14 197 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y14; Fanout = 197; MEM Node = 'sc_instmem:inst4\|lpm_rom2:inst\|altsyncram:altsyncram_component\|altsyncram_tf31:auto_generated\|q_a\[19\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] } "NODE_NAME" } } { "db/altsyncram_tf31.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_tf31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.070 ns) + CELL(0.292 ns) 6.466 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst9\|inst3~2 2 COMB LC_X14_Y8_N2 48 " "Info: 2: + IC(6.070 ns) + CELL(0.292 ns) = 6.466 ns; Loc. = LC_X14_Y8_N2; Fanout = 48; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst\|mux2x1:inst9\|inst3~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.048 ns) + CELL(0.590 ns) 16.104 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst11\|inst3~14 3 COMB LC_X19_Y8_N8 1 " "Info: 3: + IC(9.048 ns) + CELL(0.590 ns) = 16.104 ns; Loc. = LC_X19_Y8_N8; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst11\|inst3~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.638 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~14 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.400 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst11\|inst3~15 4 COMB LC_X19_Y8_N9 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 16.400 ns; Loc. = LC_X19_Y8_N9; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst11\|inst3~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~14 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~15 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.442 ns) 18.898 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst11\|inst3~16 5 COMB LC_X12_Y11_N9 1 " "Info: 5: + IC(2.056 ns) + CELL(0.442 ns) = 18.898 ns; Loc. = LC_X12_Y11_N9; Fanout = 1; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst11\|inst3~16'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~16 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.292 ns) 21.278 ns sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst11\|inst3~19 6 COMB LC_X9_Y6_N6 3 " "Info: 6: + IC(2.088 ns) + CELL(0.292 ns) = 21.278 ns; Loc. = LC_X9_Y6_N6; Fanout = 3; COMB Node = 'sc_cpu:inst\|regfile32x32:inst10\|mux32x32:inst3\|mux2x32:inst19\|mux2x8:inst4\|mux2x1:inst11\|inst3~19'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~19 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.114 ns) 23.294 ns sc_cpu:inst\|mux2x32:inst6\|mux2x8:inst4\|mux2x1:inst11\|inst3~0 7 COMB LC_X14_Y5_N6 5 " "Info: 7: + IC(1.902 ns) + CELL(0.114 ns) = 23.294 ns; Loc. = LC_X14_Y5_N6; Fanout = 5; COMB Node = 'sc_cpu:inst\|mux2x32:inst6\|mux2x8:inst4\|mux2x1:inst11\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst11|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.236 ns) + CELL(0.292 ns) 26.822 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst11\|inst3~0 8 COMB LC_X27_Y12_N8 1 " "Info: 8: + IC(3.236 ns) + CELL(0.292 ns) = 26.822 ns; Loc. = LC_X27_Y12_N8; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst11\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 27.559 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst11\|inst3~1 9 COMB LC_X27_Y12_N9 2 " "Info: 9: + IC(0.445 ns) + CELL(0.292 ns) = 27.559 ns; Loc. = LC_X27_Y12_N9; Fanout = 2; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst3\|mux2x8:inst3\|mux2x1:inst11\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.114 ns) 28.886 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst4\|mux2x8:inst2\|mux2x1:inst11\|inst3~0 10 COMB LC_X27_Y13_N3 1 " "Info: 10: + IC(1.213 ns) + CELL(0.114 ns) = 28.886 ns; Loc. = LC_X27_Y13_N3; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst4\|mux2x8:inst2\|mux2x1:inst11\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 29.182 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst4\|mux2x8:inst2\|mux2x1:inst11\|inst3~1 11 COMB LC_X27_Y13_N4 3 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 29.182 ns; Loc. = LC_X27_Y13_N4; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst4\|mux2x8:inst2\|mux2x1:inst11\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.442 ns) 30.827 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst5\|mux2x8:inst2\|mux2x1:inst11\|inst3~1 12 COMB LC_X26_Y15_N5 3 " "Info: 12: + IC(1.203 ns) + CELL(0.442 ns) = 30.827 ns; Loc. = LC_X26_Y15_N5; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst5\|mux2x8:inst2\|mux2x1:inst11\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst11|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.292 ns) 33.524 ns sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst8\|mux2x8:inst2\|mux2x1:inst11\|inst3~1 13 COMB LC_X16_Y17_N3 3 " "Info: 13: + IC(2.405 ns) + CELL(0.292 ns) = 33.524 ns; Loc. = LC_X16_Y17_N3; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|shift:inst8\|mux2x32:inst8\|mux2x8:inst2\|mux2x1:inst11\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst11|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.292 ns) 35.379 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst2\|mux2x1:inst12\|inst3~0 14 COMB LC_X10_Y17_N5 1 " "Info: 14: + IC(1.563 ns) + CELL(0.292 ns) = 35.379 ns; Loc. = LC_X10_Y17_N5; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst2\|mux2x1:inst12\|inst3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~0 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.114 ns) 37.120 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst2\|mux2x1:inst12\|inst3~1 15 COMB LC_X14_Y14_N5 1 " "Info: 15: + IC(1.627 ns) + CELL(0.114 ns) = 37.120 ns; Loc. = LC_X14_Y14_N5; Fanout = 1; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst2\|mux2x1:inst12\|inst3~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~0 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~1 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.292 ns) 38.688 ns sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst2\|mux2x1:inst12\|inst3~3 16 COMB LC_X15_Y15_N1 3 " "Info: 16: + IC(1.276 ns) + CELL(0.292 ns) = 38.688 ns; Loc. = LC_X15_Y15_N1; Fanout = 3; COMB Node = 'sc_cpu:inst\|ALU:inst7\|mux4x32:inst9\|mux2x32:inst3\|mux2x8:inst2\|mux2x1:inst12\|inst3~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~3 } "NODE_NAME" } } { "mux2x1.bdf" "" { Schematic "D:/Desktop/rjxzcpro/mux2x1.bdf" { { 88 568 632 136 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.937 ns) + CELL(2.381 ns) 48.006 ns ALUOUT\[21\] 17 PIN PIN_162 0 " "Info: 17: + IC(6.937 ns) + CELL(2.381 ns) = 48.006 ns; Loc. = PIN_162; Fanout = 0; PIN Node = 'ALUOUT\[21\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.318 ns" { sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~3 ALUOUT[21] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 328 1088 1264 344 "ALUOUT\[31..0\]" "" } { 192 512 696 208 "ALUOUT\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.573 ns ( 13.69 % ) " "Info: Total cell delay = 6.573 ns ( 13.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "41.433 ns ( 86.31 % ) " "Info: Total interconnect delay = 41.433 ns ( 86.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.006 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~14 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~0 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~3 ALUOUT[21] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "48.006 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~14 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~15 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~16 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~19 {} sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst11|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst11|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst11|inst3~1 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~0 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~1 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~3 {} ALUOUT[21] {} } { 0.000ns 6.070ns 9.048ns 0.182ns 2.056ns 2.088ns 1.902ns 3.236ns 0.445ns 1.213ns 0.182ns 1.203ns 2.405ns 1.563ns 1.627ns 1.276ns 6.937ns } { 0.104ns 0.292ns 0.590ns 0.114ns 0.442ns 0.292ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.442ns 0.292ns 0.292ns 0.114ns 0.292ns 2.381ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { INSTCLOCK sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { INSTCLOCK {} INSTCLOCK~out0 {} sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.504ns 0.708ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.006 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~14 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~15 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~16 sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~19 sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~0 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst11|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~0 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~1 sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~3 ALUOUT[21] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "48.006 ns" { sc_instmem:inst4|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_tf31:auto_generated|q_a[19] {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9|inst3~2 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~14 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~15 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~16 {} sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11|inst3~19 {} sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst11|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~0 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst11|inst3~1 {} sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst11|inst3~1 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~0 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~1 {} sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12|inst3~3 {} ALUOUT[21] {} } { 0.000ns 6.070ns 9.048ns 0.182ns 2.056ns 2.088ns 1.902ns 3.236ns 0.445ns 1.213ns 0.182ns 1.203ns 2.405ns 1.563ns 1.627ns 1.276ns 6.937ns } { 0.104ns 0.292ns 0.590ns 0.114ns 0.442ns 0.292ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.442ns 0.292ns 0.292ns 0.114ns 0.292ns 2.381ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_we_reg CLOCK MEMCLK -2.876 ns memory " "Info: th for memory \"sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_we_reg\" (data pin = \"CLOCK\", clock pin = \"MEMCLK\") is -2.876 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MEMCLK destination 2.988 ns + Longest memory " "Info: + Longest clock path from clock \"MEMCLK\" to destination memory is 2.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns MEMCLK 1 CLK PIN_28 108 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_28; Fanout = 108; CLK Node = 'MEMCLK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMCLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 272 24 192 288 "MEMCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.722 ns) 2.988 ns sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_we_reg 2 MEM M4K_X17_Y12 0 " "Info: 2: + IC(0.762 ns) + CELL(0.722 ns) = 2.988 ns; Loc. = M4K_X17_Y12; Fanout = 0; MEM Node = 'sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_we_reg'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 719 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 74.50 % ) " "Info: Total cell delay = 2.226 ns ( 74.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.50 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.055 ns + " "Info: + Micro hold delay of destination is 0.055 ns" {  } { { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 719 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.919 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.504 ns) 1.504 ns CLOCK 1 CLK PIN_29 1025 " "Info: 1: + IC(0.000 ns) + CELL(1.504 ns) = 1.504 ns; Loc. = PIN_29; Fanout = 1025; CLK Node = 'CLOCK'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "D:/Desktop/rjxzcpro/cpu.bdf" { { 168 40 208 184 "CLOCK" "" } { 224 568 696 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.292 ns) 3.175 ns sc_datamem:inst2\|inst5 2 COMB LC_X25_Y16_N9 2 " "Info: 2: + IC(1.379 ns) + CELL(0.292 ns) = 3.175 ns; Loc. = LC_X25_Y16_N9; Fanout = 2; COMB Node = 'sc_datamem:inst2\|inst5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { CLOCK sc_datamem:inst2|inst5 } "NODE_NAME" } } { "sc_datamem.bdf" "" { Schematic "D:/Desktop/rjxzcpro/sc_datamem.bdf" { { 192 16 80 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(0.427 ns) 5.919 ns sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_we_reg 3 MEM M4K_X17_Y12 0 " "Info: 3: + IC(2.317 ns) + CELL(0.427 ns) = 5.919 ns; Loc. = M4K_X17_Y12; Fanout = 0; MEM Node = 'sc_datamem:inst2\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_c1b1:auto_generated\|ram_block1a31~porta_we_reg'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { sc_datamem:inst2|inst5 sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_c1b1.tdf" "" { Text "D:/Desktop/rjxzcpro/db/altsyncram_c1b1.tdf" 719 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.223 ns ( 37.56 % ) " "Info: Total cell delay = 2.223 ns ( 37.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.696 ns ( 62.44 % ) " "Info: Total interconnect delay = 3.696 ns ( 62.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { CLOCK sc_datamem:inst2|inst5 sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.919 ns" { CLOCK {} CLOCK~out0 {} sc_datamem:inst2|inst5 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg {} } { 0.000ns 0.000ns 1.379ns 2.317ns } { 0.000ns 1.504ns 0.292ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { MEMCLK sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { MEMCLK {} MEMCLK~out0 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.504ns 0.722ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { CLOCK sc_datamem:inst2|inst5 sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.919 ns" { CLOCK {} CLOCK~out0 {} sc_datamem:inst2|inst5 {} sc_datamem:inst2|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_c1b1:auto_generated|ram_block1a31~porta_we_reg {} } { 0.000ns 0.000ns 1.379ns 2.317ns } { 0.000ns 1.504ns 0.292ns 0.427ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 21:08:21 2020 " "Info: Processing ended: Sat Dec 26 21:08:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
