<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="The RISC-V port for the R3 kernel."><meta name="keywords" content="rust, rustlang, rust-lang, r3_port_riscv"><title>r3_port_riscv - Rust</title><link rel="stylesheet" type="text/css" href="../normalize.css"><link rel="stylesheet" type="text/css" href="../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../ayu.css" disabled ><script id="default-settings"></script><script src="../storage.js"></script><script src="../crates.js"></script><noscript><link rel="stylesheet" href="../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../favicon.svg">
<link rel="alternate icon" type="image/png" href="../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../r3_port_riscv/index.html'><div class='logo-container rust-logo'><img src='../rust-logo.png' alt='logo'></div></a><p class="location">Crate r3_port_riscv</p><div class="block version"><p>Version 0.1.1</p></div><div class="sidebar-elems"><a id="all-types" href="all.html"><p>See all r3_port_riscv's items</p></a><div class="block items"><ul><li><a href="#macros">Macros</a></li><li><a href="#constants">Constants</a></li><li><a href="#traits">Traits</a></li></ul></div><p class="location"></p><div id="sidebar-vars" data-name="r3_port_riscv" data-ty="mod" data-relpath="../"></div></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../settings.html"><img src="../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Crate <a class="mod" href="">r3_port_riscv</a></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../src/r3_port_riscv/lib.rs.html#1-229" title="goto source code">[src]</a></span></h1><div class="docblock"><p>The RISC-V port for <a href="../r3/index.html">the R3 kernel</a>.</p>
<h1 id="startup-code" class="section-header"><a href="#startup-code">Startup code</a></h1>
<p><a href="../r3_port_riscv/macro.use_rt.html" title="use_rt!"><code>use_rt!</code></a> hooks up the entry points (<a href="../r3_port_riscv/trait.EntryPoint.html" title="EntryPoint"><code>EntryPoint</code></a>) using <code>#[</code>[<code>::riscv_rt::entry</code>]<code>]</code>. If this is not desirable for some reason, you can opt not to use it and call the entry points in other ways.</p>
<h1 id="interrupts" class="section-header"><a href="#interrupts">Interrupts</a></h1>
<p>This port supports the basic interrupt handling model from the RISC-V specification.</p>
<p>Other interrupt handling models such as <a href="https://github.com/riscv/riscv-fast-interrupt">RISC-V Core-Local Interrupt Controller</a> are not supported.</p>
<h2 id="local-interrupts" class="section-header"><a href="#local-interrupts">Local Interrupts</a></h2>
<p>The first few interrupt numbers are allocated for interrupts defined by the RISC-V privileged architecture (Machine software interrupts, timer interrupts, and external interrupts), which we collectively call <strong>local interrupts</strong>. The <a href="../r3/kernel/interrupt/struct.InterruptHandler.html">second-level interrupt handlers</a> for these interrupt numbers are called with their respective interrupts disabled (<code>mie.M[STE]IE = 0</code>) and global interrupts enabled (<code>mstatus.MIE = 1</code>).</p>
<table><thead><tr><th>Interrupt Type</th><th>Interrupt Number</th><th>Can <a href="../r3/kernel/interrupt/struct.InterruptLine.html#method.pend">Pend</a>?</th></tr></thead><tbody>
<tr><td>Software</td><td><a href="../r3_port_riscv/constant.INTERRUPT_SOFTWARE.html" title="INTERRUPT_SOFTWARE"><code>INTERRUPT_SOFTWARE</code></a></td><td>Yes</td></tr>
<tr><td>Timer</td><td><a href="../r3_port_riscv/constant.INTERRUPT_TIMER.html" title="INTERRUPT_TIMER"><code>INTERRUPT_TIMER</code></a></td><td>No</td></tr>
<tr><td>External</td><td><a href="../r3_port_riscv/constant.INTERRUPT_EXTERNAL.html" title="INTERRUPT_EXTERNAL"><code>INTERRUPT_EXTERNAL</code></a></td><td>No</td></tr>
</tbody></table>
<p>The local interrupts <strong>follow a fixed priority scheme</strong> in which they are handled in the following decreasing priority order: External, Software, Timer. Interrupts with a higher priority can preempt lower ones, but not the other way. This is realized by carefully controlling the enable bits in the top-level interrupt handler.</p>
<p>The interrupt handler of a particular interrupt number can re-enable the interrupts of the said interrupt number to allow re-entry by preemption (this is useful for external interrupts, which usually have multiple interrupt sources with varying priorities).</p>
<p>The local interrupts are always enabled from an API point of view. <strong><a href="../r3/kernel/interrupt/struct.InterruptLine.html#method.disable"><code>InterruptLine::disable</code></a> will always return <a href="../r3/kernel/error/enum.EnableInterruptLineError.html#variant.NotSupported"><code>NotSupported</code></a></strong>.</p>
<div class="admonition-follows"></div>
<blockquote>
<p><strong>Rationale:</strong> Because their enable bits are toggled frequently in the top-level interrupt handler, removing the ability to disable these interrupts simplifies the implementation and reduces interupt latency. This should pose no problems for most cases.</p>
</blockquote>
<p>The local interrupts are always <a href="../r3/index.html#interrupt-handling-framework"><em>managed</em></a>. This is because CPU Lock is currently mapped to <code>mstatus.MIE</code> (global interrupt-enable).</p>
<h2 id="interrupt-controller" class="section-header"><a href="#interrupt-controller">Interrupt Controller</a></h2>
<p>The remaining interrupt numbers (≥ <a href="../r3_port_riscv/constant.INTERRUPT_PLATFORM_START.html" title="INTERRUPT_PLATFORM_START"><code>INTERRUPT_PLATFORM_START</code></a>) are controlled by <strong>an interrupt controller driver</strong>.</p>
<p><span class="center"><img src="data:image/svg+xml;base64,<svg class="bob" font-family="'Source Code Pro','Andale Mono','Segoe UI Mono','Dejavu Sans Mono',monospace" font-size="14" height="256" width="680" xmlns="http://www.w3.org/2000/svg">
<defs>
<marker id="triangle" markerHeight="8" markerWidth="8" orient="auto" refX="4" refY="2" viewBox="0 0 8 4">
<polygon class="fg_fill" points="0,0 0,4 8,2 0,0"/>
</marker>
<marker id="clear_triangle" markerHeight="10" markerWidth="10" orient="auto" refX="1" refY="7" viewBox="0 0 20 14">
<polygon class="bg_fill" points="2,2 2,12 18,7 2,2"/>
</marker>
<marker id="circle" markerHeight="5" markerWidth="5" orient="auto" refX="10" refY="10" viewBox="0 0 20 20">
<circle class="fg_fill" cx="10" cy="10" r="8"/>
</marker>
<marker id="square" markerHeight="5" markerWidth="5" orient="auto" refX="10" refY="10" viewBox="0 0 20 20">
<rect class="fg_fill" height="20" width="20" x="0" y="0"/>
</marker>
<marker id="open_circle" markerHeight="10" markerWidth="10" orient="auto" refX="10" refY="10" viewBox="0 0 20 20">
<circle class="bg_fill" cx="10" cy="10" r="4"/>
</marker>
<marker id="big_open_circle" markerHeight="20" markerWidth="20" orient="auto" refX="20" refY="20" viewBox="0 0 40 40">
<circle class="bg_fill" cx="20" cy="20" r="6"/>
</marker>
</defs>
<style type="text/css">

rect.backdrop {
    fill: white;
}
text{
    fill: black;
}

circle {
    fill: none;
    stroke: black;
    stroke-width: 1;
}

line {
    stroke: black;
    stroke-width: 1;
    stroke-opacity: 1;
    fill-opacity: 1;
    stroke-linecap: round;
    stroke-linejoin: miter;
}

path {
    fill: none;
    stroke: black;
    stroke-width: 1;
    stroke-opacity: 1;
    fill-opacity: 1;
    stroke-linecap: round;
    stroke-linejoin: miter;
}

line.dashed {
    stroke-dasharray: 5;
}

.fg_fill {
    fill: black;
}


.bg_fill {
    fill: white;
    stroke: black;
    stroke-width: 1;
}

tspan.head{
    fill: none;
    stroke: none;
}
    
</style>
<rect class="backdrop" height="256" width="680" x="0" y="0"/>
<g>
<line x1="20" x2="20" y1="108" y2="132"/>
<path d="M 20 132 A 4 4 0 0 0 24 136"/>
<path d="M 24 104 A 4 4 0 0 0 20 108"/>
</g>
<g>
<line x1="24" x2="112" y1="104" y2="104"/>
<path d="M 116 108 A 4 4 0 0 0 112 104"/>
</g>
<g>
<line x1="24" x2="112" y1="136" y2="136"/>
<path d="M 112 136 A 4 4 0 0 0 116 132"/>
</g>
<g>
<line x1="116" x2="116" y1="108" y2="132"/>
</g>
<g>
<line x1="128" x2="148" y1="120" y2="120"/>
<line x1="148" x2="148" y1="92" y2="120"/>
<line x1="148" x2="148" y1="120" y2="148"/>
<line x1="148" x2="168" y1="120" y2="120"/>
<line x1="168" x2="176" y1="120" y2="120"/>
<line marker-end="url(#triangle)" x1="176" x2="196" y1="120" y2="120"/>
<path d="M 148 148 A 4 4 0 0 0 152 152"/>
<path d="M 152 88 A 4 4 0 0 0 148 92"/>
</g>
<g>
<line x1="152" x2="168" y1="88" y2="88"/>
<line x1="168" x2="176" y1="88" y2="88"/>
<line marker-end="url(#triangle)" x1="176" x2="196" y1="88" y2="88"/>
</g>
<g>
<line x1="152" x2="168" y1="152" y2="152"/>
<line x1="168" x2="176" y1="152" y2="152"/>
<line marker-end="url(#triangle)" x1="176" x2="196" y1="152" y2="152"/>
</g>
<g>
<line x1="172" x2="172" y1="28" y2="80"/>
<path d="M 172 96 A 10 10 0 0 0 172 80"/>
<path d="M 176 24 A 4 4 0 0 0 172 28"/>
</g>
<g>
<line x1="172" x2="172" y1="96" y2="112"/>
<path d="M 172 128 A 10 10 0 0 0 172 112"/>
</g>
<g>
<line x1="172" x2="172" y1="128" y2="144"/>
<path d="M 172 160 A 10 10 0 0 0 172 144"/>
</g>
<g>
<line x1="172" x2="172" y1="160" y2="180"/>
<path d="M 172 180 A 4 4 0 0 0 176 184"/>
</g>
<g>
<line x1="176" x2="672" y1="24" y2="24"/>
<path d="M 676 28 A 4 4 0 0 0 672 24"/>
</g>
<g>
<line marker-end="url(#triangle)" x1="176" x2="196" y1="184" y2="184"/>
</g>
<g>
<line x1="212" x2="212" y1="76" y2="104"/>
<line x1="212" x2="212" y1="104" y2="136"/>
<line x1="212" x2="244" y1="104" y2="104"/>
<line x1="212" x2="212" y1="136" y2="168"/>
<line x1="212" x2="244" y1="136" y2="136"/>
<line x1="212" x2="212" y1="168" y2="200"/>
<line x1="212" x2="244" y1="168" y2="168"/>
<line x1="212" x2="212" y1="200" y2="228"/>
<line x1="212" x2="244" y1="200" y2="200"/>
<line x1="244" x2="244" y1="72" y2="104"/>
<line x1="244" x2="376" y1="72" y2="72"/>
<line x1="244" x2="244" y1="104" y2="136"/>
<line x1="244" x2="380" y1="104" y2="104"/>
<line x1="244" x2="244" y1="136" y2="168"/>
<line x1="244" x2="380" y1="136" y2="136"/>
<line x1="244" x2="244" y1="168" y2="200"/>
<line x1="244" x2="380" y1="168" y2="168"/>
<line x1="244" x2="244" y1="200" y2="232"/>
<line x1="244" x2="380" y1="200" y2="200"/>
<line x1="244" x2="376" y1="232" y2="232"/>
<line x1="380" x2="380" y1="76" y2="104"/>
<line x1="380" x2="380" y1="104" y2="136"/>
<line x1="380" x2="380" y1="136" y2="168"/>
<line x1="380" x2="380" y1="168" y2="200"/>
<line x1="380" x2="380" y1="200" y2="228"/>
<path d="M 212 228 A 4 4 0 0 0 216 232"/>
<path d="M 216 72 A 4 4 0 0 0 212 76"/>
<path d="M 376 232 A 4 4 0 0 0 380 228"/>
<path d="M 380 76 A 4 4 0 0 0 376 72"/>
</g>
<g>
<line x1="216" x2="244" y1="72" y2="72"/>
</g>
<g>
<line x1="216" x2="244" y1="232" y2="232"/>
</g>
<g>
<line marker-end="url(#triangle)" x1="392" x2="436" y1="152" y2="152"/>
</g>
<g>
<line x1="392" x2="416" y1="184" y2="184"/>
<path d="M 420 188 A 4 4 0 0 0 416 184"/>
</g>
<g>
<line x1="420" x2="420" y1="188" y2="212"/>
<path d="M 420 212 A 4 4 0 0 0 424 216"/>
</g>
<g>
<line marker-end="url(#triangle)" x1="424" x2="452" y1="216" y2="216"/>
</g>
<g>
<line x1="452" x2="452" y1="140" y2="164"/>
<path d="M 452 164 A 4 4 0 0 0 456 168"/>
<path d="M 456 136 A 4 4 0 0 0 452 140"/>
</g>
<g>
<line x1="456" x2="632" y1="136" y2="136"/>
<path d="M 636 140 A 4 4 0 0 0 632 136"/>
</g>
<g>
<line x1="456" x2="632" y1="168" y2="168"/>
<path d="M 632 168 A 4 4 0 0 0 636 164"/>
</g>
<g>
<line x1="468" x2="468" y1="204" y2="244"/>
<path d="M 468 244 A 4 4 0 0 0 472 248"/>
<path d="M 472 200 A 4 4 0 0 0 468 204"/>
</g>
<g>
<line x1="472" x2="632" y1="200" y2="200"/>
<path d="M 636 204 A 4 4 0 0 0 632 200"/>
</g>
<g>
<line x1="472" x2="632" y1="248" y2="248"/>
<path d="M 632 248 A 4 4 0 0 0 636 244"/>
</g>
<g>
<line x1="636" x2="636" y1="140" y2="164"/>
</g>
<g>
<line x1="636" x2="636" y1="204" y2="244"/>
</g>
<g>
<line x1="648" x2="672" y1="152" y2="152"/>
<path d="M 672 152 A 4 4 0 0 0 676 148"/>
</g>
<g>
<line x1="676" x2="676" y1="28" y2="148"/>
</g>
<g>
<text x="33" y="124" textLength="72">
Top-Level
</text>
</g>
<g>
<text x="217" y="60" textLength="144">
INTERRUPT_HANDLERS
</text>
</g>
<g>
<text x="225" y="92" textLength="8">
0
</text>
</g>
<g>
<text x="225" y="124" textLength="8">
1
</text>
</g>
<g>
<text x="225" y="156" textLength="8">
2
</text>
</g>
<g>
<text x="225" y="188" textLength="8">
3
</text>
</g>
<g>
<text x="225" y="220" textLength="8">
4
</text>
</g>
<g>
<text x="257" y="92" textLength="64">
Software
</text>
</g>
<g>
<text x="257" y="124" textLength="40">
Timer
</text>
</g>
<g>
<text x="257" y="156" textLength="64">
External
</text>
</g>
<g>
<text x="257" y="188" textLength="16">
IC
</text>
</g>
<g>
<text x="257" y="220" textLength="16">
IC
</text>
</g>
<g>
<text x="281" y="188" textLength="72">
Interrupt
</text>
</g>
<g>
<text x="281" y="220" textLength="72">
Interrupt
</text>
</g>
<g>
<text x="361" y="188" textLength="8">
0
</text>
</g>
<g>
<text x="361" y="220" textLength="8">
1
</text>
</g>
<g>
<text x="433" y="124" textLength="72">
Interrupt
</text>
</g>
<g>
<text x="465" y="156" textLength="72">
Interrupt
</text>
</g>
<g>
<text x="481" y="220" textLength="72">
Interrupt
</text>
</g>
<g>
<text x="481" y="236" textLength="24">
for
</text>
</g>
<g>
<text x="513" y="124" textLength="80">
Controller
</text>
</g>
<g>
<text x="513" y="236" textLength="16">
IC
</text>
</g>
<g>
<text x="537" y="236" textLength="72">
Interrupt
</text>
</g>
<g>
<text x="545" y="156" textLength="80">
Dispatcher
</text>
</g>
<g>
<text x="561" y="220" textLength="56">
Handler
</text>
</g>
<g>
<text x="601" y="124" textLength="48">
Driver
</text>
</g>
<g>
<text x="617" y="236" textLength="8">
0
</text>
</g>
</svg>" alt="interrupts" /></span></p>
<p>Usually, there are more than one interrupt source connected to the external interrupt pin of a hart through an interrupt controller. An interrupt controller driver is responsible for determining the source of an external interrupt and dispatching the appropriate handler. At configuration time, it attaches an interrupt handler to <a href="../r3_port_riscv/constant.INTERRUPT_EXTERNAL.html" title="INTERRUPT_EXTERNAL"><code>INTERRUPT_EXTERNAL</code></a>. The interrupt handler, when called, queries the currently pending interrupt (let’s assume the interrupt number is <code>n</code>). It can set <code>mie.MEIE</code> to allow nested interrupts (assuming the underlying hardware supports that). Then it fetches the corresponding interrupt handler by indexing <a href="../r3/kernel/trait.KernelCfg2.html#associatedconstant.INTERRUPT_HANDLERS"><code>INTERRUPT_HANDLERS</code></a> by <code>n + INTERRUPT_PLATFORM_START</code> and calls that.</p>
<p>The <a href="../r3/kernel/trait.PortInterrupts.html"><code>PortInterrupts</code></a> implementation generated by <code>use_port!</code> delegates method calls to an interrupt controller driver through <a href="../r3_port_riscv/trait.InterruptController.html" title="InterruptController"><code>InterruptController</code></a> for these interrupt numbers.</p>
<p>Your system type should be combined with an interrupt controller driver by implementing <a href="../r3_port_riscv/trait.InterruptController.html" title="InterruptController"><code>InterruptController</code></a>. Most systems are equipped with <a href="https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc">Platform-Level Interrupt Controller (PLIC)</a>, whose driver is provided by <a href="../r3_port_riscv/macro.use_plic.html" title="use_plic!"><code>use_plic!</code></a>. PLIC does not support pending or clearing interrupt lines.</p>
<h1 id="emulation" class="section-header"><a href="#emulation">Emulation</a></h1><h2 id="lrsc-emulation" class="section-header"><a href="#lrsc-emulation"><code>LR</code>/<code>SC</code> Emulation</a></h2>
<p>The <strong><code>emulate-lr-sc</code></strong> Cargo feature enables the software emulation of the <code>lr</code> (load-reserved) and <code>sc</code> (store-conditional) instructions. This is useful for a target that supports atomic memory operations but doesn’t support these particular instructions, such as FE310. The following limitations should be kept in mind when using this feature:</p>
<ul>
<li>The software emulation is slow and non-preemptive (increases the worst-case interrupt latency).</li>
<li>The addition of the software emulation code introduces a non-negligible code size overhead.</li>
<li>It doesn’t do actual bus snooping and therefore it will behave incorrectly if there’s another bus master<!-- TODO: find a better, non-offensive word --> controlling the same memory address.</li>
<li>Instructions with <code>rd = sp</code> are not supported and will behave incorrectly. This shouldn’t be a problem in practice.</li>
<li>It doesn’t do actual bus snooping and can’t detect a conflicting memory write that doesn’t modify the memory contents. This shouldn’t be a problem for the atomic operations currently provided by the standard library.</li>
</ul>
<p><code>lr</code> and <code>sc</code> instructions are generated when the program uses atomic operations that aren’t covered by AMO instructions (e.g., <code>Atomic*::compare_and_swap</code>).</p>
<h2 id="mstatusmpie-maintenance" class="section-header"><a href="#mstatusmpie-maintenance"><code>mstatus.MPIE</code> Maintenance</a></h2>
<p>The <strong><code>maintain-pie</code></strong> Cargo feature enables the work-around for the hardware quirk where the <code>mret</code> instruction clears <code>mstatus.MPIE</code> in violation of the specification. This quirk is found in QEMU 4.2 and K210. The common symptom is methods returning <code>Err(BadContext)</code>.</p>
<h1 id="implementation" class="section-header"><a href="#implementation">Implementation</a></h1>
<p>The CPU Lock state is mapped to <code>mstatus.MIE</code> (global interrupt-enable). Unmanaged interrupts aren’t supported.</p>
<h2 id="context-state" class="section-header"><a href="#context-state">Context State</a></h2>
<p>The state of an interrupted thread is stored to the interrupted thread’s stack in the following form:</p>

<div class='information'><div class='tooltip ignore'>ⓘ</div></div><div class="example-wrap"><pre class="rust rust-example-rendered ignore">
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">struct</span> <span class="ident">ContextState</span> {
    <span class="comment">// Second-level state (SLS)</span>
    <span class="comment">// ------------------------</span>
    <span class="comment">//</span>
    <span class="comment">// Includes everything that is not included in the first-level state. These</span>
    <span class="comment">// are moved between memory and registers only when switching tasks.</span>

    <span class="comment">// SLS.HDR: Second-level state, header</span>
    <span class="comment">//</span>
    <span class="comment">// The `mstatus` field preserves the state of `mstatus.FS[1]`.</span>
    <span class="comment">// `mstatus.FS[0]` is assumed to `1`. This means `mstatus.FS` can only take</span>
    <span class="comment">// one of the following states: Initial and Dirty.</span>
    <span class="comment">// Irrelevant bits are don&#39;t-care (hence `_part`).</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;f&quot;</span>)]</span>
    <span class="ident">mstatus_part</span>: <span class="ident">usize</span>,

    <span class="comment">// SLS.F: Second-level state, FP registers</span>
    <span class="comment">//</span>
    <span class="comment">// This portion exists only if `mstatus.FS[1] != 0`.</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;f&quot;</span>)]</span>
    <span class="ident">f8</span>: [<span class="ident">FReg</span>; <span class="number">2</span>],  <span class="comment">// fs0-fs1</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;f&quot;</span>)]</span>
    <span class="ident">f18</span>: [<span class="ident">FReg</span>; <span class="number">10</span>], <span class="comment">// fs2-fs11</span>

    <span class="comment">// SLS.X: Second-level state, X registers</span>
    <span class="ident">x8</span>: <span class="ident">usize</span>,  <span class="comment">// s0/fp</span>
    <span class="ident">x9</span>: <span class="ident">usize</span>,  <span class="comment">// s1</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x18</span>: <span class="ident">usize</span>, <span class="comment">// s2</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x19</span>: <span class="ident">usize</span>, <span class="comment">// s3</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x20</span>: <span class="ident">usize</span>, <span class="comment">// s4</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x21</span>: <span class="ident">usize</span>, <span class="comment">// s5</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x22</span>: <span class="ident">usize</span>, <span class="comment">// s6</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x23</span>: <span class="ident">usize</span>, <span class="comment">// s7</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x24</span>: <span class="ident">usize</span>, <span class="comment">// s8</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x25</span>: <span class="ident">usize</span>, <span class="comment">// s9</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x26</span>: <span class="ident">usize</span>, <span class="comment">// s10</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;e&quot;</span>))]</span>
    <span class="ident">x27</span>: <span class="ident">usize</span>, <span class="comment">// s11</span>

    <span class="comment">// First-level state (FLS)</span>
    <span class="comment">// -----------------------</span>
    <span class="comment">//</span>
    <span class="comment">// This section is comprised of caller-saved registers. In an exception</span>
    <span class="comment">// handler, saving/restoring this set of registers at entry and exit allows</span>
    <span class="comment">// it to call Rust functions.</span>
    <span class="comment">//</span>
    <span class="comment">// The registers are ordered in the encoding order (rather than grouping</span>
    <span class="comment">// them by their purposes, as done by Linux and FreeBSD) to improve the</span>
    <span class="comment">// compression ratio very slightly when transmitting the code over a</span>
    <span class="comment">// network.</span>

    <span class="comment">// FLS.F: First-level state, FP registers</span>
    <span class="comment">//</span>
    <span class="comment">// This portion exists only if `mstatus.FS[1] != 0`.</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;f&quot;</span>)]</span>
    <span class="ident">f0</span>: [<span class="ident">FReg</span>; <span class="number">8</span>],  <span class="comment">// ft0-ft7</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;f&quot;</span>)]</span>
    <span class="ident">f10</span>: [<span class="ident">FReg</span>; <span class="number">8</span>], <span class="comment">// fa0-fa7</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">target_feature</span> <span class="op">=</span> <span class="string">&quot;f&quot;</span>)]</span>
    <span class="ident">f28</span>: [<span class="ident">FReg</span>; <span class="number">4</span>], <span class="comment">// ft8-ft11</span>
    <span class="ident">fcsr</span>: <span class="ident">usize</span>,
    <span class="ident">_pad</span>: [<span class="ident">u8</span>; (<span class="ident">max</span>(<span class="ident">FLEN</span>, <span class="ident">XLEN</span>) <span class="op">-</span> <span class="ident">XLEN</span>) <span class="op">/</span> <span class="number">8</span>],

    <span class="comment">// FLS.X: First-level state, X registers</span>
    <span class="ident">x1</span>: <span class="ident">usize</span>,  <span class="comment">// ra</span>
    <span class="ident">x5</span>: <span class="ident">usize</span>,  <span class="comment">// t0</span>
    <span class="ident">x6</span>: <span class="ident">usize</span>,  <span class="comment">// t1</span>
    <span class="ident">x7</span>: <span class="ident">usize</span>,  <span class="comment">// t2</span>
    <span class="ident">x10</span>: <span class="ident">usize</span>, <span class="comment">// a0</span>
    <span class="ident">x11</span>: <span class="ident">usize</span>, <span class="comment">// a1</span>
    <span class="ident">x12</span>: <span class="ident">usize</span>, <span class="comment">// a2</span>
    <span class="ident">x13</span>: <span class="ident">usize</span>, <span class="comment">// a3</span>
    <span class="ident">x14</span>: <span class="ident">usize</span>, <span class="comment">// a4</span>
    <span class="ident">x15</span>: <span class="ident">usize</span>, <span class="comment">// a5</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">e</span>))]</span>
    <span class="ident">x16</span>: <span class="ident">usize</span>, <span class="comment">// a6</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">e</span>))]</span>
    <span class="ident">x17</span>: <span class="ident">usize</span>, <span class="comment">// a7</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">e</span>))]</span>
    <span class="ident">x28</span>: <span class="ident">usize</span>, <span class="comment">// t3</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">e</span>))]</span>
    <span class="ident">x29</span>: <span class="ident">usize</span>, <span class="comment">// t4</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">e</span>))]</span>
    <span class="ident">x30</span>: <span class="ident">usize</span>, <span class="comment">// t5</span>
    <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">e</span>))]</span>
    <span class="ident">x31</span>: <span class="ident">usize</span>, <span class="comment">// t6</span>
    <span class="ident">pc</span>: <span class="ident">usize</span>, <span class="comment">// original program counter</span>
}</pre></div>
<p><code>x2</code> (<code>sp</code>) is stored in <a href="../r3/kernel/task/struct.TaskCb.html#structfield.port_task_state"><code>TaskCb::port_task_state</code></a>. The stored stack pointer is only aligned to word boundaries.</p>
<p>The idle task (the implicit task that runs when <code>*</code><a href="../r3/kernel/struct.State.html#method.running_task_ptr"><code>running_task_ptr</code></a><code>().is_none()</code>) always execute with <code>sp == 0</code>. For the idle task, saving and restoring the context store is essentially replaced with no-op or loads of hard-coded values. In particular, <code>pc</code> is always “restored” with the entry point of the idle task.</p>
<p>When a task is activated, a new context state is created inside the task’s stack. By default, only essential registers are preloaded with known values. The <strong><code>preload-registers</code></strong> Cargo feature enables preloading for all <code>x</code> registers, which might help in debugging at the cost of performance and code size.</p>
<p>The trap handler stores a first-level state directly below the current stack pointer. This means <strong>the stack pointer must be aligned to a <code>max(XLEN, FLEN)</code>-bit boundary all the time</strong>. This requirement is weaker than the standard ABI’s requirement, so it shouldn’t pose a problem for most cases.</p>
<h2 id="processor-modes" class="section-header"><a href="#processor-modes">Processor Modes</a></h2>
<p>All code executes in Machine mode. The value of <code>mstatus.MPP</code> is always <code>M</code> (<code>0b11</code>).</p>
<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->
<!--
FIXME: Work-around for `svgbobdoc` not supporting `#[doc(include = ...)]`
       or `rustdoc` not integrating `svgbob` yet ;)
       Related: <https://github.com/ivanceras/svgbob/issues/26>

```svgbob

                     ,--------------------------------------------------------------,
                     |                                                              |
                     |     "INTERRUPT_HANDLERS"                                     |
                     |    ,---+----------------,                                    |
                  ,--)-\> | 0 | Software       |                                    |
  ,-----------,   |  |    +---+----------------+                                    |
  | Top-Level | --+--)-\> | 1 | Timer          |      Interrupt Controller Driver   |
  '-----------'   |  |    +---+----------------+        ,----------------------,    |
                  '--)-\> | 2 | External       | ----\> | Interrupt Dispatcher | ---'
                     |    +---+----------------+        '----------------------'
                     '-\> | 3 | IC Interrupt 0 | ---,
                          +---+----------------+    |     ,--------------------,
                          | 4 | IC Interrupt 1 |    '--\> | Interrupt Handler  |
                          '---+----------------'          | for IC Interrupt 0 |
                                                          '--------------------'

```

The following data URI was generated by processing the above text through `svgbobdoc`. Make sure to replace `\>` with `->`.
-->
<style type="text/css">
/* Cover image, something that is definitely relevant to the subject */
.distractor {
    margin: 0 auto;
    max-width: 600px;
}
.distractor > a {
    display: block;
    background-size: cover;
    /* background: ...; — specified by inline style */
    /* padding-bottom: ...; — specified by inline style */
}

/* Table of contents */
.toc-header + ul {
    background: rgba(128, 128, 128, 0.1);
    margin: 1em 0; padding: 1em;
    width: 40%;
    min-width: 280px;
    border: 1px solid rgba(128, 128, 128, 0.2);
}
.toc-header + ul::before {
    content: "Contents";
    font-weight: bold;
}
.toc-header + ul ul { margin-bottom: 0; }
.toc-header + ul li { list-style: none; }

/* Poor man's admonition
 *
 * # Usage
 *
 * ## Normal
 *
 *     <div class="admonition-follows"></div>
 *
 *     > **Title:** lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum
 *     > lorem ipsum
 *
 * ## Collapsible
 *
 *     <div class="admonition-follows"></div>
 *
 *     > <details>
 *     > <summary>Title</summary>
 *     >
 *     > lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum
 *     >
 *     > </details>
 */
.admonition-follows + blockquote {
    background: rgba(128, 128, 128, 0.1) !important;
    margin: 1em !important; padding: 1em 1em 0 !important;
    color: inherit !important; overflow: hidden;
}
.admonition-follows + blockquote::after { /* collapsible padding */
    content: ""; display: block; margin-top: 1em;
}

.admonition-follows + blockquote summary {
    cursor: pointer;
    will-change: opacity;
    user-select: none;
    -webkit-user-select: none;
    font-weight: bold;
}
.admonition-follows + blockquote summary:not([open]):not(:hover) {
    opacity: 0.5;
}
.admonition-follows + blockquote summary + * {
    margin-top: 1em;
}

/* Display a warning if some Cargo features are disabled. */
.disabled-feature-warning > p > span:before { content: "Warning:"; font-weight: bold; }
.disabled-feature-warning > p > span:after { content: " This documentation was built without a "; }
.disabled-feature-warning > p > code:before { content: "--all-features"; }
.disabled-feature-warning > p:after { content: " build option. Some items might be missing."; }

/* Center an inline image
 *
 * # Usage
 *
 *    <span class="center">![kernel-traits]</span>
 *
 *    [kernel-traits]: data:image/svg+xml;base64,< super long base64 data >
 *
 * The image wouldn't render if `![kernel-traits]` were wrapped with `<center>`
 * because the Markdown processor doesn't do Markdown processing inside a block
 * element. On the other hand, it thinks `<span>` is an inline element (by
 * default), so markups inside `<span>` are processed.
 *
 * For diagrams processed by `::svgbobdoc`, just use `<center>`.
 */
span.center {
    display: block;
    text-align: center;
}

/* Add margins to SvgBob images */
span.center img, center img {
    border: 10px solid white;
}

/* Auto-invert SvgBob images in a dark theme */
body.theme-dark span.center img, body.theme-dark center img {
    filter: invert(88%);
}

body.theme-ayu span.center img, body.theme-ayu center img {
    filter: invert(89%) sepia(90%) hue-rotate(180deg);
}

/* FIXME: rustdoc's intra-doc processor generates a warning when it encounters a
   bracketed text with an unknown link target. This misfires for CSS attribute
   selectors. Make rustdoc happy by defining a fake link target. I'm not sure if
   it's worth reporting.

[open]: #dummy

*/
</style>
<script type="application/javascript">
<!--
// Monitors the current rustdoc theme and adds `.theme-NAME` to `<body>`
function initThemeMonitor() {
    if (typeof switchTheme !== 'function' ||
        typeof themeStyle !== 'object' ||
        typeof document.body.classList === 'undefined')
    {
        // Something is wrong, don't do anything
        return;
    }

    var currentClassName = null;
    function onApplyTheme(name) {
        if (currentClassName != null) {
            document.body.classList.remove(currentClassName);
        }
        currentClassName = "theme-" + name;
        document.body.classList.add(currentClassName);
    }

    var match = themeStyle.href.match(/([a-z]+)\.css$/);
    var currentStyle = (match && match[1]) || "light";
    onApplyTheme(currentStyle);

    // Intercept calls to `switchTheme`
    var originalSwitchTheme = switchTheme;
    switchTheme = function (_0, _1, newTheme) {
        onApplyTheme(newTheme);
        originalSwitchTheme.apply(this, arguments);
    };
}

if (document.readyState === 'interactive' || document.readyState === 'complete') {
    initThemeMonitor();
} else {
    document.addEventListener('DOMContentLoaded', initThemeMonitor);
}
-->
</script></div><h2 id="macros" class="section-header"><a href="#macros">Macros</a></h2>
<table><tr class="module-item"><td><a class="macro" href="macro.use_plic.html" title="r3_port_riscv::use_plic macro">use_plic</a></td><td class="docblock-short"><p>Implement <a href="../r3_port_riscv/trait.InterruptController.html"><code>InterruptController</code></a> and <a href="../r3_port_riscv/trait.Plic.html" title="Plic"><code>Plic</code></a> on the given system type
using the Platform-Level Interrupt Controller (PLIC) on the target.
<strong>Requires <a href="../r3_port_riscv/trait.PlicOptions.html" title="PlicOptions"><code>PlicOptions</code></a>.</strong></p>
</td></tr><tr class="module-item"><td><a class="macro" href="macro.use_port.html" title="r3_port_riscv::use_port macro">use_port</a></td><td class="docblock-short"><p>Define a system type implementing <a href="../r3/kernel/trait.PortThreading.html"><code>PortThreading</code></a>, <a href="../r3/kernel/trait.PortInterrupts.html"><code>PortInterrupts</code></a>, and
<a href="../r3_port_riscv/trait.EntryPoint.html"><code>EntryPoint</code></a>.
<strong>Requires <a href="../r3_port_riscv/trait.ThreadingOptions.html" title="ThreadingOptions"><code>ThreadingOptions</code></a> and <a href="../r3_port_riscv/trait.InterruptController.html"><code>InterruptController</code></a>.</strong></p>
</td></tr><tr class="module-item"><td><a class="macro" href="macro.use_rt.html" title="r3_port_riscv::use_rt macro">use_rt</a></td><td class="docblock-short"><p>Generate entry points using [<code>::riscv_rt</code>]. <strong>Requires <a href="../r3_port_riscv/trait.EntryPoint.html"><code>EntryPoint</code></a> to
be implemented.</strong></p>
</td></tr><tr class="module-item"><td><a class="macro" href="macro.use_timer.html" title="r3_port_riscv::use_timer macro">use_timer</a></td><td class="docblock-short"><p>Attach the implementation of <a href="../r3/kernel/trait.PortTimer.html"><code>PortTimer</code></a> that is based on the RISC-V timer
(<code>mtime</code>/<code>mtimecfg</code>) to a given system type. This macro also implements
<a href="../r3_port_riscv/trait.Timer.html"><code>Timer</code></a> on the system type.
<strong>Requires <a href="../r3_port_riscv/trait.TimerOptions.html" title="TimerOptions"><code>TimerOptions</code></a>.</strong></p>
</td></tr></table><h2 id="constants" class="section-header"><a href="#constants">Constants</a></h2>
<table><tr class="module-item"><td><a class="constant" href="constant.INTERRUPT_EXTERNAL.html" title="r3_port_riscv::INTERRUPT_EXTERNAL constant">INTERRUPT_EXTERNAL</a></td><td class="docblock-short"><p>The interrupt number for external interrupts.</p>
</td></tr><tr class="module-item"><td><a class="constant" href="constant.INTERRUPT_PLATFORM_START.html" title="r3_port_riscv::INTERRUPT_PLATFORM_START constant">INTERRUPT_PLATFORM_START</a></td><td class="docblock-short"><p>The first interrupt numbers allocated for use by an interrupt controller
driver.</p>
</td></tr><tr class="module-item"><td><a class="constant" href="constant.INTERRUPT_SOFTWARE.html" title="r3_port_riscv::INTERRUPT_SOFTWARE constant">INTERRUPT_SOFTWARE</a></td><td class="docblock-short"><p>The interrupt number for software interrupts.</p>
</td></tr><tr class="module-item"><td><a class="constant" href="constant.INTERRUPT_TIMER.html" title="r3_port_riscv::INTERRUPT_TIMER constant">INTERRUPT_TIMER</a></td><td class="docblock-short"><p>The interrupt number for timer interrupts.</p>
</td></tr></table><h2 id="traits" class="section-header"><a href="#traits">Traits</a></h2>
<table><tr class="module-item"><td><a class="trait" href="trait.EntryPoint.html" title="r3_port_riscv::EntryPoint trait">EntryPoint</a></td><td class="docblock-short"><p>Defines the entry points of a port instantiation. Implemented by
<a href="../r3_port_riscv/macro.use_port.html" title="use_port!"><code>use_port!</code></a>.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.InterruptController.html" title="r3_port_riscv::InterruptController trait">InterruptController</a></td><td class="docblock-short"><p>An abstract interface to an interrupt controller. Implemented by
<a href="../r3_port_riscv/macro.use_plic.html" title="use_plic!"><code>use_plic!</code></a>.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.Plic.html" title="r3_port_riscv::Plic trait">Plic</a></td><td class="docblock-short"><p>Provides access to a system-global PLIC instance. Implemented by <a href="../r3_port_riscv/macro.use_plic.html" title="use_plic!"><code>use_plic!</code></a>.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.PlicOptions.html" title="r3_port_riscv::PlicOptions trait">PlicOptions</a></td><td class="docblock-short"><p>The options for <a href="../r3_port_riscv/macro.use_plic.html" title="use_plic!"><code>use_plic!</code></a>.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.ThreadingOptions.html" title="r3_port_riscv::ThreadingOptions trait">ThreadingOptions</a></td><td class="docblock-short"><p>The configuration of the port.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.Timer.html" title="r3_port_riscv::Timer trait">Timer</a></td><td class="docblock-short"><p>An abstract inferface to a port timer driver. Implemented by
<a href="../r3_port_riscv/macro.use_timer.html" title="use_timer!"><code>use_timer!</code></a>.</p>
</td></tr><tr class="module-item"><td><a class="trait" href="trait.TimerOptions.html" title="r3_port_riscv::TimerOptions trait">TimerOptions</a></td><td class="docblock-short"><p>The options for <a href="../r3_port_riscv/macro.use_timer.html" title="use_timer!"><code>use_timer!</code></a>.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><div id="rustdoc-vars" data-root-path="../" data-current-crate="r3_port_riscv" data-search-js="../search-index.js"></div>
    <script src="../main.js"></script></body></html>