Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat May 21 23:55:01 2022
| Host             : LAPTOP-VLHMPBL0 running 64-bit major release  (build 9200)
| Command          : report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
| Design           : zsys_wrapper
| Device           : xc7z015clg485-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.705        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.584        |
| Device Static (W)        | 0.121        |
| Total Off-Chip Power (W) | 0.004        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 77.1         |
| Junction Temperature (C) | 32.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.013 |       14 |       --- |             --- |
| Slice Logic             |     0.004 |     7870 |       --- |             --- |
|   LUT as Logic          |     0.003 |     3524 |     46200 |            7.63 |
|   Register              |    <0.001 |     2720 |     92400 |            2.94 |
|   CARRY4                |    <0.001 |       99 |     11550 |            0.86 |
|   F7/F8 Muxes           |    <0.001 |      147 |     46200 |            0.32 |
|   LUT as Shift Register |    <0.001 |       76 |     14400 |            0.53 |
|   Others                |     0.000 |      400 |       --- |             --- |
| Signals                 |     0.005 |     6352 |       --- |             --- |
| Block RAM               |     0.002 |     11.5 |        95 |           12.11 |
| I/O                     |     0.162 |       54 |       150 |           36.00 |
| PS7                     |     1.398 |        1 |       --- |             --- |
| Static Power            |     0.121 |          |           |                 |
| Total                   |     1.705 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.028 |      0.010 |
| Vccaux    |       1.800 |     0.021 |       0.010 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.058 |       0.057 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.738 |       0.718 |      0.021 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                                        | Constraint (ns) |
+------------+-----------------------------------------------------------------------------------------------+-----------------+
| Lclk0      | B0_LCLK_P                                                                                     |             6.7 |
| clk_fpga_0 | zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                       |            10.0 |
| clk_fpga_1 | zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                       |            20.0 |
| data_clk   | zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk |            40.0 |
| data_clk   | zsys_i/data_clk_bufg/U0/BUFG_O[0]                                                             |            40.0 |
+------------+-----------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| zsys_wrapper                                                                           |     1.584 |
|   I2C_0_scl_iobuf                                                                      |    <0.001 |
|   I2C_0_sda_iobuf                                                                      |    <0.001 |
|   zsys_i                                                                               |     1.580 |
|     ADC                                                                                |     0.056 |
|       ADC_readout_buff_0                                                               |     0.053 |
|         U0                                                                             |     0.053 |
|           ADC_ch0_IBUFDS_inst                                                          |     0.005 |
|           ADC_ch1_IBUFDS_inst                                                          |     0.005 |
|           ADC_ch2_IBUFDS_inst                                                          |     0.005 |
|           ADC_ch3_IBUFDS_inst                                                          |     0.005 |
|           ADC_ch4_IBUFDS_inst                                                          |     0.005 |
|           ADC_ch5_IBUFDS_inst                                                          |     0.005 |
|           ADC_ch6_IBUFDS_inst                                                          |     0.005 |
|           ADC_ch7_IBUFDS_inst                                                          |     0.005 |
|           ADclk_IBUFDS_inst                                                            |     0.005 |
|       AXI_ADC_v1_0_0                                                                   |     0.003 |
|         U0                                                                             |     0.003 |
|           AXI_ADC_v1_0_S00_AXI_ctrl_inst                                               |     0.003 |
|             Inst_ADC                                                                   |    <0.001 |
|               spi_core                                                                 |    <0.001 |
|             Inst_ADC_readout_12bit                                                     |    <0.001 |
|       mapper_0                                                                         |    <0.001 |
|         U0                                                                             |    <0.001 |
|     DRS4_firmware_1                                                                    |     0.003 |
|       U0                                                                               |     0.003 |
|         DRS4_firmware_v2_0_S00_AXI_inst                                                |     0.003 |
|           DRS4_firmware_comp                                                           |     0.002 |
|     ROController_0                                                                     |     0.002 |
|       U0                                                                               |     0.002 |
|     axi_gpio_0                                                                         |     0.002 |
|       U0                                                                               |     0.002 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|         gpio_core_1                                                                    |     0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                      |    <0.001 |
|     c_counter_binary_0                                                                 |    <0.001 |
|       U0                                                                               |    <0.001 |
|         i_synth                                                                        |    <0.001 |
|           i_baseblox.i_baseblox_counter                                                |    <0.001 |
|             the_addsub                                                                 |    <0.001 |
|               no_pipelining.the_addsub                                                 |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                   i_q.i_simple.qreg                                                    |    <0.001 |
|     dac_i2c_0                                                                          |     0.002 |
|       U0                                                                               |     0.002 |
|         dac_i2c_v1_0_S00_AXI_inst                                                      |     0.002 |
|           inst_i2c_control                                                             |    <0.001 |
|             dac_inst                                                                   |    <0.001 |
|     data_clk_bufg                                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|     fifo2Uart_0                                                                        |    <0.001 |
|       U0                                                                               |    <0.001 |
|         uart_tx_inst                                                                   |    <0.001 |
|     fifo_generator_0                                                                   |     0.003 |
|       U0                                                                               |     0.003 |
|         inst_fifo_gen                                                                  |     0.003 |
|           gconvfifo.rf                                                                 |     0.003 |
|             grf.rf                                                                     |     0.003 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.grdc1.rdc                                                         |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                   c0                                                                   |    <0.001 |
|                   c1                                                                   |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                   c1                                                                   |    <0.001 |
|                   c2                                                                   |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.002 |
|                   inst_blk_mem_gen                                                     |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.002 |
|                       valid.cstr                                                       |     0.002 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[10].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[1].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[2].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[3].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[4].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[5].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[6].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[7].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[8].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|                         ramloop[9].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     fifo_generator_1                                                                   |    <0.001 |
|       U0                                                                               |    <0.001 |
|         inst_fifo_gen                                                                  |    <0.001 |
|           gconvfifo.rf                                                                 |    <0.001 |
|             gbi.bi                                                                     |    <0.001 |
|               g7ser_birst.rstbt                                                        |    <0.001 |
|               v7_bi_fifo.fblk                                                          |    <0.001 |
|                 gextw[1].gnll_fifo.inst_extd                                           |    <0.001 |
|                   gonep.inst_prim                                                      |    <0.001 |
|     fit_timer_0                                                                        |    <0.001 |
|       U0                                                                               |    <0.001 |
|         Using_SRL16s.SRL16s[10].Divide_I                                               |    <0.001 |
|         Using_SRL16s.SRL16s[11].Divide_I                                               |    <0.001 |
|         Using_SRL16s.SRL16s[1].Divide_I                                                |    <0.001 |
|         Using_SRL16s.SRL16s[2].Divide_I                                                |    <0.001 |
|         Using_SRL16s.SRL16s[3].Divide_I                                                |    <0.001 |
|         Using_SRL16s.SRL16s[4].Divide_I                                                |    <0.001 |
|         Using_SRL16s.SRL16s[5].Divide_I                                                |    <0.001 |
|         Using_SRL16s.SRL16s[6].Divide_I                                                |    <0.001 |
|         Using_SRL16s.SRL16s[7].Divide_I                                                |    <0.001 |
|         Using_SRL16s.SRL16s[8].Divide_I                                                |    <0.001 |
|         Using_SRL16s.SRL16s[9].Divide_I                                                |    <0.001 |
|     processing_system7_0                                                               |     1.399 |
|       inst                                                                             |     1.399 |
|     ps7_0_axi_periph                                                                   |     0.008 |
|       m03_couplers                                                                     |     0.001 |
|         auto_cc                                                                        |     0.001 |
|           inst                                                                         |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                  |    <0.001 |
|               handshake                                                                |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                           |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                           |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                  |    <0.001 |
|               handshake                                                                |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                           |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                           |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                   |    <0.001 |
|               handshake                                                                |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                           |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                           |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                  |    <0.001 |
|               handshake                                                                |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                           |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                           |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                  |    <0.001 |
|               handshake                                                                |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                           |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                           |    <0.001 |
|       s00_couplers                                                                     |     0.005 |
|         auto_pc                                                                        |     0.005 |
|           inst                                                                         |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.005 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |     0.002 |
|                 ar.ar_pipe                                                             |    <0.001 |
|                 aw.aw_pipe                                                             |    <0.001 |
|                 b.b_pipe                                                               |    <0.001 |
|                 r.r_pipe                                                               |    <0.001 |
|               WR.aw_channel_0                                                          |     0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       xbar                                                                             |     0.001 |
|         inst                                                                           |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                     |     0.001 |
|             addr_arbiter_inst                                                          |    <0.001 |
|             gen_decerr.decerr_slave_inst                                               |    <0.001 |
|             reg_slice_r                                                                |    <0.001 |
|             splitter_ar                                                                |    <0.001 |
|             splitter_aw                                                                |    <0.001 |
|     reset_50M_0                                                                        |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     reset_init_0                                                                       |    <0.001 |
|       U0                                                                               |    <0.001 |
|     rst_FIFO_100M                                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     rst_ps7_0_100M                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     util_ds_buf_0                                                                      |     0.035 |
|       U0                                                                               |     0.035 |
|     util_ds_buf_2                                                                      |     0.035 |
|       U0                                                                               |     0.035 |
|     util_ds_buf_3                                                                      |     0.035 |
|       U0                                                                               |     0.035 |
|     xlconcat_1                                                                         |     0.000 |
|     xlconstant_2                                                                       |     0.000 |
|     xlconstant_3                                                                       |     0.000 |
|     xlslice_0                                                                          |     0.000 |
|     xlslice_1                                                                          |     0.000 |
|     xlslice_10                                                                         |     0.000 |
|     xlslice_11                                                                         |     0.000 |
|     xlslice_3to2                                                                       |     0.000 |
|     xlslice_4                                                                          |     0.000 |
|     xlslice_5to6                                                                       |     0.000 |
|     xlslice_7to8                                                                       |     0.000 |
|     xlslice_9                                                                          |     0.000 |
+----------------------------------------------------------------------------------------+-----------+


