
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001600                       # Number of seconds simulated
sim_ticks                                  1599646500                       # Number of ticks simulated
final_tick                                 1599646500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143832                       # Simulator instruction rate (inst/s)
host_op_rate                                   144367                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6521993                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686116                       # Number of bytes of host memory used
host_seconds                                   245.27                       # Real time elapsed on the host
sim_insts                                    35277499                       # Number of instructions simulated
sim_ops                                      35408845                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         295744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data          16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             448128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34624                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data             263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7002                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          20204464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         184880847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1080239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          10602342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          10602342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             40009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          10522325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst             40009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          10442307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            200044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          10482316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          10522325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst             80018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          10442307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             280141894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     20204464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1080239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        40009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst        40009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       200044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst        80018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21644782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         20204464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        184880847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1080239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         10602342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         10602342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            40009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         10522325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst            40009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         10442307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           200044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         10482316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         10522325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst            80018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         10442307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            280141894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7002                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7002                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 448128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  448128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1599607000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7002                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.352662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.443177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.833777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          848     44.70%     44.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          712     37.53%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29      1.53%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      0.74%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.74%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.69%     85.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.42%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.47%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          250     13.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1897                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     62073500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               193361000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35010000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8865.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27615.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       280.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    280.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5095                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     228450.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7824600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4269375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29234400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            104254800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            744716970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            304604250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1194904395                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            748.480030                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    501263250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      53300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1041891750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6463800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3526875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            104254800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            713233305                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            332213250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1184675430                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            742.079067                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    548601500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      53300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     995685000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 312735                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           310442                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3274                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              310402                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 307206                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.970367                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    864                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                3839                       # Number of system calls
system.cpu0.numCycles                         3199294                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            594543                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       4442820                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     312735                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            308070                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2559543                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   6713                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   580296                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  998                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           3157448                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.410120                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.633992                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 2314774     73.31%     73.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   68625      2.17%     75.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   87854      2.78%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   69815      2.21%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   91090      2.88%     83.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   69969      2.22%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   80738      2.56%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  196696      6.23%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  177887      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             3157448                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.097751                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.388688                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  202835                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2388790                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   129732                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               433045                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  3046                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 950                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  323                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               4363362                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1139                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  3046                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  338177                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 720123                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         11929                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   415951                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1668222                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               4348649                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    9                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               1109390                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                387774                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                254375                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            5630397                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             21397580                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         7197307                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              5586885                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   43512                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               149                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           152                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  2363597                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1068337                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              77367                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             4710                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             760                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   4335903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                291                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  7330403                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3293                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          25823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        71206                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            87                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      3157448                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.321623                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.162618                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             907403     28.74%     28.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             588268     18.63%     47.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             364914     11.56%     58.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             231205      7.32%     66.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             412816     13.07%     79.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             372227     11.79%     91.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             183045      5.80%     96.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              72537      2.30%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              25033      0.79%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        3157448                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    179      0.03%      0.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2867      0.41%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      0.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                693610     99.53%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  226      0.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2364725     32.26%     32.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              819614     11.18%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             4069683     55.52%     98.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              76378      1.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               7330403                       # Type of FU issued
system.cpu0.iq.rate                          2.291256                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     696882                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.095067                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          18518368                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          4362066                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      4319329                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               8027252                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             128                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         8047                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1616                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          131                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      3009510                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  3046                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 324281                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                53240                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            4336201                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             3724                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1068337                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               77367                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               139                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 17427                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                19271                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            79                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2444                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          596                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3040                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              7326214                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              4067981                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4189                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4144202                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  301888                       # Number of branches executed
system.cpu0.iew.exec_stores                     76221                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.289947                       # Inst execution rate
system.cpu0.iew.wb_sent                       4319653                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      4319357                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  3183178                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  4472311                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.350097                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.711752                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          25868                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            204                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2964                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      3152606                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.367241                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.324302                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1792260     56.85%     56.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       510811     16.20%     73.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       293761      9.32%     82.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       174440      5.53%     87.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        23289      0.74%     88.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        61326      1.95%     90.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        22793      0.72%     91.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        39234      1.24%     92.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       234692      7.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3152606                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             4304298                       # Number of instructions committed
system.cpu0.commit.committedOps               4310371                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       1136041                       # Number of memory references committed
system.cpu0.commit.loads                      1060290                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                    300906                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  4010018                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 316                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         2355095     54.64%     54.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         819232     19.01%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1060290     24.60%     98.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         75751      1.76%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          4310371                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               234692                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     7253723                       # The number of ROB reads
system.cpu0.rob.rob_writes                    8677332                       # The number of ROB writes
system.cpu0.timesIdled                            419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    4304298                       # Number of Instructions Simulated
system.cpu0.committedOps                      4310371                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.743279                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.743279                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.345390                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.345390                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                10768345                       # number of integer regfile reads
system.cpu0.int_regfile_writes                3903524                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 25162905                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1693359                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                1153743                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           270629                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          997.769249                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             555809                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           271653                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.046026                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         71827250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   997.769249                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.974384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2547623                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2547623                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       551333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         551333                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         4359                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4359                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       555692                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          555692                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       555697                       # number of overall hits
system.cpu0.dcache.overall_hits::total         555697                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       510894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       510894                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        71278                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        71278                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       582172                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        582172                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       582173                       # number of overall misses
system.cpu0.dcache.overall_misses::total       582173                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   9054803721                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9054803721                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4866615071                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4866615071                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  13921418792                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13921418792                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  13921418792                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13921418792                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1062227                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1062227                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        75637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        75637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1137864                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1137864                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1137870                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1137870                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.480965                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.480965                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.942369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.942369                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.511636                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.511636                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.511634                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.511634                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17723.448937                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17723.448937                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 68276.537936                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68276.537936                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        38600                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        38600                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 23912.896519                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23912.896519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 23912.855443                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23912.855443                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2018890                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           250698                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     8.053076                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        49927                       # number of writebacks
system.cpu0.dcache.writebacks::total            49927                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       245554                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       245554                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        64952                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        64952                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       310506                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       310506                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       310506                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       310506                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       265340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       265340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         6326                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6326                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       271666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       271666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       271667                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       271667                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5046078681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5046078681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    385687546                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    385687546                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   5431766227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5431766227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   5431842477                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5431842477                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.249796                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.249796                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.083636                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.083636                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.238751                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.238751                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.238750                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.238750                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 19017.406652                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19017.406652                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 60968.628833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60968.628833                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        36900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19994.280576                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19994.280576                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19994.487652                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19994.487652                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              235                       # number of replacements
system.cpu0.icache.tags.tagsinuse          349.070719                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             579501                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           942.278049                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   349.070719                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.681779                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.681779                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1161207                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1161207                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       579501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         579501                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       579501                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          579501                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       579501                       # number of overall hits
system.cpu0.icache.overall_hits::total         579501                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          795                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          795                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          795                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           795                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          795                       # number of overall misses
system.cpu0.icache.overall_misses::total          795                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53244488                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53244488                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53244488                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53244488                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53244488                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53244488                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       580296                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       580296                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       580296                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       580296                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       580296                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       580296                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001370                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001370                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001370                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001370                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001370                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001370                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66974.198742                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66974.198742                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66974.198742                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66974.198742                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66974.198742                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66974.198742                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          178                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          178                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          617                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          617                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          617                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          617                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          617                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          617                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42363762                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42363762                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42363762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42363762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42363762                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42363762                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001063                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001063                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001063                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001063                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001063                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001063                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68660.878444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68660.878444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68660.878444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68660.878444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68660.878444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68660.878444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 406727                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           401578                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2708                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              341303                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 340317                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.711107                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   2779                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         2799386                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            554372                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       4617887                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     406727                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            343096                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      2238145                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   6525                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   551726                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  460                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           2795787                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.660744                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.838915                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1947730     69.67%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   72042      2.58%     72.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   71571      2.56%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   72046      2.58%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   75600      2.70%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   72486      2.59%     82.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   66201      2.37%     85.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  195159      6.98%     92.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  222952      7.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2795787                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.145292                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.649607                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  174602                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2043184                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   137829                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               436937                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  3234                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                2303                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               4528814                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  3234                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  313730                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 596805                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         20675                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   424898                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1436444                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               4509016                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    7                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               1121434                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                402251                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            6240089                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             22202765                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         7336786                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              6133914                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  106175                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               571                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           572                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2383028                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1133738                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              16502                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             9130                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            6608                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   4492034                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               1120                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  7503840                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             3996                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          48796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       137785                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2795787                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.683981                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.173075                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             548644     19.62%     19.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             574718     20.56%     40.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             353223     12.63%     52.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             222636      7.96%     60.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             402855     14.41%     75.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             370114     13.24%     88.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             191237      6.84%     95.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             113524      4.06%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              18836      0.67%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2795787                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  37600      5.08%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2741      0.37%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                698836     94.47%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  564      0.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2536457     33.80%     33.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              786436     10.48%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4164663     55.50%     99.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              16284      0.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               7503840                       # Type of FU issued
system.cpu1.iq.rate                          2.680531                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     739741                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.098582                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          18547204                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          4541964                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      4463732                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               8243581                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              21                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        10260                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          404                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          558                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      3038175                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  3234                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 220564                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                46635                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            4493157                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             2564                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1133738                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               16502                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               558                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 13340                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                19633                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2618                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2684                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              7500683                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4162755                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             3157                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4179000                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  382860                       # Number of branches executed
system.cpu1.iew.exec_stores                     16245                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.679403                       # Inst execution rate
system.cpu1.iew.wb_sent                       4464865                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      4463732                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  3320989                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  4785385                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.594540                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.693986                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          48790                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           1106                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2680                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2788169                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.594006                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.491831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1421503     50.98%     50.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       529624     19.00%     69.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       260697      9.35%     79.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       177794      6.38%     85.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        23216      0.83%     86.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        59473      2.13%     88.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         4091      0.15%     88.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        48985      1.76%     90.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       262786      9.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2788169                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             4426414                       # Number of instructions committed
system.cpu1.commit.committedOps               4444358                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1139576                       # Number of memory references committed
system.cpu1.commit.loads                      1123478                       # Number of loads committed
system.cpu1.commit.membars                        554                       # Number of memory barriers committed
system.cpu1.commit.branches                    379915                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  4067187                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                1649                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2518347     56.66%     56.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         786435     17.70%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1123478     25.28%     99.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         16098      0.36%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4444358                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               262786                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     7011446                       # The number of ROB reads
system.cpu1.rob.rob_writes                    8993943                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      399907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    4426414                       # Number of Instructions Simulated
system.cpu1.committedOps                      4444358                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.632428                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.632428                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.581209                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.581209                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                10918298                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3897336                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 25882872                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 2271007                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                1165855                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           266032                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          869.712030                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             629558                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           267054                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.357418                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        283895500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   869.712030                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.849328                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.849328                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2555331                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2555331                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       617580                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         617580                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        11971                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         11971                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            4                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data       629551                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          629551                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       629553                       # number of overall hits
system.cpu1.dcache.overall_hits::total         629553                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       510447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       510447                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4115                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4115                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            6                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       514562                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        514562                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       514566                       # number of overall misses
system.cpu1.dcache.overall_misses::total       514566                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   8834890872                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8834890872                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    152816892                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    152816892                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        27500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        27500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        46001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        46001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        19002                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        19002                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   8987707764                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8987707764                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   8987707764                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8987707764                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1128027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1128027                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        16086                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        16086                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1144113                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1144113                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1144119                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1144119                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.452513                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.452513                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.255813                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.255813                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.449748                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.449748                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.449749                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.449749                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17308.145355                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17308.145355                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 37136.547266                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37136.547266                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         6875                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         6875                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7666.833333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7666.833333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17466.714923                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17466.714923                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17466.579144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17466.579144                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2031366                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           256348                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.924251                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21224                       # number of writebacks
system.cpu1.dcache.writebacks::total            21224                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       245446                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       245446                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2060                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2060                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       247506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       247506                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       247506                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       247506                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       265001                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       265001                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2055                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            6                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       267056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       267056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       267059                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       267059                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4919551405                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4919551405                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     78208630                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     78208630                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        41499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        41499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        14498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4997760035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4997760035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4997785535                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4997785535                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.234924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.234924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.127751                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.127751                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.233418                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.233418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.233419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.233419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18564.274871                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18564.274871                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 38057.727494                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 38057.727494                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         5375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  6916.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6916.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18714.277286                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18714.277286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 18714.162545                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18714.162545                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           41.330934                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             551647                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         10029.945455                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    41.330934                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.080724                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.080724                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1103507                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1103507                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       551647                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         551647                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       551647                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          551647                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       551647                       # number of overall hits
system.cpu1.icache.overall_hits::total         551647                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           79                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           79                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           79                       # number of overall misses
system.cpu1.icache.overall_misses::total           79                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      6709221                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6709221                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      6709221                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6709221                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      6709221                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6709221                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       551726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       551726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       551726                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       551726                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       551726                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       551726                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 84926.848101                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84926.848101                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 84926.848101                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84926.848101                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 84926.848101                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84926.848101                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3991771                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3991771                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3991771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3991771                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3991771                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3991771                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 72577.654545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72577.654545                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 72577.654545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72577.654545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 72577.654545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72577.654545                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 406590                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           401423                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2710                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              341165                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 340223                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.723887                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   2780                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         2798786                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            554262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       4617277                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     406590                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            343003                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      2238430                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   6529                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                   551776                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  521                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           2795964                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.660435                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.838470                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1947849     69.67%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   71939      2.57%     72.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   71898      2.57%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   71811      2.57%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   75822      2.71%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   72612      2.60%     82.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65991      2.36%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  195282      6.98%     92.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  222760      7.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             2795964                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.145274                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.649743                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  174846                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2043118                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   137654                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               437110                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  3235                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                2309                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               4528811                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  124                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  3235                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  313695                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 597678                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         20596                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   425097                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1435662                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               4508920                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents               1123901                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                399315                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands            6239649                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             22202303                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         7336807                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              6132872                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  106762                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               570                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           571                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2383398                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1133715                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              16521                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             9126                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            6612                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   4491663                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               1118                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  7506386                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             4017                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          48985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       138266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      2795964                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.684722                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.172238                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             547557     19.58%     19.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             574537     20.55%     40.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             354993     12.70%     52.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             222371      7.95%     60.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             401879     14.37%     75.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             371228     13.28%     88.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             191479      6.85%     95.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             113140      4.05%     99.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18780      0.67%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        2795964                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  37552      5.07%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                  2628      0.35%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      5.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                699858     94.50%     99.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  569      0.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2536038     33.79%     33.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              786436     10.48%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.26% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4167621     55.52%     99.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              16291      0.22%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               7506386                       # Type of FU issued
system.cpu2.iq.rate                          2.682015                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     740607                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.098664                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          18553360                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          4541780                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      4463256                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               8246993                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        10309                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          429                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          559                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked      3041128                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  3235                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 219792                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                45767                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            4492784                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             2663                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1133715                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               16521                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               555                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 13170                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                18956                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          2616                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                2685                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              7503274                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              4165768                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             3112                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4182017                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  382722                       # Number of branches executed
system.cpu2.iew.exec_stores                     16249                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.680903                       # Inst execution rate
system.cpu2.iew.wb_sent                       4464388                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      4463256                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  3319757                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  4783561                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.594711                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.693993                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          48916                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           1103                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2681                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      2788309                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.593724                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.490207                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1420531     50.95%     50.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       530341     19.02%     69.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       261094      9.36%     79.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       177912      6.38%     85.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        23187      0.83%     86.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        59952      2.15%     88.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4066      0.15%     88.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        49181      1.76%     90.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       262045      9.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      2788309                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             4425859                       # Number of instructions committed
system.cpu2.commit.committedOps               4443796                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1139498                       # Number of memory references committed
system.cpu2.commit.loads                      1123406                       # Number of loads committed
system.cpu2.commit.membars                        554                       # Number of memory barriers committed
system.cpu2.commit.branches                    379775                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  4066763                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                1648                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2517863     56.66%     56.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         786435     17.70%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1123406     25.28%     99.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         16092      0.36%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          4443796                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               262045                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     7011891                       # The number of ROB reads
system.cpu2.rob.rob_writes                    8993160                       # The number of ROB writes
system.cpu2.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      400507                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    4425859                       # Number of Instructions Simulated
system.cpu2.committedOps                      4443796                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.632371                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.632371                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.581350                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.581350                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                10922201                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3897201                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 25890468                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 2270199                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                1165797                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           266066                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          869.736623                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             629165                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           267088                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.355647                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        283954000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   869.736623                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.849352                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.849352                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2555343                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2555343                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       617187                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         617187                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        11971                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         11971                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data       629158                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          629158                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       629160                       # number of overall hits
system.cpu2.dcache.overall_hits::total         629160                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       510838                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       510838                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4114                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4114                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       514952                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        514952                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       514956                       # number of overall misses
system.cpu2.dcache.overall_misses::total       514956                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   8845468637                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8845468637                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    151840683                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    151840683                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        27000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        27000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        21000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   8997309320                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8997309320                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   8997309320                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8997309320                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1128025                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1128025                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        16085                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        16085                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1144110                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1144110                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1144116                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1144116                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.452861                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.452861                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.255766                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.255766                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.450090                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.450090                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.450091                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.450091                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 17315.604237                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 17315.604237                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 36908.284638                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36908.284638                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         6750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         6750                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17472.132005                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 17472.132005                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17471.996287                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 17471.996287                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2032052                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          295                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           256534                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.921180                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          295                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21198                       # number of writebacks
system.cpu2.dcache.writebacks::total            21198                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       245800                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       245800                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         2061                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2061                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       247861                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       247861                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       247861                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       247861                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       265038                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       265038                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2053                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2053                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       267091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       267091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       267094                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       267094                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   4921435470                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4921435470                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     77383171                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     77383171                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   4998818641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4998818641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   4998835141                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4998835141                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.234958                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.234958                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.127634                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.127634                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.233449                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.233449                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.233450                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.233450                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 18568.791909                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18568.791909                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 37692.728203                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37692.728203                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         5250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         5500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         5500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 18715.788405                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18715.788405                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 18715.639966                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18715.639966                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           41.331185                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             551695                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9851.696429                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    41.331185                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.080725                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.080725                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1103608                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1103608                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       551695                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         551695                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       551695                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          551695                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       551695                       # number of overall hits
system.cpu2.icache.overall_hits::total         551695                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           81                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           81                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            81                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           81                       # number of overall misses
system.cpu2.icache.overall_misses::total           81                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5719176                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5719176                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5719176                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5719176                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5719176                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5719176                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       551776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       551776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       551776                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       551776                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       551776                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       551776                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000147                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000147                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 70607.111111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70607.111111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 70607.111111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70607.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 70607.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70607.111111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           25                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           56                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           56                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3151545                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3151545                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3151545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3151545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3151545                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3151545                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 56277.589286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56277.589286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 56277.589286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56277.589286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 56277.589286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56277.589286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 406359                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           401209                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2710                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              341113                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 340112                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.706549                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   2776                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         2798058                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            554153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       4616216                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     406359                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            342888                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      2238529                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   6525                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                   551684                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  450                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           2795952                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.660042                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.838539                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1948249     69.68%     69.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   71991      2.57%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   71422      2.55%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   72054      2.58%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   75741      2.71%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   72435      2.59%     82.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   66140      2.37%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  194939      6.97%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  222981      7.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             2795952                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.145229                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.649793                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  174513                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2043670                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   137654                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               436881                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  3233                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                2299                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               4527187                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  120                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  3233                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  313533                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 596795                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles         20549                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   424845                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1436996                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               4507213                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents               1122774                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                402608                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands            6237062                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             22193929                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         7334219                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              6131534                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  105513                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               569                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           568                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2381780                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1133484                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              16470                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             9115                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            6582                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   4490336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               1118                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  7502749                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             3993                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          48428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       136011                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      2795952                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.683433                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.172685                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             548668     19.62%     19.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             574489     20.55%     40.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             354326     12.67%     52.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             222027      7.94%     60.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             402961     14.41%     75.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             370357     13.25%     88.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             190858      6.83%     95.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             113378      4.06%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              18888      0.68%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        2795952                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  37495      5.07%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                  2656      0.36%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                698931     94.50%     99.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  564      0.08%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2535316     33.79%     33.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              786436     10.48%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.27% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4164750     55.51%     99.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              16247      0.22%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               7502749                       # Type of FU issued
system.cpu3.iq.rate                          2.681413                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     739646                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.098583                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          18545089                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          4539896                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      4462361                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               8242395                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        10188                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          406                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          556                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked      3038537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  3233                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 221548                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                45698                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            4491457                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             2534                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1133484                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               16470                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               555                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 13460                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                18317                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          2617                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                2687                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              7499596                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              4162870                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             3153                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4179076                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  382553                       # Number of branches executed
system.cpu3.iew.exec_stores                     16206                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.680286                       # Inst execution rate
system.cpu3.iew.wb_sent                       4463490                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      4462361                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  3320036                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  4783372                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.594806                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.694079                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          48377                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls           1103                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2681                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      2788370                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.593413                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.491248                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1421923     50.99%     50.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       529376     18.99%     69.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       260916      9.36%     79.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       177772      6.38%     85.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        23157      0.83%     86.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        59689      2.14%     88.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3992      0.14%     88.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        48883      1.75%     90.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       262662      9.42%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      2788370                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             4425138                       # Number of instructions committed
system.cpu3.commit.committedOps               4443026                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1139360                       # Number of memory references committed
system.cpu3.commit.loads                      1123296                       # Number of loads committed
system.cpu3.commit.membars                        553                       # Number of memory barriers committed
system.cpu3.commit.branches                    379599                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  4066160                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                1643                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         2517231     56.66%     56.66% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         786435     17.70%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1123296     25.28%     99.64% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         16064      0.36%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          4443026                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               262662                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     7010052                       # The number of ROB reads
system.cpu3.rob.rob_writes                    8990460                       # The number of ROB writes
system.cpu3.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      401235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    4425138                       # Number of Instructions Simulated
system.cpu3.committedOps                      4443026                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.632310                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.632310                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.581503                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.581503                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                10917938                       # number of integer regfile reads
system.cpu3.int_regfile_writes                3896743                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 25879092                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 2269176                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                1165636                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           266036                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          869.670542                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             629023                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           267058                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.355380                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        284049500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   869.670542                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.849288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.849288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2554841                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2554841                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       617080                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         617080                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        11936                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         11936                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data       629016                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          629016                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       629018                       # number of overall hits
system.cpu3.dcache.overall_hits::total         629018                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       510733                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       510733                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         4118                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            7                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       514851                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        514851                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       514855                       # number of overall misses
system.cpu3.dcache.overall_misses::total       514855                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   8841730555                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8841730555                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    152074152                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    152074152                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        63498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        63498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   8993804707                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8993804707                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   8993804707                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8993804707                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1127813                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1127813                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        16054                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        16054                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1143867                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1143867                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1143873                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1143873                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.452853                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.452853                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.256509                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.256509                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.450097                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.450097                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.450098                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.450098                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 17311.845044                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 17311.845044                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 36929.128703                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 36929.128703                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  9071.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9071.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 17468.752526                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17468.752526                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 17468.616809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 17468.616809                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2033104                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          230                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           256416                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     7.928928                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21266                       # number of writebacks
system.cpu3.dcache.writebacks::total            21266                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       245727                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       245727                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         2063                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       247790                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       247790                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       247790                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       247790                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       265006                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       265006                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       267061                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       267061                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       267064                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       267064                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   4921764524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4921764524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     77536117                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     77536117                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        52002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        52002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   4999300641                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4999300641                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   4999317141                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4999317141                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.234973                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.234973                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.128005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.128005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.233472                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.233472                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.233473                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.233473                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 18572.275813                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18572.275813                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 37730.470560                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37730.470560                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  7428.857143                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7428.857143                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 18719.695654                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18719.695654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 18719.547153                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18719.547153                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           43.002017                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             551606                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10029.200000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    43.002017                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.083988                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.083988                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1103423                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1103423                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       551606                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         551606                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       551606                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          551606                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       551606                       # number of overall hits
system.cpu3.icache.overall_hits::total         551606                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           78                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           78                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           78                       # number of overall misses
system.cpu3.icache.overall_misses::total           78                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      5055697                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5055697                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      5055697                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5055697                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      5055697                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5055697                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       551684                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       551684                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       551684                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       551684                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       551684                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       551684                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000141                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000141                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 64816.628205                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64816.628205                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 64816.628205                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64816.628205                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 64816.628205                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64816.628205                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           23                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2752784                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2752784                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2752784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2752784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2752784                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2752784                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 50050.618182                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50050.618182                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 50050.618182                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50050.618182                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 50050.618182                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50050.618182                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                 406259                       # Number of BP lookups
system.cpu4.branchPred.condPredicted           401098                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect             2715                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups              340913                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                 340060                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            99.749790                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                   2778                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                         2797426                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles            554023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                       4615909                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                     406259                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches            342838                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                      2238515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   6535                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                   551751                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                  484                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples           2795813                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.660021                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            2.838003                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                 1947828     69.67%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   71977      2.57%     72.24% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                   71700      2.56%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                   72080      2.58%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                   75750      2.71%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                   72715      2.60%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                   66070      2.36%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                  195047      6.98%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                  222646      7.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total             2795813                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.145226                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.650056                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                  174494                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              2043523                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                   137521                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               437037                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                  3237                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                2305                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts               4527191                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  121                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                  3237                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                  313560                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 597288                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles         20865                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                   424756                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1436106                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts               4506922                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents               1121981                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                400923                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands            6236388                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             22192472                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups         7333857                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps              6130525                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                  105848                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts               572                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts           572                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  2382791                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             1133485                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores              16479                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads             9116                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores            6579                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                   4489943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded               1125                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                  7509012                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued             4071                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined          48578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined       136429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            21                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples      2795813                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        2.685806                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       2.172666                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0             547626     19.59%     19.59% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1             574476     20.55%     40.14% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2             353708     12.65%     52.79% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             222034      7.94%     60.73% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4             402977     14.41%     75.14% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5             371742     13.30%     88.44% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6             191264      6.84%     95.28% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7             113072      4.04%     99.32% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8              18914      0.68%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total        2795813                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                  37433      5.05%      5.05% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                  2756      0.37%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%      5.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                700358     94.50%     99.92% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  561      0.08%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              2534905     33.76%     33.76% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              786436     10.47%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.23% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             4171427     55.55%     99.78% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite              16244      0.22%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total               7509012                       # Type of FU issued
system.cpu4.iq.rate                          2.684258                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                     741108                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.098696                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          18559016                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes          4539660                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      4461876                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses               8250120                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              23                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads        10256                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          414                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads          559                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked      3045245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                  3237                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 220065                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                45843                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts            4491071                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts             2618                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              1133485                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts               16479                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts               558                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 13421                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                18907                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect          2617                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                2692                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              7505886                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              4169587                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts             3126                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                     4185793                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                  382427                       # Number of branches executed
system.cpu4.iew.exec_stores                     16206                       # Number of stores executed
system.cpu4.iew.exec_rate                    2.683140                       # Inst execution rate
system.cpu4.iew.wb_sent                       4463004                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      4461876                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  3318956                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  4781795                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.594993                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.694082                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts          48536                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls           1104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts             2685                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples      2788222                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.593306                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.490055                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      1420715     50.95%     50.95% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1       530137     19.01%     69.97% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       261357      9.37%     79.34% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       177997      6.38%     85.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4        22999      0.82%     86.55% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        59862      2.15%     88.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6         3866      0.14%     88.84% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        49166      1.76%     90.60% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       262123      9.40%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total      2788222                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             4424602                       # Number of instructions committed
system.cpu4.commit.committedOps               4442490                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       1139294                       # Number of memory references committed
system.cpu4.commit.loads                      1123229                       # Number of loads committed
system.cpu4.commit.membars                        553                       # Number of memory barriers committed
system.cpu4.commit.branches                    379465                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  4065758                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                1643                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         2516761     56.65%     56.65% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         786435     17.70%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        1123229     25.28%     99.64% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite         16065      0.36%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          4442490                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               262123                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                     7010066                       # The number of ROB reads
system.cpu4.rob.rob_writes                    8989717                       # The number of ROB writes
system.cpu4.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      401867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    4424602                       # Number of Instructions Simulated
system.cpu4.committedOps                      4442490                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.632244                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.632244                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.581669                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.581669                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                10924944                       # number of integer regfile reads
system.cpu4.int_regfile_writes                3896577                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 25897788                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 2268415                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                1165577                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements           266035                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          869.617893                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             629098                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           267058                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             2.355661                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle        284052000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   869.617893                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.849236                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.849236                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          2554752                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         2554752                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       617151                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         617151                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data        11938                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         11938                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data       629089                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          629089                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       629091                       # number of overall hits
system.cpu4.dcache.overall_hits::total         629091                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       510618                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       510618                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         4116                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         4116                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            4                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            8                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       514734                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        514734                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       514738                       # number of overall misses
system.cpu4.dcache.overall_misses::total       514738                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   8841733539                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8841733539                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    152450928                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    152450928                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        71996                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        71996                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        17000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   8994184467                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8994184467                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   8994184467                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8994184467                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1127769                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1127769                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data        16054                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        16054                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      1143823                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1143823                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      1143829                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1143829                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.452768                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.452768                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.256385                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.256385                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.450012                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.450012                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.450013                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.450013                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 17315.749815                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 17315.749815                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 37038.612245                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 37038.612245                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  8999.500000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  8999.500000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  5666.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  5666.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 17473.460986                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 17473.460986                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 17473.325200                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 17473.325200                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      2030806                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          388                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs           256501                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     7.917341                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          194                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21229                       # number of writebacks
system.cpu4.dcache.writebacks::total            21229                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       245612                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       245612                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         2062                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       247674                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       247674                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       247674                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       247674                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       265006                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       265006                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         2054                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2054                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       267060                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       267060                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       267063                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       267063                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   4920438876                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4920438876                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     77648410                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     77648410                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        58004                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        58004                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   4998087286                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4998087286                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   4998104786                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4998104786                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.234983                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.234983                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.127943                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.127943                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.233480                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.233480                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.233482                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.233482                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 18567.273481                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 18567.273481                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 37803.510224                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 37803.510224                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  7250.500000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7250.500000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  4166.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  4166.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 18715.222370                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 18715.222370                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 18715.077663                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 18715.077663                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           42.998915                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             551673                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          9851.303571                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    42.998915                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.083982                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.083982                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          1103558                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         1103558                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst       551673                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         551673                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst       551673                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          551673                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst       551673                       # number of overall hits
system.cpu4.icache.overall_hits::total         551673                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           78                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           78                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           78                       # number of overall misses
system.cpu4.icache.overall_misses::total           78                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      3575917                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3575917                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      3575917                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3575917                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      3575917                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3575917                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst       551751                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       551751                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst       551751                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       551751                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst       551751                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       551751                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000141                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000141                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 45845.089744                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 45845.089744                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 45845.089744                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 45845.089744                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 45845.089744                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 45845.089744                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           22                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           22                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           56                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           56                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           56                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      2078038                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2078038                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      2078038                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2078038                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      2078038                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2078038                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 37107.821429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 37107.821429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 37107.821429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 37107.821429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 37107.821429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 37107.821429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                 405664                       # Number of BP lookups
system.cpu5.branchPred.condPredicted           400491                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect             2724                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups              340189                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                 339714                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            99.860372                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                   2802                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                         2796794                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles            554115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                       4613530                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                     405664                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches            342516                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                      2237692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   6549                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                   551758                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                  466                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples           2795089                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.659659                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            2.838357                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                 1947821     69.69%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                   71965      2.57%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                   71509      2.56%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                   71993      2.58%     77.40% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                   75597      2.70%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                   72208      2.58%     82.68% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                   66234      2.37%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                  194994      6.98%     92.03% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                  222768      7.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total             2795089                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.145046                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.649578                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                  174560                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              2043045                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                   137446                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               436792                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                  3245                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                2308                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts               4524433                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                  3245                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                  313603                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 596443                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles         21081                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                   424457                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1436259                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts               4504457                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents               1122035                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                401691                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands            6231661                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups             22180423                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups         7330258                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps              6126528                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                  105118                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts               571                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts           572                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  2382088                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             1133032                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores              16536                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads             9106                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores            6598                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                   4487560                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded               1122                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                  7502628                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued             3891                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined          48410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined       135583                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            27                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples      2795089                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        2.684218                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       2.172281                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0             547593     19.59%     19.59% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1             574939     20.57%     40.16% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2             354176     12.67%     52.83% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3             221649      7.93%     60.76% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4             402775     14.41%     75.17% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5             371386     13.29%     88.46% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6             190601      6.82%     95.28% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7             113006      4.04%     99.32% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8              18964      0.68%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total        2795089                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                  37292      5.04%      5.04% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                  2669      0.36%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%      5.40% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                699243     94.52%     99.92% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  566      0.08%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu              2532953     33.76%     33.76% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              786436     10.48%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.24% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             4166993     55.54%     99.78% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite              16246      0.22%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total               7502628                       # Type of FU issued
system.cpu5.iq.rate                          2.682582                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                     739770                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.098601                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          18544006                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes          4537106                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses      4459689                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses               8242398                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              23                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads        10105                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          512                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads          560                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked      3041043                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                  3245                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 220203                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                45491                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts            4488685                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts             2427                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              1133032                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts               16536                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts               553                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                 13151                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                18785                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect          2616                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                2703                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts              7499542                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              4165167                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts             3086                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                     4181360                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                  381894                       # Number of branches executed
system.cpu5.iew.exec_stores                     16193                       # Number of stores executed
system.cpu5.iew.exec_rate                    2.681478                       # Inst execution rate
system.cpu5.iew.wb_sent                       4460820                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                      4459689                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                  3317534                       # num instructions producing a value
system.cpu5.iew.wb_consumers                  4778581                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.594572                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.694251                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts          48356                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls           1095                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts             2695                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples      2787481                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.592934                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.489589                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      1420373     50.96%     50.96% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1       530051     19.02%     69.97% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       261317      9.37%     79.35% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       177978      6.38%     85.73% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4        22999      0.83%     86.56% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5        59780      2.14%     88.70% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6         4050      0.15%     88.85% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        49007      1.76%     90.60% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8       261926      9.40%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total      2787481                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts             4422442                       # Number of instructions committed
system.cpu5.commit.committedOps               4440272                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       1138951                       # Number of memory references committed
system.cpu5.commit.loads                      1122927                       # Number of loads committed
system.cpu5.commit.membars                        551                       # Number of memory barriers committed
system.cpu5.commit.branches                    378932                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                  4064063                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                1637                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu         2514886     56.64%     56.64% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         786435     17.71%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        1122927     25.29%     99.64% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite         16024      0.36%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total          4440272                       # Class of committed instruction
system.cpu5.commit.bw_lim_events               261926                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                     7007150                       # The number of ROB reads
system.cpu5.rob.rob_writes                    8984946                       # The number of ROB writes
system.cpu5.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      402499                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                    4422442                       # Number of Instructions Simulated
system.cpu5.committedOps                      4440272                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.632409                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.632409                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.581254                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.581254                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                10916797                       # number of integer regfile reads
system.cpu5.int_regfile_writes                3895766                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 25877955                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                 2265145                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                1165286                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements           266037                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          869.635156                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             628844                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           267059                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             2.354701                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle        283799500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   869.635156                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.849253                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.849253                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          639                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          2554206                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         2554206                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       616937                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         616937                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data        11900                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         11900                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data            1                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data       628837                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          628837                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       628839                       # number of overall hits
system.cpu5.dcache.overall_hits::total         628839                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       510602                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       510602                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         4118                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            4                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            2                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       514720                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        514720                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       514724                       # number of overall misses
system.cpu5.dcache.overall_misses::total       514724                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   8840261678                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8840261678                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    152424672                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    152424672                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        34000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        34000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data         8000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   8992686350                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8992686350                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   8992686350                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8992686350                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1127539                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1127539                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data        16018                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        16018                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1143557                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1143557                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1143563                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1143563                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.452846                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.452846                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.257086                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.257086                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.450104                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.450104                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.450106                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.450106                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 17313.409814                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 17313.409814                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 37014.247693                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 37014.247693                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 11333.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 11333.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 17471.025703                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 17471.025703                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 17470.889933                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 17470.889933                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      2030919                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          245                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs           256252                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     7.925476                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets   122.500000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21203                       # number of writebacks
system.cpu5.dcache.writebacks::total            21203                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data       245594                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       245594                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         2063                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2063                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       247657                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       247657                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       247657                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       247657                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       265008                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       265008                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            3                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            2                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       267063                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       267063                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       267066                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       267066                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   4919940312                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4919940312                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     77453917                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     77453917                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data        17000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total        17000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   4997394229                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4997394229                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   4997411229                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4997411229                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.235032                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.235032                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.128293                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.128293                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.233537                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.233537                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.233539                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.233539                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 18565.252038                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 18565.252038                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 37690.470560                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 37690.470560                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data  5666.666667                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total  5666.666667                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  9833.333333                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9833.333333                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 18712.417029                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 18712.417029                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 18712.270484                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 18712.270484                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           44.771074                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             551683                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               59                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          9350.559322                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    44.771074                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.087444                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.087444                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1103575                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1103575                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       551683                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         551683                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       551683                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          551683                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       551683                       # number of overall hits
system.cpu5.icache.overall_hits::total         551683                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           75                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           75                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           75                       # number of overall misses
system.cpu5.icache.overall_misses::total           75                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      2640461                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2640461                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      2640461                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2640461                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      2640461                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2640461                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst       551758                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       551758                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       551758                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       551758                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       551758                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       551758                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000136                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000136                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 35206.146667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 35206.146667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 35206.146667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 35206.146667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 35206.146667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 35206.146667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           59                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           59                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           59                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      2250280                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2250280                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      2250280                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2250280                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      2250280                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2250280                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 38140.338983                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 38140.338983                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 38140.338983                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 38140.338983                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 38140.338983                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 38140.338983                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                 406518                       # Number of BP lookups
system.cpu6.branchPred.condPredicted           401441                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect             2712                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups              403661                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                 340190                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            84.276162                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                   2761                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                         2795882                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles            553961                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                       4617726                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                     406518                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches            342951                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                      2237182                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   6531                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                   551702                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                  499                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples           2794416                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.661413                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            2.839055                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                 1946374     69.65%     69.65% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                   71932      2.57%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                   71699      2.57%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                   71921      2.57%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                   75738      2.71%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                   72519      2.60%     82.67% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                   66361      2.37%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                  195104      6.98%     92.03% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                  222768      7.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total             2794416                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.145399                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.651617                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                  174479                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              2042135                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                   137384                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               437180                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                  3237                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                2243                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts               4527765                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  106                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                  3237                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                  313516                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 596587                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles         19595                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                   424761                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              1436719                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts               4507840                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents               1124383                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                399817                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands            6238488                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             22197185                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups         7335434                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps              6132662                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                  105811                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts               553                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts           554                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  2383215                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             1133516                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores              16344                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads             8035                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores            2724                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                   4490686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded               1111                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                  7508736                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued             3955                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined          48121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined       136506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples      2794416                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        2.687050                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       2.173935                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0             546979     19.57%     19.57% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1             573629     20.53%     40.10% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2             355005     12.70%     52.81% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3             221130      7.91%     60.72% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4             403060     14.42%     75.14% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5             370581     13.26%     88.40% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6             191396      6.85%     95.25% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7             112902      4.04%     99.29% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8              19734      0.71%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total        2794416                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                  37595      5.07%      5.07% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                  2737      0.37%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%      5.43% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                700763     94.42%     99.85% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                 1101      0.15%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu              2535571     33.77%     33.77% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              786436     10.47%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.24% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             4170559     55.54%     99.78% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite              16170      0.22%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total               7508736                       # Type of FU issued
system.cpu6.iq.rate                          2.685641                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                     742196                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.098844                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          18558039                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes          4539930                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses      4462651                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses               8250932                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              31                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads        10135                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          256                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads         1089                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked      3043790                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                  3237                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 219445                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                45242                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts            4491800                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts             2585                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              1133516                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts               16344                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts               553                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                 13392                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                18227                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect          2612                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                2685                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts              7505710                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              4168741                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts             3026                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                     4184892                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                  382607                       # Number of branches executed
system.cpu6.iew.exec_stores                     16151                       # Number of stores executed
system.cpu6.iew.exec_rate                    2.684559                       # Inst execution rate
system.cpu6.iew.wb_sent                       4463786                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                      4462651                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  3320403                       # num instructions producing a value
system.cpu6.iew.wb_consumers                  4783959                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.596151                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.694070                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts          48069                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls           1103                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts             2684                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples      2786855                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.594513                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.491467                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      1420784     50.98%     50.98% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1       528656     18.97%     69.95% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       260547      9.35%     79.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       178157      6.39%     85.69% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4        23108      0.83%     86.52% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5        60174      2.16%     88.68% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6         4017      0.14%     88.83% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        49245      1.77%     90.59% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8       262167      9.41%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total      2786855                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts             4425748                       # Number of instructions committed
system.cpu6.commit.committedOps               4443676                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       1139469                       # Number of memory references committed
system.cpu6.commit.loads                      1123381                       # Number of loads committed
system.cpu6.commit.membars                        553                       # Number of memory barriers committed
system.cpu6.commit.branches                    379748                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  4066669                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                1647                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         2517772     56.66%     56.66% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         786435     17.70%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        1123381     25.28%     99.64% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite         16088      0.36%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total          4443676                       # Class of committed instruction
system.cpu6.commit.bw_lim_events               262167                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                     7009348                       # The number of ROB reads
system.cpu6.rob.rob_writes                    8991131                       # The number of ROB writes
system.cpu6.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      403411                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                    4425748                       # Number of Instructions Simulated
system.cpu6.committedOps                      4443676                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.631731                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.631731                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.582952                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.582952                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                10925396                       # number of integer regfile reads
system.cpu6.int_regfile_writes                3896792                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 25897587                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 2269937                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                1165626                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements           266052                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          869.646863                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             629084                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           267074                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             2.355467                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle        283813000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   869.646863                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.849265                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.849265                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          2555117                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         2555117                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       617110                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         617110                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data        11967                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         11967                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data       629077                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          629077                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       629079                       # number of overall hits
system.cpu6.dcache.overall_hits::total         629079                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       510811                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       510811                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         4113                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         4113                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            4                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       514924                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        514924                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       514928                       # number of overall misses
system.cpu6.dcache.overall_misses::total       514928                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   8840585861                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   8840585861                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    152103335                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    152103335                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        34999                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        34999                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        14000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   8992689196                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   8992689196                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   8992689196                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   8992689196                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1127921                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1127921                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data        16080                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        16080                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1144001                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1144001                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1144007                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1144007                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.452878                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.452878                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.255784                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.255784                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.450108                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.450108                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.450109                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.450109                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 17306.960619                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 17306.960619                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 36981.117189                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 36981.117189                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  5833.166667                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  5833.166667                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  4666.666667                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  4666.666667                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 17464.109647                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 17464.109647                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 17463.973985                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 17463.973985                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      2032186                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs           256507                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     7.922536                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21242                       # number of writebacks
system.cpu6.dcache.writebacks::total            21242                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data       245787                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       245787                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         2060                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2060                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       247847                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       247847                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       247847                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       247847                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       265024                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       265024                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         2053                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2053                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       267077                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       267077                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       267080                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       267080                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   4920316885                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4920316885                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     77908388                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     77908388                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        25001                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        25001                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   4998225273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4998225273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   4998242773                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4998242773                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.234967                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.234967                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.127674                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.127674                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.233459                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.233459                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.233460                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.233460                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 18565.552120                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 18565.552120                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 37948.557233                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 37948.557233                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  4166.833333                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4166.833333                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 18714.547763                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 18714.547763                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 18714.403074                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 18714.403074                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           42.945335                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             551633                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         10215.425926                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    42.945335                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.083878                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.083878                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          1103458                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         1103458                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst       551633                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         551633                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst       551633                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          551633                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst       551633                       # number of overall hits
system.cpu6.icache.overall_hits::total         551633                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           69                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           69                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           69                       # number of overall misses
system.cpu6.icache.overall_misses::total           69                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      2257458                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2257458                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      2257458                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2257458                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      2257458                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2257458                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst       551702                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       551702                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst       551702                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       551702                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst       551702                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       551702                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000125                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000125                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 32716.782609                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 32716.782609                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 32716.782609                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 32716.782609                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 32716.782609                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 32716.782609                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           54                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           54                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1739526                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1739526                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1739526                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1739526                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1739526                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1739526                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 32213.444444                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 32213.444444                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 32213.444444                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 32213.444444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 32213.444444                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 32213.444444                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                 405792                       # Number of BP lookups
system.cpu7.branchPred.condPredicted           400662                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect             2726                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups              399695                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                 339757                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            85.004066                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                   2811                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                         2795410                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles            553940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                       4614311                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                     405792                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches            342568                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                      2237365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   6555                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                   551700                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                  454                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples           2794590                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.660125                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            2.838044                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                 1946758     69.66%     69.66% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                   72079      2.58%     72.24% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                   71938      2.57%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                   71903      2.57%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                   75689      2.71%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                   72435      2.59%     82.69% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                   66302      2.37%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                  194927      6.98%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                  222559      7.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total             2794590                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.145164                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.650674                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                  174662                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              2042368                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                   136980                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles               437333                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                  3246                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                2264                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts               4525124                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                  3246                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                  313519                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 596028                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles         20297                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                   424728                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              1436771                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts               4505189                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1122611                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                401319                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands            6233446                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups             22184310                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups         7331656                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps              6127563                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                  105882                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts               555                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts           557                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  2380941                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             1133256                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores              16352                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads             8022                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores            2714                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                   4488085                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded               1118                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                  7503150                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued             3969                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined          48347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined       137363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            19                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples      2794590                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        2.684884                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       2.174389                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0             548301     19.62%     19.62% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1             574052     20.54%     40.16% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2             354828     12.70%     52.86% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3             220385      7.89%     60.74% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4             402827     14.41%     75.16% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5             370547     13.26%     88.42% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6             191408      6.85%     95.27% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7             112140      4.01%     99.28% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8              20102      0.72%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total        2794590                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                  37366      5.04%      5.04% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                  2653      0.36%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%      5.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                699664     94.45%     99.85% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                 1100      0.15%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu              2533174     33.76%     33.76% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              786436     10.48%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.24% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             4167427     55.54%     99.79% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite              16113      0.21%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total               7503150                       # Type of FU issued
system.cpu7.iq.rate                          2.684096                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                     740783                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.098730                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          18545642                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes          4537561                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses      4459794                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses               8243933                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              32                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads        10254                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          308                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads         1084                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked      3040858                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                  3246                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                 221092                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                44956                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts            4489206                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts             2579                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              1133256                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts               16352                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts               553                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                 13469                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                17679                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect          2614                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                2705                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts              7499958                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              4165515                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts             3192                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                     4181609                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                  381910                       # Number of branches executed
system.cpu7.iew.exec_stores                     16094                       # Number of stores executed
system.cpu7.iew.exec_rate                    2.682955                       # Inst execution rate
system.cpu7.iew.wb_sent                       4460957                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                      4459794                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  3318517                       # num instructions producing a value
system.cpu7.iew.wb_consumers                  4780142                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.595399                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.694230                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts          48341                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls           1099                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts             2695                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples      2786982                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.593428                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.490458                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      1421352     51.00%     51.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1       528548     18.96%     69.96% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       260668      9.35%     79.32% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       177851      6.38%     85.70% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4        23137      0.83%     86.53% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5        60434      2.17%     88.70% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6         4113      0.15%     88.85% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        49009      1.76%     90.60% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       261870      9.40%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total      2786982                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts             4422998                       # Number of instructions committed
system.cpu7.commit.committedOps               4440856                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       1139046                       # Number of memory references committed
system.cpu7.commit.loads                      1123002                       # Number of loads committed
system.cpu7.commit.membars                        551                       # Number of memory barriers committed
system.cpu7.commit.branches                    379067                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                  4064517                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                1639                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu         2515375     56.64%     56.64% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         786435     17.71%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        1123002     25.29%     99.64% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite         16044      0.36%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total          4440856                       # Class of committed instruction
system.cpu7.commit.bw_lim_events               261870                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                     7007250                       # The number of ROB reads
system.cpu7.rob.rob_writes                    8986026                       # The number of ROB writes
system.cpu7.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      403883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                    4422998                       # Number of Instructions Simulated
system.cpu7.committedOps                      4440856                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.632017                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.632017                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.582236                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.582236                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                10918315                       # number of integer regfile reads
system.cpu7.int_regfile_writes                3895710                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 25879413                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                 2265850                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                1179579                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements           266007                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          869.673661                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             628341                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           267029                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             2.353082                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle        283980500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   869.673661                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.849291                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.849291                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          2554252                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         2554252                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       616415                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         616415                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data        11918                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         11918                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::cpu7.data       628333                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          628333                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       628335                       # number of overall hits
system.cpu7.dcache.overall_hits::total         628335                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       511142                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       511142                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         4118                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            4                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            6                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       515260                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        515260                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       515264                       # number of overall misses
system.cpu7.dcache.overall_misses::total       515264                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   8854169591                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   8854169591                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    151333438                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    151333438                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        33999                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        33999                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        13000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   9005503029                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9005503029                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   9005503029                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9005503029                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1127557                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1127557                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data        16036                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        16036                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1143593                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1143593                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1143599                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1143599                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.453318                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.453318                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.256797                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.256797                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.450562                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.450562                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.450564                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.450564                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 17322.328416                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 17322.328416                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 36749.256435                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 36749.256435                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  5666.500000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  5666.500000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  4333.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 17477.590011                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 17477.590011                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 17477.454332                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 17477.454332                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      2032626                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           36                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs           256566                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     7.922429                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets           36                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        21314                       # number of writebacks
system.cpu7.dcache.writebacks::total            21314                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data       246169                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       246169                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         2062                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       248231                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       248231                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       248231                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       248231                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       264973                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       264973                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         2056                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         2056                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       267029                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       267029                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       267032                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       267032                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   4923200250                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4923200250                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     77047152                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     77047152                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        24001                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        24001                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   5000247402                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5000247402                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   5000264902                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5000264902                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.234997                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.234997                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.128212                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.128212                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.233500                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.233500                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.233501                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.233501                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 18580.007208                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 18580.007208                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 37474.295720                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 37474.295720                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  4000.166667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4000.166667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 18725.484505                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 18725.484505                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 18725.339667                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 18725.339667                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           39.514846                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             551637                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         10408.245283                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    39.514846                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.077177                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.077177                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          1103453                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         1103453                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst       551637                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         551637                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst       551637                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          551637                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst       551637                       # number of overall hits
system.cpu7.icache.overall_hits::total         551637                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           63                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           63                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           63                       # number of overall misses
system.cpu7.icache.overall_misses::total           63                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1388471                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1388471                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1388471                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1388471                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1388471                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1388471                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst       551700                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       551700                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst       551700                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       551700                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst       551700                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       551700                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000114                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000114                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 22039.222222                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 22039.222222                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 22039.222222                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 22039.222222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 22039.222222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 22039.222222                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1147521                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1147521                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1147521                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1147521                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1147521                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1147521                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000096                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000096                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000096                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000096                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 21651.339623                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 21651.339623                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 21651.339623                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 21651.339623                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 21651.339623                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 21651.339623                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5252.527778                       # Cycle average of tags in use
system.l2.tags.total_refs                     1306898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6864                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    190.398893                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4654.788334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       456.711715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       100.099710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        21.927583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         3.454892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         3.492869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.874301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         2.524908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         0.872449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data         0.853028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         0.979714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data         1.665061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         2.536876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         1.746338                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.142053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.160294                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5326                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.209473                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10711325                       # Number of tag accesses
system.l2.tags.data_accesses                 10711325                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 108                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              163938                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              135918                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              135747                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              136032                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              135765                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              135870                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              135809                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              135943                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1115402                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           198603                       # number of Writeback hits
system.l2.Writeback_hits::total                198603                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data              1791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data              1790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              1791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14352                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  108                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               165752                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               137710                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               137537                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               137824                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               137556                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               137662                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               137599                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               137734                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1129754                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 108                       # number of overall hits
system.l2.overall_hits::cpu0.data              165752                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  22                       # number of overall hits
system.l2.overall_hits::cpu1.data              137710                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  32                       # number of overall hits
system.l2.overall_hits::cpu2.data              137537                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  36                       # number of overall hits
system.l2.overall_hits::cpu3.data              137824                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  44                       # number of overall hits
system.l2.overall_hits::cpu4.data              137556                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  45                       # number of overall hits
system.l2.overall_hits::cpu5.data              137662                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  47                       # number of overall hits
system.l2.overall_hits::cpu6.data              137599                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  46                       # number of overall hits
system.l2.overall_hits::cpu7.data              137734                       # number of overall hits
system.l2.overall_hits::total                 1129754                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               509                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                33                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   780                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            4507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6328                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                509                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               4637                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                266                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                267                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                262                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                263                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                263                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                261                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7108                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               509                       # number of overall misses
system.l2.overall_misses::cpu0.data              4637                       # number of overall misses
system.l2.overall_misses::cpu1.inst                33                       # number of overall misses
system.l2.overall_misses::cpu1.data               266                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data               267                       # number of overall misses
system.l2.overall_misses::cpu3.inst                19                       # number of overall misses
system.l2.overall_misses::cpu3.data               264                       # number of overall misses
system.l2.overall_misses::cpu4.inst                12                       # number of overall misses
system.l2.overall_misses::cpu4.data               262                       # number of overall misses
system.l2.overall_misses::cpu5.inst                14                       # number of overall misses
system.l2.overall_misses::cpu5.data               263                       # number of overall misses
system.l2.overall_misses::cpu6.inst                 7                       # number of overall misses
system.l2.overall_misses::cpu6.data               263                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 7                       # number of overall misses
system.l2.overall_misses::cpu7.data               261                       # number of overall misses
system.l2.overall_misses::total                  7108                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40592750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10848500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      3671750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       470000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2732500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       538500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      2286250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       328750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1515500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data       129000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      1663250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data       200250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1165000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data       248000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       582500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        66972500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        93497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    331847499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     22863250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     22338250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     22488500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     22244500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     22342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     22918750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     22090750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     489133999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40592750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    342695999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3671750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     23333250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     22876750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      2286250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     22817250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1515500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     22373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      1663250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     22542750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1165000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     23166750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       582500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     22090750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        556106499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40592750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    342695999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3671750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     23333250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2732500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     22876750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      2286250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     22817250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1515500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     22373500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      1663250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     22542750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1165000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     23166750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       582500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     22090750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       556106499                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          164068                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          135924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          135754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          136036                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          135767                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              59                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          135873                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          135812                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          135943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1116182                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       198603                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            198603                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          2050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          2051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data          2050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20680                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              617                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           170389                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           137976                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           137804                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           138088                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           137818                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               59                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           137925                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           137862                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           137995                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1136862                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             617                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          170389                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          137976                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          137804                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          138088                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          137818                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              59                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          137925                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          137862                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          137995                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1136862                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.824959                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.600000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.428571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000052                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.345455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.000029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.214286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.237288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.000022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.129630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.000022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.132075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000699                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.713020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.126829                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.126767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.126829                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.127193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.305996                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.824959                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.027214                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.001928                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.001938                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.345455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.001912                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.214286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.001901                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.237288                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.001907                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.129630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.001908                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.132075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.001891                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006252                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.824959                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.027214                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.001928                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.001938                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.345455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.001912                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.214286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.001901                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.237288                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.001907                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.129630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.001908                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.132075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.001891                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006252                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst        79750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        83450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 111265.151515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 78333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 113854.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 76928.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 120328.947368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 82187.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 126291.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        64500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 118803.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        66750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 166428.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 82666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 83214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85862.179487                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 23374.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23374.250000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73629.354116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 87935.576923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 85916.346154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 86494.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 85555.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 85932.692308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 88149.038462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 84638.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77296.776075                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst        79750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73904.679534                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 111265.151515                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 87718.984962                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 113854.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 85680.711610                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 120328.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 86428.977273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 126291.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 85395.038168                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 118803.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 85713.878327                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 166428.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 88086.501901                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 83214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 84638.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78236.704980                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst        79750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73904.679534                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 111265.151515                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 87718.984962                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 113854.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 85680.711610                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 120328.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 86428.977273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 126291.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 85395.038168                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 118803.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 85713.878327                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 166428.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 88086.501901                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 83214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 84638.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78236.704980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                104                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 104                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                104                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              676                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         4507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6328                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          4622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data           263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7004                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         4622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7004                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33920000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8413000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      2532250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       350250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       352500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data       196750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst        66000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst       364750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data       115250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data       210500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       126750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46774250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        71004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        71004                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    275590501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     19617250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     19094750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     19250000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     19003500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     19094500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     19676750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     18830250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    410157501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33920000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    284003501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      2532250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     19967500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     19447250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     19446750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst        66000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     19073500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst       364750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     19209750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     19887250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       126750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     18830250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    456931751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33920000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    284003501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      2532250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     19967500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     19447250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     19446750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst        66000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     19073500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst       364750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     19209750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     19887250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       126750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     18830250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    456931751                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.820097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000701                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.490909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.000022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.000007                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.084746                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.000022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.037736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000606                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.713020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.126829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.126767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.126829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.127193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.305996                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.820097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.027126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.490909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.001923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.001905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.001894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.084746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.001900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.001908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.037736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.001891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006161                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.820097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.027126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.490909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.001923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.001905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.001894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.084746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.001900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.001908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.037736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.001891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006161                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 67035.573123                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73156.521739                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 93787.037037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 65583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        66000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst        72950                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data        57625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 70166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        63375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69192.677515                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17751                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61147.215665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 75450.961538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 73441.346154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 74038.461538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 73090.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 73440.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 75679.807692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 72146.551724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64816.292826                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 67035.573123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61446.019256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 93787.037037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 75349.056604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 73385.849057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 73942.015209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        66000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 73078.544061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst        72950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 73319.656489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 75616.920152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        63375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 72146.551724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65238.685180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 67035.573123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61446.019256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 93787.037037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 75349.056604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 73385.849057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 73942.015209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        66000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 73078.544061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst        72950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 73319.656489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 75616.920152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        63375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 72146.551724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65238.685180                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 675                       # Transaction distribution
system.membus.trans_dist::ReadResp                674                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             21                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6327                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6327                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       448064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  448064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               28                       # Total snoops (count)
system.membus.snoop_fanout::samples              7036                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7036                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7797500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37148244                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2121465                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2121463                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           198603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             35                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       491995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       426270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       426104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       426429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       426121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       426199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       426193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       426350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3477669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     14100224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     10188800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     10176128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     10198656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     10179008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     10184192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     10182656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     10195776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85469632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1005330                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2340802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               2340802    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2340802                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1369004998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             85.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020238                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         412782528                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            25.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             87729                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         404820562                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            25.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             94455                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         404922498                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            25.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            90716                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        404786943                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           25.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            88962                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        404829839                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization           25.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            92720                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        404763901                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization           25.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            83974                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        404875823                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           25.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            82479                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        404734229                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization           25.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
