INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/project/project.sim/sim_1/impl/timing/xsim/vga_timing_generator_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module vga_clk_generator
INFO: [VRFC 10-311] analyzing module vga_clk_generator_vga_clk_generator_clk_wiz
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-311] analyzing module glbl
