verilog xil_defaultlib --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/8713/hdl" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/e257/hdl" --include "../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/a4b7/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/1b7e/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/122e/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/b205/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/c968/hdl/verilog" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_axis_data_fifo_0_0_1/sim/mpsoc_axis_data_fifo_0_0.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_axis_data_fifo_1_0_1/sim/mpsoc_axis_data_fifo_1_0.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_const_0_0_1/sim/mpsoc_cmac_const_0_0.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_const_1_0_1/sim/mpsoc_cmac_const_1_0.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_const_gt_loopback_in_0_1/sim/mpsoc_cmac_const_gt_loopback_in_0.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/ip_0/sim/mpsoc_cmac_usplus_0_0_gt_gtye4_channel_wrapper.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/ip_0/sim/mpsoc_cmac_usplus_0_0_gt_gtye4_common_wrapper.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/ip_0/sim/mpsoc_cmac_usplus_0_0_gt_gtwizard_gtye4.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/ip_0/sim/mpsoc_cmac_usplus_0_0_gt_gtwizard_top.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/ip_0/sim/mpsoc_cmac_usplus_0_0_gt.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/cmac_usplus_v3_1_0/mpsoc_cmac_usplus_0_0_wrapper.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/cmac_usplus_v3_1_0/mpsoc_cmac_usplus_0_0_ultrascale_tx_userclk.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/cmac_usplus_v3_1_0/mpsoc_cmac_usplus_0_0_ultrascale_rx_userclk.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/mpsoc_cmac_usplus_0_0/example_design/mpsoc_cmac_usplus_0_0_axis2lbus_segmented_top.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/mpsoc_cmac_usplus_0_0/example_design/mpsoc_cmac_usplus_0_0_lbus2axis_segmented_top.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_cmac_usplus_0_0_1/mpsoc_cmac_usplus_0_0.v" \
"../../../bd/mpsoc/ipshared/cc40/rx_reset_cnt.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_rx_reset_cnt_0_0_1/sim/mpsoc_rx_reset_cnt_0_0.v" \
"../../../bd/mpsoc/ipshared/07af/padding.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_tx_padding_0_0_1/sim/mpsoc_tx_padding_0_0.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0_1/sim/mpsoc_zynq_mpsoc_0_vip_wrapper.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/ip_0/sim/mpsoc_qdma_0_0_pcie4_ip_gt_gthe4_channel_wrapper.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_common.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/ip_0/sim/mpsoc_qdma_0_0_pcie4_ip_gt_gthe4_common_wrapper.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/ip_0/sim/mpsoc_qdma_0_0_pcie4_ip_gt_gtwizard_gthe4.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/ip_0/sim/mpsoc_qdma_0_0_pcie4_ip_gt_gtwizard_top.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/ip_0/sim/mpsoc_qdma_0_0_pcie4_ip_gt.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gtwizard_top.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_phy_ff_chain.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_phy_pipeline.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_async_fifo.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_cc_intfc.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_cc_output_mux.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_cq_intfc.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_cq_output_mux.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_intfc_int.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_intfc.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_rc_intfc.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_rc_output_mux.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_rq_intfc.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_rq_output_mux.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_512b_sync_fifo.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_bram_16k_int.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_bram_16k.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_bram_32k.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_bram_4k_int.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_bram_msix.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_bram_rep_int.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_bram_rep.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_bram_tph.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_bram.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gt_gt_channel.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gt_gt_common.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gt_phy_clk.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gt_phy_rst.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gt_phy_rxeq.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gt_phy_txeq.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_sync_cell.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_sync.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gt_cdr_ctrl_on_eidle.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gt_receiver_detect_rxterm.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_gt_phy_wrapper.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_init_ctrl.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_pl_eq.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_vf_decode.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_pipe.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_phy_top.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_seqnum_fifo.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_sys_clk_gen_ps.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source/mpsoc_qdma_0_0_pcie4_ip_pcie4_uscale_core_top.v" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/sim/mpsoc_qdma_0_0_pcie4_ip.v" \

sv xil_defaultlib --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/8713/hdl" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/e257/hdl" --include "../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/a4b7/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/1b7e/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/122e/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/b205/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/c968/hdl/verilog" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/mpsoc_qdma_0_0hdl/verilog/mpsoc_qdma_0_0_core_top.sv" \
"../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/sim/mpsoc_qdma_0_0.sv" \

verilog xil_defaultlib --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/8713/hdl" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/e257/hdl" --include "../../../../doce_nf.gen/sources_1/bd/mpsoc/ip/mpsoc_qdma_0_0_1/ip_0/source" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/a4b7/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/1b7e/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/122e/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/b205/hdl/verilog" --include "../../../../doce_nf.srcs/sources_1/bd/mpsoc/ipshared/c968/hdl/verilog" \
"../../../bd/mpsoc/ip/mpsoc_system_ila_0_0/bd_0/sim/bd_3194.v" \
"../../../bd/mpsoc/ip/mpsoc_system_ila_0_0/bd_0/ip/ip_0/sim/bd_3194_ila_lib_0.v" \
"../../../bd/mpsoc/ip/mpsoc_system_ila_0_0/sim/mpsoc_system_ila_0_0.v" \
"../../../bd/mpsoc/ip/mpsoc_xlconstant_0_0/sim/mpsoc_xlconstant_0_0.v" \
"../../../bd/mpsoc/sim/mpsoc.v" \

verilog xil_defaultlib "glbl.v"

nosort
