DUT:
    Module: alu_reg_mdu_iq
    Dependencies:
        Packages:
            core_types_pkg.vh: core_types_pkg
        Includes:
    Parameters:
    Ports:
        Clock: CLK
        Active_Low_Reset: nRST
        In:
          # Dispatch by way entry
          dispatch_attempt_by_way: '[3:0]'
          dispatch_valid_alu_reg_by_way: '[3:0]'
          dispatch_valid_mdu_by_way: '[3:0]'
          dispatch_op_by_way: '[3:0][3:0]'
          dispatch_A_PR_by_way: '[3:0][LOG_PR_COUNT-1:0]'
          dispatch_A_ready_by_way: '[3:0]'
          dispatch_B_PR_by_way: '[3:0][LOG_PR_COUNT-1:0]'
          dispatch_B_ready_by_way: '[3:0]'
          dispatch_dest_PR_by_way: '[3:0][LOG_PR_COUNT-1:0]'
          dispatch_ROB_index_by_way: '[3:0][LOG_ROB_ENTRIES-1:0]'
          #Pipeline in/ pipeline feedbacj
          alu_reg_pipeline_ready: ''
          mdu_pipeline_ready: ''
          # WB input /Writeback bus by bank
          WB_bus_valid_by_bank: '[PRF_BANK_COUNT-1:0]'
          WB_bus_upper_PR_by_bank: '[PRF_BANK_COUNT-1:0][LOG_PR_COUNT-LOG_PRF_BANK_COUNT-1:0]'
        Out:
          # dispatch out op dispatch feedback
          dispatch_ack_by_way: '[3:0]'
          # Op issue to ALU REG PIPELINE
          issue_alu_reg_valid: ''
          issue_alu_reg_op: '[3:0]'
          issue_alu_reg_A_forward: ''
          issue_alu_reg_A_bank: '[LOG_PRF_BANK_COUNT-1:0]'
          issue_alu_reg_B_forward: ''
          issue_alu_reg_B_bank: '[LOG_PRF_BANK_COUNT-1:0]'
          issue_alu_reg_dest_PR: '[LOG_PR_COUNT-1:0]'
          issue_alu_reg_ROB_index: '[LOG_ROB_ENTRIES-1:0]'
          # Output to ALU reg to reg PRF
          PRF_alu_reg_req_A_valid: ''
          PRF_alu_reg_req_A_PR: '[LOG_PR_COUNT-1:0]'
          PRF_alu_reg_req_B_valid: ''
          PRF_alu_reg_req_B_PR: '[LOG_PR_COUNT-1:0]'
          #op issue to MUL DIV PIPE
          issue_mdu_valid: ''
          issue_mdu_op: '[3:0]'
          issue_mdu_A_forward: ''
          issue_mdu_A_bank: '[LOG_PRF_BANK_COUNT-1:0]'
          issue_mdu_B_forward: ''
          issue_mdu_B_bank: '[LOG_PRF_BANK_COUNT-1:0]'
          issue_mdu_dest_PR: '[LOG_PR_COUNT-1:0]'
          issue_mdu_ROB_index: '[LOG_ROB_ENTRIES-1:0]'
          # MDU OUT TO PRF
          PRF_mdu_req_A_valid: ''
          PRF_mdu_req_A_PR: '[LOG_PR_COUNT-1:0]'
          PRF_mdu_req_B_valid: ''
          PRF_mdu_req_B_PR: '[LOG_PR_COUNT-1:0]'
Testbench:
    Modport:
 
Output_Path: ../../uvm/alu_reg_mdu_iq/MyUVMF_output