<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Hsmci Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Hsmci Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> hardware registers.  
 <a href="struct_hsmci.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2hsmci_8h_source.html">hsmci.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Hsmci:</div>
<div class="dyncontent">
<div class="center"><img src="struct_hsmci__coll__graph.gif" border="0" usemap="#a_hsmci_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9b15bcf2ba54512c6d0ea6e84dfe9afb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a9b15bcf2ba54512c6d0ea6e84dfe9afb">HSMCI_ARGR</a></td></tr>
<tr class="memdesc:a9b15bcf2ba54512c6d0ea6e84dfe9afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x10) Argument Register  <br /></td></tr>
<tr class="separator:a9b15bcf2ba54512c6d0ea6e84dfe9afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac850e75f1119ba6eef3ba7bfdd63b138"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ac850e75f1119ba6eef3ba7bfdd63b138">HSMCI_BLKR</a></td></tr>
<tr class="memdesc:ac850e75f1119ba6eef3ba7bfdd63b138"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x18) Block Register  <br /></td></tr>
<tr class="separator:ac850e75f1119ba6eef3ba7bfdd63b138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f1df1b82f3ffc1c86f3a0ab9a90333"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a91f1df1b82f3ffc1c86f3a0ab9a90333">HSMCI_CFG</a></td></tr>
<tr class="memdesc:a91f1df1b82f3ffc1c86f3a0ab9a90333"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x54) Configuration Register  <br /></td></tr>
<tr class="separator:a91f1df1b82f3ffc1c86f3a0ab9a90333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249680f0d1434ba963ae4c339c878856"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a249680f0d1434ba963ae4c339c878856">HSMCI_CMDR</a></td></tr>
<tr class="memdesc:a249680f0d1434ba963ae4c339c878856"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x14) Command Register  <br /></td></tr>
<tr class="separator:a249680f0d1434ba963ae4c339c878856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7040630930551fe473e0f253ca567b4"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#af7040630930551fe473e0f253ca567b4">HSMCI_CR</a></td></tr>
<tr class="memdesc:af7040630930551fe473e0f253ca567b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x00) Control Register  <br /></td></tr>
<tr class="separator:af7040630930551fe473e0f253ca567b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84cf480729b131b5638c35723297ae9d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a84cf480729b131b5638c35723297ae9d">HSMCI_CSTOR</a></td></tr>
<tr class="memdesc:a84cf480729b131b5638c35723297ae9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x1C) Completion Signal Timeout Register  <br /></td></tr>
<tr class="separator:a84cf480729b131b5638c35723297ae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a021186a3b31688811ac35b3da6e84"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a20a021186a3b31688811ac35b3da6e84">HSMCI_DMA</a></td></tr>
<tr class="memdesc:a20a021186a3b31688811ac35b3da6e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x50) DMA Configuration Register  <br /></td></tr>
<tr class="separator:a20a021186a3b31688811ac35b3da6e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e0ff005b2594d36e332a7c2dd8f5c9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a76e0ff005b2594d36e332a7c2dd8f5c9">HSMCI_DTOR</a></td></tr>
<tr class="memdesc:a76e0ff005b2594d36e332a7c2dd8f5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x08) Data Timeout Register  <br /></td></tr>
<tr class="separator:a76e0ff005b2594d36e332a7c2dd8f5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac76481441afebd5c567d7aa8ef3c48"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#aaac76481441afebd5c567d7aa8ef3c48">HSMCI_FIFO</a> [256]</td></tr>
<tr class="memdesc:aaac76481441afebd5c567d7aa8ef3c48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x200) FIFO Memory Aperture0  <br /></td></tr>
<tr class="separator:aaac76481441afebd5c567d7aa8ef3c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171d7bf8b3e27796447729f959e1b632"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a171d7bf8b3e27796447729f959e1b632">HSMCI_IDR</a></td></tr>
<tr class="memdesc:a171d7bf8b3e27796447729f959e1b632"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x48) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a171d7bf8b3e27796447729f959e1b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420f8706d1a668b44bd9abcfdac1af3c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a420f8706d1a668b44bd9abcfdac1af3c">HSMCI_IER</a></td></tr>
<tr class="memdesc:a420f8706d1a668b44bd9abcfdac1af3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x44) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a420f8706d1a668b44bd9abcfdac1af3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1874b6c20ba009f1db8e43238ceb09d7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a1874b6c20ba009f1db8e43238ceb09d7">HSMCI_IMR</a></td></tr>
<tr class="memdesc:a1874b6c20ba009f1db8e43238ceb09d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x4C) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a1874b6c20ba009f1db8e43238ceb09d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c5d303e47fb69469a4a75b1da89b8a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a49c5d303e47fb69469a4a75b1da89b8a">HSMCI_MR</a></td></tr>
<tr class="memdesc:a49c5d303e47fb69469a4a75b1da89b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x04) Mode Register  <br /></td></tr>
<tr class="separator:a49c5d303e47fb69469a4a75b1da89b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fa33721d0b087e1ad987375166a51d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ae2fa33721d0b087e1ad987375166a51d">HSMCI_RDR</a></td></tr>
<tr class="memdesc:ae2fa33721d0b087e1ad987375166a51d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x30) Receive Data Register  <br /></td></tr>
<tr class="separator:ae2fa33721d0b087e1ad987375166a51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcac84421269b737bec2572b28da854e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#abcac84421269b737bec2572b28da854e">HSMCI_RSPR</a> [4]</td></tr>
<tr class="memdesc:abcac84421269b737bec2572b28da854e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x20) Response Register  <br /></td></tr>
<tr class="separator:abcac84421269b737bec2572b28da854e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac694723e07a911c323c0023c63e11e56"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ac694723e07a911c323c0023c63e11e56">HSMCI_SDCR</a></td></tr>
<tr class="memdesc:ac694723e07a911c323c0023c63e11e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x0C) SD/SDIO Card Register  <br /></td></tr>
<tr class="separator:ac694723e07a911c323c0023c63e11e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9d96440af81fd3525d10b41b8e7013"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a0a9d96440af81fd3525d10b41b8e7013">HSMCI_SR</a></td></tr>
<tr class="memdesc:a0a9d96440af81fd3525d10b41b8e7013"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x40) Status Register  <br /></td></tr>
<tr class="separator:a0a9d96440af81fd3525d10b41b8e7013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2acc8fa5c27537de564b745cc15dbc3"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ae2acc8fa5c27537de564b745cc15dbc3">HSMCI_TDR</a></td></tr>
<tr class="memdesc:ae2acc8fa5c27537de564b745cc15dbc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x34) Transmit Data Register  <br /></td></tr>
<tr class="separator:ae2acc8fa5c27537de564b745cc15dbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6715c20a0cb6588dccb18c5fbb3e0db"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#aa6715c20a0cb6588dccb18c5fbb3e0db">HSMCI_VERSION</a></td></tr>
<tr class="memdesc:aa6715c20a0cb6588dccb18c5fbb3e0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0xFC) Version Register  <br /></td></tr>
<tr class="separator:aa6715c20a0cb6588dccb18c5fbb3e0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80acb62e546f99c0fff6ba7147b12162"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a80acb62e546f99c0fff6ba7147b12162">HSMCI_WPMR</a></td></tr>
<tr class="memdesc:a80acb62e546f99c0fff6ba7147b12162"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0xE4) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a80acb62e546f99c0fff6ba7147b12162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3f86585e79683fb98297b88cdbe908"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a9b3f86585e79683fb98297b88cdbe908">HSMCI_WPSR</a></td></tr>
<tr class="memdesc:a9b3f86585e79683fb98297b88cdbe908"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0xE8) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a9b3f86585e79683fb98297b88cdbe908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606855b2123b566b84eaa28827dab6f4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a606855b2123b566b84eaa28827dab6f4">Reserved1</a> [2]</td></tr>
<tr class="separator:a606855b2123b566b84eaa28827dab6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030b208db56b5a42be566939fcf25b2d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a030b208db56b5a42be566939fcf25b2d">Reserved2</a> [35]</td></tr>
<tr class="separator:a030b208db56b5a42be566939fcf25b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d0c22782b1613240b2a14a0e5d42be"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ac8d0c22782b1613240b2a14a0e5d42be">Reserved3</a> [4]</td></tr>
<tr class="separator:ac8d0c22782b1613240b2a14a0e5d42be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0745a3fd5151c995ae6218bdffef5e38"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a0745a3fd5151c995ae6218bdffef5e38">Reserved4</a> [64]</td></tr>
<tr class="separator:a0745a3fd5151c995ae6218bdffef5e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00046">46</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9b15bcf2ba54512c6d0ea6e84dfe9afb" name="a9b15bcf2ba54512c6d0ea6e84dfe9afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b15bcf2ba54512c6d0ea6e84dfe9afb">&#9670;&#160;</a></span>HSMCI_ARGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_ARGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x10) Argument Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00051">51</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="ac850e75f1119ba6eef3ba7bfdd63b138" name="ac850e75f1119ba6eef3ba7bfdd63b138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac850e75f1119ba6eef3ba7bfdd63b138">&#9670;&#160;</a></span>HSMCI_BLKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_BLKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x18) Block Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00053">53</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a91f1df1b82f3ffc1c86f3a0ab9a90333" name="a91f1df1b82f3ffc1c86f3a0ab9a90333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f1df1b82f3ffc1c86f3a0ab9a90333">&#9670;&#160;</a></span>HSMCI_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x54) Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00064">64</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a249680f0d1434ba963ae4c339c878856" name="a249680f0d1434ba963ae4c339c878856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249680f0d1434ba963ae4c339c878856">&#9670;&#160;</a></span>HSMCI_CMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Hsmci::HSMCI_CMDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x14) Command Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00052">52</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="af7040630930551fe473e0f253ca567b4" name="af7040630930551fe473e0f253ca567b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7040630930551fe473e0f253ca567b4">&#9670;&#160;</a></span>HSMCI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Hsmci::HSMCI_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00047">47</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a84cf480729b131b5638c35723297ae9d" name="a84cf480729b131b5638c35723297ae9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84cf480729b131b5638c35723297ae9d">&#9670;&#160;</a></span>HSMCI_CSTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_CSTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x1C) Completion Signal Timeout Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00054">54</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a20a021186a3b31688811ac35b3da6e84" name="a20a021186a3b31688811ac35b3da6e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a021186a3b31688811ac35b3da6e84">&#9670;&#160;</a></span>HSMCI_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x50) DMA Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00063">63</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a76e0ff005b2594d36e332a7c2dd8f5c9" name="a76e0ff005b2594d36e332a7c2dd8f5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e0ff005b2594d36e332a7c2dd8f5c9">&#9670;&#160;</a></span>HSMCI_DTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x08) Data Timeout Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00049">49</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="aaac76481441afebd5c567d7aa8ef3c48" name="aaac76481441afebd5c567d7aa8ef3c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac76481441afebd5c567d7aa8ef3c48">&#9670;&#160;</a></span>HSMCI_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_FIFO[256]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x200) FIFO Memory Aperture0 </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00071">71</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a171d7bf8b3e27796447729f959e1b632" name="a171d7bf8b3e27796447729f959e1b632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171d7bf8b3e27796447729f959e1b632">&#9670;&#160;</a></span>HSMCI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Hsmci::HSMCI_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x48) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00061">61</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a420f8706d1a668b44bd9abcfdac1af3c" name="a420f8706d1a668b44bd9abcfdac1af3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420f8706d1a668b44bd9abcfdac1af3c">&#9670;&#160;</a></span>HSMCI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Hsmci::HSMCI_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x44) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00060">60</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a1874b6c20ba009f1db8e43238ceb09d7" name="a1874b6c20ba009f1db8e43238ceb09d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1874b6c20ba009f1db8e43238ceb09d7">&#9670;&#160;</a></span>HSMCI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::HSMCI_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x4C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00062">62</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a49c5d303e47fb69469a4a75b1da89b8a" name="a49c5d303e47fb69469a4a75b1da89b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c5d303e47fb69469a4a75b1da89b8a">&#9670;&#160;</a></span>HSMCI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00048">48</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="ae2fa33721d0b087e1ad987375166a51d" name="ae2fa33721d0b087e1ad987375166a51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fa33721d0b087e1ad987375166a51d">&#9670;&#160;</a></span>HSMCI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::HSMCI_RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x30) Receive Data Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00056">56</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="abcac84421269b737bec2572b28da854e" name="abcac84421269b737bec2572b28da854e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcac84421269b737bec2572b28da854e">&#9670;&#160;</a></span>HSMCI_RSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::HSMCI_RSPR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x20) Response Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00055">55</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="ac694723e07a911c323c0023c63e11e56" name="ac694723e07a911c323c0023c63e11e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac694723e07a911c323c0023c63e11e56">&#9670;&#160;</a></span>HSMCI_SDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_SDCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x0C) SD/SDIO Card Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00050">50</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a0a9d96440af81fd3525d10b41b8e7013" name="a0a9d96440af81fd3525d10b41b8e7013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9d96440af81fd3525d10b41b8e7013">&#9670;&#160;</a></span>HSMCI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::HSMCI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x40) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00059">59</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="ae2acc8fa5c27537de564b745cc15dbc3" name="ae2acc8fa5c27537de564b745cc15dbc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2acc8fa5c27537de564b745cc15dbc3">&#9670;&#160;</a></span>HSMCI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Hsmci::HSMCI_TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0x34) Transmit Data Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00057">57</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="aa6715c20a0cb6588dccb18c5fbb3e0db" name="aa6715c20a0cb6588dccb18c5fbb3e0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6715c20a0cb6588dccb18c5fbb3e0db">&#9670;&#160;</a></span>HSMCI_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::HSMCI_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0xFC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00069">69</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a80acb62e546f99c0fff6ba7147b12162" name="a80acb62e546f99c0fff6ba7147b12162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80acb62e546f99c0fff6ba7147b12162">&#9670;&#160;</a></span>HSMCI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Hsmci::HSMCI_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0xE4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00066">66</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a9b3f86585e79683fb98297b88cdbe908" name="a9b3f86585e79683fb98297b88cdbe908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3f86585e79683fb98297b88cdbe908">&#9670;&#160;</a></span>HSMCI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::HSMCI_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a> Offset: 0xE8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00067">67</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a606855b2123b566b84eaa28827dab6f4" name="a606855b2123b566b84eaa28827dab6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606855b2123b566b84eaa28827dab6f4">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::Reserved1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00058">58</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a030b208db56b5a42be566939fcf25b2d" name="a030b208db56b5a42be566939fcf25b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030b208db56b5a42be566939fcf25b2d">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::Reserved2[35]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00065">65</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="ac8d0c22782b1613240b2a14a0e5d42be" name="ac8d0c22782b1613240b2a14a0e5d42be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d0c22782b1613240b2a14a0e5d42be">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::Reserved3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00068">68</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
<a id="a0745a3fd5151c995ae6218bdffef5e38" name="a0745a3fd5151c995ae6218bdffef5e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0745a3fd5151c995ae6218bdffef5e38">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Hsmci::Reserved4[64]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2hsmci_8h_source.html#l00070">70</a> of file <a class="el" href="component_2hsmci_8h_source.html">component/hsmci.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
