Source Block: hdl/library/common/ad_upack.v@139:168@HdlStmIf

assign odata_s = idata_d_nx[O_W*UNIT_W-1:0];
assign ovalid_s = unit_valid[O_W-1];

generate
  if (O_REG) begin : o_reg

    always @(posedge clk) begin
      if (reset) begin
        ovalid <= 1'b0;
      end else begin
        ovalid <= ovalid_s;
      end
    end

    always @(posedge clk) begin
      odata <= odata_s;
    end

  end else begin

    always @(*) begin
      odata = odata_s;
      ovalid = ovalid_s;
    end

  end
endgenerate

endmodule

Diff Content:
- 144   if (O_REG) begin : o_reg
- 146     always @(posedge clk) begin
- 147       if (reset) begin
- 148         ovalid <= 1'b0;
- 149       end else begin
- 150         ovalid <= ovalid_s;
- 152     end
- 154     always @(posedge clk) begin
- 155       odata <= odata_s;
- 156     end
- 158   end else begin
- 160     always @(*) begin
- 161       odata = odata_s;
- 162       ovalid = ovalid_s;
- 163     end
- 165   end
+ 144   generate
+ 144     if (O_REG) begin : o_reg
+ 150       always @(posedge clk) begin
+ 150         if (reset) begin
+ 150           ovalid <= 1'b0;
+ 150         end else begin
+ 150           ovalid <= ovalid_s;
+ 150         end
+ 156       always @(posedge clk) begin
+ 156         odata <= odata_s;
+ 156       end
+ 158     end else begin
+ 163       always @(*) begin
+ 163         odata = odata_s;
+ 163         ovalid = ovalid_s;
+ 163       end

Clone Blocks:
