# [doc = "Register `CLK_EN` reader"] pub type R = crate :: R < CLK_EN_SPEC > ; # [doc = "Register `CLK_EN` writer"] pub type W = crate :: W < CLK_EN_SPEC > ; # [doc = "Field `RNG_CK_EN` reader - lp rng clk enable 1: enable clock 0: disable clock"] pub type RNG_CK_EN_R = crate :: BitReader ; # [doc = "Field `RNG_CK_EN` writer - lp rng clk enable 1: enable clock 0: disable clock"] pub type RNG_CK_EN_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `OTP_DBG_CK_EN` reader - lp optdebug clk enable 1: enable clock 0: disable clock"] pub type OTP_DBG_CK_EN_R = crate :: BitReader ; # [doc = "Field `OTP_DBG_CK_EN` writer - lp optdebug clk enable 1: enable clock 0: disable clock"] pub type OTP_DBG_CK_EN_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `LP_UART_CK_EN` reader - lp uart clk enable 1: enable clock 0: disable clock"] pub type LP_UART_CK_EN_R = crate :: BitReader ; # [doc = "Field `LP_UART_CK_EN` writer - lp uart clk enable 1: enable clock 0: disable clock"] pub type LP_UART_CK_EN_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `LP_IO_CK_EN` reader - lp io clk enable 1: enable clock 0: disable clock"] pub type LP_IO_CK_EN_R = crate :: BitReader ; # [doc = "Field `LP_IO_CK_EN` writer - lp io clk enable 1: enable clock 0: disable clock"] pub type LP_IO_CK_EN_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `LP_EXT_I2C_CK_EN` reader - lp ext i2c clk enable 1: enable clock 0: disable clock"] pub type LP_EXT_I2C_CK_EN_R = crate :: BitReader ; # [doc = "Field `LP_EXT_I2C_CK_EN` writer - lp ext i2c clk enable 1: enable clock 0: disable clock"] pub type LP_EXT_I2C_CK_EN_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `LP_ANA_I2C_CK_EN` reader - lp analog peri clk enable 1: enable clock 0: disable clock"] pub type LP_ANA_I2C_CK_EN_R = crate :: BitReader ; # [doc = "Field `LP_ANA_I2C_CK_EN` writer - lp analog peri clk enable 1: enable clock 0: disable clock"] pub type LP_ANA_I2C_CK_EN_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `EFUSE_CK_EN` reader - efuse core clk enable 1: enable clock 0: disable clock"] pub type EFUSE_CK_EN_R = crate :: BitReader ; # [doc = "Field `EFUSE_CK_EN` writer - efuse core clk enable 1: enable clock 0: disable clock"] pub type EFUSE_CK_EN_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; # [doc = "Field `LP_CPU_CK_EN` reader - force on lp cpu clk enable 1: enable cpu clock 0: cpu clock is controlled by pmu"] pub type LP_CPU_CK_EN_R = crate :: BitReader ; # [doc = "Field `LP_CPU_CK_EN` writer - force on lp cpu clk enable 1: enable cpu clock 0: cpu clock is controlled by pmu"] pub type LP_CPU_CK_EN_W < 'a , REG > = crate :: BitWriter < 'a , REG > ; impl R { # [doc = "Bit 24 - lp rng clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn rng_ck_en (& self) -> RNG_CK_EN_R { RNG_CK_EN_R :: new (((self . bits >> 24) & 1) != 0) } # [doc = "Bit 25 - lp optdebug clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn otp_dbg_ck_en (& self) -> OTP_DBG_CK_EN_R { OTP_DBG_CK_EN_R :: new (((self . bits >> 25) & 1) != 0) } # [doc = "Bit 26 - lp uart clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn lp_uart_ck_en (& self) -> LP_UART_CK_EN_R { LP_UART_CK_EN_R :: new (((self . bits >> 26) & 1) != 0) } # [doc = "Bit 27 - lp io clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn lp_io_ck_en (& self) -> LP_IO_CK_EN_R { LP_IO_CK_EN_R :: new (((self . bits >> 27) & 1) != 0) } # [doc = "Bit 28 - lp ext i2c clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn lp_ext_i2c_ck_en (& self) -> LP_EXT_I2C_CK_EN_R { LP_EXT_I2C_CK_EN_R :: new (((self . bits >> 28) & 1) != 0) } # [doc = "Bit 29 - lp analog peri clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn lp_ana_i2c_ck_en (& self) -> LP_ANA_I2C_CK_EN_R { LP_ANA_I2C_CK_EN_R :: new (((self . bits >> 29) & 1) != 0) } # [doc = "Bit 30 - efuse core clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn efuse_ck_en (& self) -> EFUSE_CK_EN_R { EFUSE_CK_EN_R :: new (((self . bits >> 30) & 1) != 0) } # [doc = "Bit 31 - force on lp cpu clk enable 1: enable cpu clock 0: cpu clock is controlled by pmu"] # [inline (always)] pub fn lp_cpu_ck_en (& self) -> LP_CPU_CK_EN_R { LP_CPU_CK_EN_R :: new (((self . bits >> 31) & 1) != 0) } } # [cfg (feature = "impl-register-debug")] impl core :: fmt :: Debug for R { fn fmt (& self , f : & mut core :: fmt :: Formatter) -> core :: fmt :: Result { f . debug_struct ("CLK_EN") . field ("rng_ck_en" , & self . rng_ck_en ()) . field ("otp_dbg_ck_en" , & self . otp_dbg_ck_en ()) . field ("lp_uart_ck_en" , & self . lp_uart_ck_en ()) . field ("lp_io_ck_en" , & self . lp_io_ck_en ()) . field ("lp_ext_i2c_ck_en" , & self . lp_ext_i2c_ck_en ()) . field ("lp_ana_i2c_ck_en" , & self . lp_ana_i2c_ck_en ()) . field ("efuse_ck_en" , & self . efuse_ck_en ()) . field ("lp_cpu_ck_en" , & self . lp_cpu_ck_en ()) . finish () } } impl W { # [doc = "Bit 24 - lp rng clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn rng_ck_en (& mut self) -> RNG_CK_EN_W < CLK_EN_SPEC > { RNG_CK_EN_W :: new (self , 24) } # [doc = "Bit 25 - lp optdebug clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn otp_dbg_ck_en (& mut self) -> OTP_DBG_CK_EN_W < CLK_EN_SPEC > { OTP_DBG_CK_EN_W :: new (self , 25) } # [doc = "Bit 26 - lp uart clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn lp_uart_ck_en (& mut self) -> LP_UART_CK_EN_W < CLK_EN_SPEC > { LP_UART_CK_EN_W :: new (self , 26) } # [doc = "Bit 27 - lp io clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn lp_io_ck_en (& mut self) -> LP_IO_CK_EN_W < CLK_EN_SPEC > { LP_IO_CK_EN_W :: new (self , 27) } # [doc = "Bit 28 - lp ext i2c clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn lp_ext_i2c_ck_en (& mut self) -> LP_EXT_I2C_CK_EN_W < CLK_EN_SPEC > { LP_EXT_I2C_CK_EN_W :: new (self , 28) } # [doc = "Bit 29 - lp analog peri clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn lp_ana_i2c_ck_en (& mut self) -> LP_ANA_I2C_CK_EN_W < CLK_EN_SPEC > { LP_ANA_I2C_CK_EN_W :: new (self , 29) } # [doc = "Bit 30 - efuse core clk enable 1: enable clock 0: disable clock"] # [inline (always)] pub fn efuse_ck_en (& mut self) -> EFUSE_CK_EN_W < CLK_EN_SPEC > { EFUSE_CK_EN_W :: new (self , 30) } # [doc = "Bit 31 - force on lp cpu clk enable 1: enable cpu clock 0: cpu clock is controlled by pmu"] # [inline (always)] pub fn lp_cpu_ck_en (& mut self) -> LP_CPU_CK_EN_W < CLK_EN_SPEC > { LP_CPU_CK_EN_W :: new (self , 31) } } # [doc = "configure peri in lp system clk enable\n\nYou can [`read`](crate::Reg::read) this register and get [`clk_en::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`clk_en::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct CLK_EN_SPEC ; impl crate :: RegisterSpec for CLK_EN_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [`clk_en::R`](R) reader structure"] impl crate :: Readable for CLK_EN_SPEC { } # [doc = "`write(|w| ..)` method takes [`clk_en::W`](W) writer structure"] impl crate :: Writable for CLK_EN_SPEC { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; } # [doc = "`reset()` method sets CLK_EN to value 0x7f00_0000"] impl crate :: Resettable for CLK_EN_SPEC { const RESET_VALUE : u32 = 0x7f00_0000 ; }