<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4918" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4918{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4918{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4918{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4918{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_4918{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4918{left:323px;bottom:1092px;}
#t7_4918{left:341px;bottom:1083px;letter-spacing:0.18px;}
#t8_4918{left:384px;bottom:1092px;}
#t9_4918{left:402px;bottom:1083px;letter-spacing:0.16px;}
#ta_4918{left:69px;bottom:1059px;letter-spacing:-0.19px;word-spacing:-0.54px;}
#tb_4918{left:366px;bottom:1065px;}
#tc_4918{left:381px;bottom:1059px;letter-spacing:-0.28px;}
#td_4918{left:415px;bottom:1065px;}
#te_4918{left:430px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#tf_4918{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tg_4918{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_4918{left:69px;bottom:1008px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ti_4918{left:69px;bottom:394px;letter-spacing:-0.19px;word-spacing:-0.32px;}
#tj_4918{left:367px;bottom:401px;}
#tk_4918{left:383px;bottom:394px;letter-spacing:-0.31px;}
#tl_4918{left:417px;bottom:401px;}
#tm_4918{left:432px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_4918{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_4918{left:69px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_4918{left:69px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_4918{left:69px;bottom:327px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_4918{left:232px;bottom:964px;letter-spacing:0.11px;word-spacing:0.03px;}
#ts_4918{left:318px;bottom:964px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tt_4918{left:378px;bottom:945px;letter-spacing:0.13px;}
#tu_4918{left:83px;bottom:909px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tv_4918{left:237px;bottom:926px;letter-spacing:-0.15px;word-spacing:0.07px;}
#tw_4918{left:233px;bottom:909px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4918{left:366px;bottom:926px;letter-spacing:-0.12px;word-spacing:-0.86px;}
#ty_4918{left:384px;bottom:909px;letter-spacing:-0.1px;}
#tz_4918{left:466px;bottom:926px;letter-spacing:-0.13px;}
#t10_4918{left:468px;bottom:909px;letter-spacing:-0.15px;}
#t11_4918{left:649px;bottom:909px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t12_4918{left:72px;bottom:869px;letter-spacing:-0.15px;}
#t13_4918{left:208px;bottom:869px;letter-spacing:-0.15px;}
#t14_4918{left:366px;bottom:869px;letter-spacing:-0.11px;}
#t15_4918{left:449px;bottom:869px;letter-spacing:-0.13px;}
#t16_4918{left:540px;bottom:869px;letter-spacing:-0.12px;}
#t17_4918{left:540px;bottom:848px;letter-spacing:-0.12px;}
#t18_4918{left:540px;bottom:831px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t19_4918{left:540px;bottom:814px;letter-spacing:-0.11px;}
#t1a_4918{left:72px;bottom:791px;letter-spacing:-0.17px;}
#t1b_4918{left:208px;bottom:791px;letter-spacing:-0.15px;}
#t1c_4918{left:366px;bottom:791px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1d_4918{left:450px;bottom:791px;letter-spacing:-0.13px;}
#t1e_4918{left:540px;bottom:791px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1f_4918{left:72px;bottom:768px;letter-spacing:-0.17px;}
#t1g_4918{left:208px;bottom:768px;letter-spacing:-0.14px;}
#t1h_4918{left:366px;bottom:768px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1i_4918{left:450px;bottom:768px;letter-spacing:-0.13px;}
#t1j_4918{left:540px;bottom:768px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1k_4918{left:540px;bottom:747px;letter-spacing:-0.12px;}
#t1l_4918{left:540px;bottom:730px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1m_4918{left:540px;bottom:713px;letter-spacing:-0.11px;}
#t1n_4918{left:72px;bottom:690px;letter-spacing:-0.15px;}
#t1o_4918{left:208px;bottom:690px;letter-spacing:-0.15px;}
#t1p_4918{left:366px;bottom:690px;letter-spacing:-0.11px;}
#t1q_4918{left:449px;bottom:690px;letter-spacing:-0.13px;}
#t1r_4918{left:540px;bottom:690px;letter-spacing:-0.11px;}
#t1s_4918{left:72px;bottom:668px;letter-spacing:-0.18px;}
#t1t_4918{left:208px;bottom:668px;letter-spacing:-0.17px;}
#t1u_4918{left:366px;bottom:668px;letter-spacing:-0.1px;}
#t1v_4918{left:449px;bottom:668px;letter-spacing:-0.14px;}
#t1w_4918{left:540px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.72px;}
#t1x_4918{left:540px;bottom:646px;letter-spacing:-0.12px;}
#t1y_4918{left:540px;bottom:629px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1z_4918{left:540px;bottom:613px;letter-spacing:-0.11px;}
#t20_4918{left:72px;bottom:590px;letter-spacing:-0.17px;}
#t21_4918{left:208px;bottom:590px;letter-spacing:-0.16px;}
#t22_4918{left:366px;bottom:590px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t23_4918{left:449px;bottom:590px;letter-spacing:-0.13px;}
#t24_4918{left:540px;bottom:590px;letter-spacing:-0.13px;word-spacing:-0.29px;}
#t25_4918{left:72px;bottom:567px;letter-spacing:-0.16px;}
#t26_4918{left:208px;bottom:567px;letter-spacing:-0.15px;}
#t27_4918{left:366px;bottom:567px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t28_4918{left:449px;bottom:567px;letter-spacing:-0.14px;}
#t29_4918{left:540px;bottom:567px;letter-spacing:-0.11px;}
#t2a_4918{left:540px;bottom:545px;letter-spacing:-0.12px;}
#t2b_4918{left:540px;bottom:529px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2c_4918{left:540px;bottom:512px;letter-spacing:-0.11px;}
#t2d_4918{left:72px;bottom:489px;letter-spacing:-0.16px;}
#t2e_4918{left:208px;bottom:489px;letter-spacing:-0.16px;}
#t2f_4918{left:366px;bottom:489px;letter-spacing:-0.11px;}
#t2g_4918{left:449px;bottom:489px;letter-spacing:-0.13px;}
#t2h_4918{left:540px;bottom:489px;letter-spacing:-0.12px;}
#t2i_4918{left:540px;bottom:467px;letter-spacing:-0.12px;}
#t2j_4918{left:540px;bottom:451px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2k_4918{left:540px;bottom:434px;letter-spacing:-0.1px;}
#t2l_4918{left:239px;bottom:282px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2m_4918{left:325px;bottom:282px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2n_4918{left:85px;bottom:229px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2o_4918{left:247px;bottom:263px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t2p_4918{left:244px;bottom:246px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_4918{left:385px;bottom:263px;letter-spacing:-0.11px;word-spacing:-0.78px;}
#t2r_4918{left:403px;bottom:246px;letter-spacing:-0.1px;}
#t2s_4918{left:485px;bottom:263px;letter-spacing:-0.13px;}
#t2t_4918{left:487px;bottom:246px;letter-spacing:-0.15px;}
#t2u_4918{left:657px;bottom:246px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2v_4918{left:75px;bottom:206px;letter-spacing:-0.14px;}
#t2w_4918{left:211px;bottom:206px;letter-spacing:-0.14px;}
#t2x_4918{left:385px;bottom:206px;}
#t2y_4918{left:468px;bottom:206px;letter-spacing:-0.13px;}
#t2z_4918{left:559px;bottom:206px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_4918{left:559px;bottom:185px;letter-spacing:-0.11px;}
#t31_4918{left:559px;bottom:168px;letter-spacing:-0.11px;}
#t32_4918{left:559px;bottom:151px;letter-spacing:-0.12px;}

.s1_4918{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4918{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4918{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4918{font-size:13px;font-family:Verdana_b5t;color:#0860A8;}
.s5_4918{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_4918{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4918{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4918{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4918{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4918" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4918Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4918" style="-webkit-user-select: none;"><object width="935" height="1210" data="4918/4918.svg" type="image/svg+xml" id="pdf4918" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4918" class="t s1_4918">2-396 </span><span id="t2_4918" class="t s1_4918">Vol. 4 </span>
<span id="t3_4918" class="t s2_4918">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4918" class="t s3_4918">2.19.1 </span><span id="t5_4918" class="t s3_4918">MSRs Unique to Intel </span>
<span id="t6_4918" class="t s4_4918">® </span>
<span id="t7_4918" class="t s3_4918">Xeon </span>
<span id="t8_4918" class="t s4_4918">® </span>
<span id="t9_4918" class="t s3_4918">Processor MP with L3 Cache </span>
<span id="ta_4918" class="t s5_4918">The MSRs listed in Table 2-56 apply to Intel </span>
<span id="tb_4918" class="t s6_4918">® </span>
<span id="tc_4918" class="t s5_4918">Xeon </span>
<span id="td_4918" class="t s6_4918">® </span>
<span id="te_4918" class="t s5_4918">Processor MP with up to 8MB level three cache. These proces- </span>
<span id="tf_4918" class="t s5_4918">sors can be detected by enumerating the deterministic cache parameter leaf of CPUID instruction (with EAX = 4 as </span>
<span id="tg_4918" class="t s5_4918">input) to detect the presence of the third level cache, and with CPUID reporting family encoding 0FH, model </span>
<span id="th_4918" class="t s5_4918">encoding 3 or 4 (see CPUID instruction for more details). </span>
<span id="ti_4918" class="t s5_4918">The MSRs listed in Table 2-57 apply to Intel </span>
<span id="tj_4918" class="t s6_4918">® </span>
<span id="tk_4918" class="t s5_4918">Xeon </span>
<span id="tl_4918" class="t s6_4918">® </span>
<span id="tm_4918" class="t s5_4918">Processor 7100 series. These processors can be detected by </span>
<span id="tn_4918" class="t s5_4918">enumerating the deterministic cache parameter leaf of CPUID instruction (with EAX = 4 as input) to detect the </span>
<span id="to_4918" class="t s5_4918">presence of the third level cache, and with CPUID reporting family encoding 0FH, model encoding 6 (See CPUID </span>
<span id="tp_4918" class="t s5_4918">instruction for more details.). The performance monitoring MSRs listed in Table 2-57 are shared between logical </span>
<span id="tq_4918" class="t s5_4918">processors in the same core, but are replicated for each core. </span>
<span id="tr_4918" class="t s7_4918">Table 2-56. </span><span id="ts_4918" class="t s7_4918">MSRs Unique to 64-bit Intel® Xeon® Processor MP with </span>
<span id="tt_4918" class="t s7_4918">Up to an 8 MB L3 Cache </span>
<span id="tu_4918" class="t s8_4918">Register Address </span>
<span id="tv_4918" class="t s8_4918">Register Name </span>
<span id="tw_4918" class="t s8_4918">Fields and Flags </span>
<span id="tx_4918" class="t s8_4918">Model Avail- </span>
<span id="ty_4918" class="t s8_4918">ability </span>
<span id="tz_4918" class="t s8_4918">Shared/ </span>
<span id="t10_4918" class="t s8_4918">Unique </span><span id="t11_4918" class="t s8_4918">Bit Description </span>
<span id="t12_4918" class="t s9_4918">107CCH </span><span id="t13_4918" class="t s9_4918">MSR_IFSB_BUSQ0 </span><span id="t14_4918" class="t s9_4918">3, 4 </span><span id="t15_4918" class="t s9_4918">Shared </span><span id="t16_4918" class="t s9_4918">IFSB BUSQ Event Control and Counter Register (R/W) </span>
<span id="t17_4918" class="t s9_4918">See Section 20.6.6, “Performance Monitoring on 64- </span>
<span id="t18_4918" class="t s9_4918">bit Intel® Xeon® Processor MP with Up to 8-MByte L3 </span>
<span id="t19_4918" class="t s9_4918">Cache.” </span>
<span id="t1a_4918" class="t s9_4918">107CDH </span><span id="t1b_4918" class="t s9_4918">MSR_IFSB_BUSQ1 </span><span id="t1c_4918" class="t s9_4918">3, 4 </span><span id="t1d_4918" class="t s9_4918">Shared </span><span id="t1e_4918" class="t s9_4918">IFSB BUSQ Event Control and Counter Register (R/W) </span>
<span id="t1f_4918" class="t s9_4918">107CEH </span><span id="t1g_4918" class="t s9_4918">MSR_IFSB_SNPQ0 </span><span id="t1h_4918" class="t s9_4918">3, 4 </span><span id="t1i_4918" class="t s9_4918">Shared </span><span id="t1j_4918" class="t s9_4918">IFSB SNPQ Event Control and Counter Register (R/W) </span>
<span id="t1k_4918" class="t s9_4918">See Section 20.6.6, “Performance Monitoring on 64- </span>
<span id="t1l_4918" class="t s9_4918">bit Intel® Xeon® Processor MP with Up to 8-MByte L3 </span>
<span id="t1m_4918" class="t s9_4918">Cache.” </span>
<span id="t1n_4918" class="t s9_4918">107CFH </span><span id="t1o_4918" class="t s9_4918">MSR_IFSB_SNPQ1 </span><span id="t1p_4918" class="t s9_4918">3, 4 </span><span id="t1q_4918" class="t s9_4918">Shared </span><span id="t1r_4918" class="t s9_4918">IFSB SNPQ Event Control and Counter Register (R/W) </span>
<span id="t1s_4918" class="t s9_4918">107D0H </span><span id="t1t_4918" class="t s9_4918">MSR_EFSB_DRDY0 </span><span id="t1u_4918" class="t s9_4918">3, 4 </span><span id="t1v_4918" class="t s9_4918">Shared </span><span id="t1w_4918" class="t s9_4918">EFSB DRDY Event Control and Counter Register (R/W) </span>
<span id="t1x_4918" class="t s9_4918">See Section 20.6.6, “Performance Monitoring on 64- </span>
<span id="t1y_4918" class="t s9_4918">bit Intel® Xeon® Processor MP with Up to 8-MByte L3 </span>
<span id="t1z_4918" class="t s9_4918">Cache.” </span>
<span id="t20_4918" class="t s9_4918">107D1H </span><span id="t21_4918" class="t s9_4918">MSR_EFSB_DRDY1 </span><span id="t22_4918" class="t s9_4918">3, 4 </span><span id="t23_4918" class="t s9_4918">Shared </span><span id="t24_4918" class="t s9_4918">EFSB DRDY Event Control and Counter Register (R/W) </span>
<span id="t25_4918" class="t s9_4918">107D2H </span><span id="t26_4918" class="t s9_4918">MSR_IFSB_CTL6 </span><span id="t27_4918" class="t s9_4918">3, 4 </span><span id="t28_4918" class="t s9_4918">Shared </span><span id="t29_4918" class="t s9_4918">IFSB Latency Event Control Register (R/W) </span>
<span id="t2a_4918" class="t s9_4918">See Section 20.6.6, “Performance Monitoring on 64- </span>
<span id="t2b_4918" class="t s9_4918">bit Intel® Xeon® Processor MP with Up to 8-MByte L3 </span>
<span id="t2c_4918" class="t s9_4918">Cache.” </span>
<span id="t2d_4918" class="t s9_4918">107D3H </span><span id="t2e_4918" class="t s9_4918">MSR_IFSB_CNTR7 </span><span id="t2f_4918" class="t s9_4918">3, 4 </span><span id="t2g_4918" class="t s9_4918">Shared </span><span id="t2h_4918" class="t s9_4918">IFSB Latency Event Counter Register (R/W) </span>
<span id="t2i_4918" class="t s9_4918">See Section 20.6.6, “Performance Monitoring on 64- </span>
<span id="t2j_4918" class="t s9_4918">bit Intel® Xeon® Processor MP with Up to 8-MByte L3 </span>
<span id="t2k_4918" class="t s9_4918">Cache.” </span>
<span id="t2l_4918" class="t s7_4918">Table 2-57. </span><span id="t2m_4918" class="t s7_4918">MSRs Unique to Intel® Xeon® Processor 7100 Series </span>
<span id="t2n_4918" class="t s8_4918">Register Address </span>
<span id="t2o_4918" class="t s8_4918">Register Name </span>
<span id="t2p_4918" class="t s8_4918">Fields and Flags </span>
<span id="t2q_4918" class="t s8_4918">Model Avail- </span>
<span id="t2r_4918" class="t s8_4918">ability </span>
<span id="t2s_4918" class="t s8_4918">Shared/ </span>
<span id="t2t_4918" class="t s8_4918">Unique </span><span id="t2u_4918" class="t s8_4918">Bit Description </span>
<span id="t2v_4918" class="t s9_4918">107CCH </span><span id="t2w_4918" class="t s9_4918">MSR_EMON_L3_CTR_CTL0 </span><span id="t2x_4918" class="t s9_4918">6 </span><span id="t2y_4918" class="t s9_4918">Shared </span><span id="t2z_4918" class="t s9_4918">GBUSQ Event Control and Counter Register (R/W) </span>
<span id="t30_4918" class="t s9_4918">See Section 20.6.6, “Performance Monitoring on </span>
<span id="t31_4918" class="t s9_4918">64-bit Intel® Xeon® Processor MP with Up to 8- </span>
<span id="t32_4918" class="t s9_4918">MByte L3 Cache.” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
