# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v" \
"../../../../Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v" \
"../../../../Basys3_SOC.srcs/sources_1/new/clock_Library.v" \
"../../../../Basys3_SOC.srcs/sources_1/new/test_top.v" \
"../../../../Basys3_SOC.srcs/sources_1/new/Controller.v" \
"../../../../Basys3_SOC.srcs/sim_1/new/tb_shift_register_SISO_Nbit_n.v" \
"../../../../Basys3_SOC.srcs/sim_1/new/tb_shift_register_SIPO_Nbit_n.v" \
"../../../../Basys3_SOC.srcs/sim_1/new/tb_shift_register_PISO_Nbit_n.v" \
"../../../../Basys3_SOC.srcs/sim_1/new/tb_register_8bit_Nbit_n.v" \
"../../../../Basys3_SOC.srcs/sim_1/new/tb_dht11_Controller.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
