Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jun 19 12:23:07 2025
| Host         : DESKTOP-0CBU63E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_game_control_sets_placed.rpt
| Design       : snake_game
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    77 |
|    Minimum number of control sets                        |    77 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   306 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    77 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    64 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           23 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             795 |          227 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                        | new_head_x[5]_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                        | new_head_y[5]_i_1_n_0   |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG |                        | new_head_y[4]_i_1_n_0   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                        |                         |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG |                        | new_head_x[4]_i_1_n_0   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | snake_length0          | reset_IBUF              |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | p_260_in               | reset_IBUF              |                3 |             10 |         3.33 |
|  pix_clk_BUFG  |                        | h_count[9]_i_1_n_0      |                3 |             10 |         3.33 |
|  pix_clk_BUFG  | v_count0               | reset_IBUF              |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | snake_y[53][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | p_282_out              | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[10][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[14][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[11][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[21][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[16][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[18][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y                | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[23][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[15][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[13][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[24][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[17][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[12][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[19][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[20][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[22][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[34][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[50][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[48][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[35][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[28][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[25][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[37][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[30][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[38][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[41][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[43][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[45][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[40][5]_i_1_n_0 | reset_IBUF              |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_y[36][5]_i_1_n_0 | reset_IBUF              |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | snake_y[2][5]_i_1_n_0  | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[32][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[3][5]_i_1_n_0  | reset_IBUF              |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_y[27][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[47][5]_i_1_n_0 | reset_IBUF              |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | snake_y[4][5]_i_1_n_0  | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[31][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[39][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[26][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[42][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[44][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[46][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[49][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[29][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[33][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[62][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[54][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[58][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[63][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[6][5]_i_1_n_0  | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[57][5]_i_1_n_0 | reset_IBUF              |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_y[7][5]_i_1_n_0  | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[55][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[60][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[51][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[59][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[8][5]_i_1_n_0  | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[9][5]_i_1_n_0  | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[52][5]_i_1_n_0 | reset_IBUF              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_y[56][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[61][5]_i_1_n_0 | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_y[5][5]_i_1_n_0  | reset_IBUF              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                        | reset_IBUF              |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | game_clk               |                         |                4 |             16 |         4.00 |
|  pix_clk_BUFG  |                        |                         |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG |                        | game_counter[0]_i_1_n_0 |                7 |             25 |         3.57 |
+----------------+------------------------+-------------------------+------------------+----------------+--------------+


