Analysis & Synthesis report for divider
Thu Apr 06 17:33:04 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Apr 06 17:33:04 2017        ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; divider                                  ;
; Top-level Entity Name       ; divider                                  ;
; Family                      ; ACEX1K                                   ;
+-----------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                   ;
+----------------------------------------------------------------+----------------+---------------+
; Option                                                         ; Setting        ; Default Value ;
+----------------------------------------------------------------+----------------+---------------+
; Device                                                         ; EP1K100QC208-3 ;               ;
; Top-level entity name                                          ; divider        ; divider       ;
; Family name                                                    ; ACEX1K         ; Stratix       ;
; Use smart compilation                                          ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                            ; Off            ; Off           ;
; Preserve fewer node names                                      ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off            ; Off           ;
; Verilog Version                                                ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93         ; VHDL93        ;
; State Machine Processing                                       ; Auto           ; Auto          ;
; Safe State Machine                                             ; Off            ; Off           ;
; Extract Verilog State Machines                                 ; On             ; On            ;
; Extract VHDL State Machines                                    ; On             ; On            ;
; Ignore Verilog initial constructs                              ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On             ; On            ;
; Parallel Synthesis                                             ; Off            ; Off           ;
; NOT Gate Push-Back                                             ; On             ; On            ;
; Power-Up Don't Care                                            ; On             ; On            ;
; Remove Redundant Logic Cells                                   ; Off            ; Off           ;
; Remove Duplicate Registers                                     ; On             ; On            ;
; Ignore CARRY Buffers                                           ; Off            ; Off           ;
; Ignore CASCADE Buffers                                         ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off            ; Off           ;
; Ignore LCELL Buffers                                           ; Off            ; Off           ;
; Ignore SOFT Buffers                                            ; On             ; On            ;
; Limit AHDL Integers to 32 Bits                                 ; Off            ; Off           ;
; Auto Implement in ROM                                          ; Off            ; Off           ;
; Optimization Technique                                         ; Area           ; Area          ;
; Carry Chain Length                                             ; 32             ; 32            ;
; Cascade Chain Length                                           ; 2              ; 2             ;
; Auto Carry Chains                                              ; On             ; On            ;
; Auto Open-Drain Pins                                           ; On             ; On            ;
; Auto ROM Replacement                                           ; On             ; On            ;
; Auto RAM Replacement                                           ; On             ; On            ;
; Auto Clock Enable Replacement                                  ; On             ; On            ;
; Strict RAM Replacement                                         ; Off            ; Off           ;
; Auto Resource Sharing                                          ; Off            ; Off           ;
; Allow Any RAM Size For Recognition                             ; Off            ; Off           ;
; Allow Any ROM Size For Recognition                             ; Off            ; Off           ;
; Use LogicLock Constraints during Resource Balancing            ; On             ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On             ; On            ;
; HDL message level                                              ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100            ; 100           ;
; Block Design Naming                                            ; Auto           ; Auto          ;
; Synthesis Effort                                               ; Auto           ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On             ; On            ;
; Analysis & Synthesis Message Level                             ; Medium         ; Medium        ;
+----------------------------------------------------------------+----------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                    ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+
; divider.vhd                      ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/devider/divider.vhd ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Apr 06 17:33:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider -c divider
Info: Found 2 design units, including 1 entities, in source file divider.vhd
    Info: Found design unit 1: divider-structural
    Info: Found entity 1: divider
Info: Elaborating entity "divider" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at divider.vhd(26): object "adder_ovfl" assigned a value but never read
Error (10442): VHDL Process Statement error at divider.vhd(66): Process Statement must contain either a sensitivity list or a Wait Statement File: C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/devider/divider.vhd Line: 66
Error: Can't elaborate top-level user hierarchy
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 254 megabytes
    Error: Processing ended: Thu Apr 06 17:33:04 2017
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


