NDFramePage.OnPageTitleLoaded("File18:uvm_reg_mem_shared_access_seq.svh","uvm_reg_mem_shared_access_seq.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_mem_shared_access_seq.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Groups","Group"],["Sections","Section"],["Variables","Variable"]],[[159,0,2,"Shared Register and Memory Access Test Sequences","Shared_Register_and_Memory_Access_Test_Sequences"],[160,0,0,"uvm_reg_shared_access_seq","uvm_reg_shared_access_seq"],[161,0,1,"Variables","uvm_reg_shared_access_seq.Variables"],[162,0,3,"rg","uvm_reg_shared_access_seq.rg"],[163,0,0,"uvm_mem_shared_access_seq","uvm_mem_shared_access_seq"],[164,0,1,"Variables","uvm_mem_shared_access_seq.Variables"],[165,0,3,"mem","uvm_mem_shared_access_seq.mem"],[166,0,0,"uvm_reg_mem_shared_access_seq","uvm_reg_mem_shared_access_seq"],[167,0,1,"Variables","uvm_reg_mem_shared_access_seq.Variables"],[168,0,3,"model","uvm_reg_mem_shared_access_seq.model"],[169,0,3,"reg_seq","uvm_reg_mem_shared_access_seq.reg_seq"],[170,0,3,"mem_seq","uvm_reg_mem_shared_access_seq.mem_seq"]]);