<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../add1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../alu_1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="add1b.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="add1b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="add1b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="add1b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="add1b.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add1b.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="add1b.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="add1b.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="add1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="add1b.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="add1b_add1b_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add1b_add1b_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add1b_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add1b_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add1b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu_1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_1b_alu_1b_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_1b_alu_1b_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_1b_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_4b.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="alu_4b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_4b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_4b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_4b.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_4b.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_4b.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_4b.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu_4b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_4b.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_4b_alu_4b_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_4b_alu_4b_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_4b_alu_4b_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_4b_alu_4b_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_4b_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_4b_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_4b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1552482136" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1552482136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553023473" xil_pn:in_ck="6003988021222284758" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553023473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../add1b_tb_0.v"/>
      <outfile xil_pn:name="../alu_1b_test.v"/>
      <outfile xil_pn:name="../testalu_4b.v"/>
    </transform>
    <transform xil_pn:end_ts="1553023539" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8267209902357927697" xil_pn:start_ts="1553023539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553023541" xil_pn:in_ck="-6612227916183334069" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2918066521233013711" xil_pn:start_ts="1553023539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu_1b.vf"/>
      <outfile xil_pn:name="alu_4b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1552571146" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1068180623126451274" xil_pn:start_ts="1552571146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553023487" xil_pn:in_ck="-6888723919493527343" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553023486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../add1b_tb_0.v"/>
      <outfile xil_pn:name="../alu_1b_test.v"/>
      <outfile xil_pn:name="../testalu_4b.v"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu_1b.vf"/>
      <outfile xil_pn:name="alu_4b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1553023544" xil_pn:in_ck="-6888723919493527343" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7517416475143531930" xil_pn:start_ts="1553023541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_4b_alu_4b_sch_tb_beh.prj"/>
      <outfile xil_pn:name="alu_4b_alu_4b_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553023963" xil_pn:in_ck="-229498354721446375" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7702699783855931305" xil_pn:start_ts="1553023963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_4b_alu_4b_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1552429641" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1552429641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553013073" xil_pn:in_ck="-6612227916183334069" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6414163648815200023" xil_pn:start_ts="1553013071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu_1b.vf"/>
      <outfile xil_pn:name="alu_4b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1552569230" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1068180623126451274" xil_pn:start_ts="1552569230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552429643" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1552429643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552569230" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1140449551596986201" xil_pn:start_ts="1552569230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552429643" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1552429643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1552569230" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4235560527641378368" xil_pn:start_ts="1552569230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553013080" xil_pn:in_ck="4572555609250439739" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7946824589317446590" xil_pn:start_ts="1553013073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="add1b.ngr"/>
      <outfile xil_pn:name="alu_4b.jhd"/>
      <outfile xil_pn:name="alu_4b.lso"/>
      <outfile xil_pn:name="alu_4b.ngc"/>
      <outfile xil_pn:name="alu_4b.ngr"/>
      <outfile xil_pn:name="alu_4b.prj"/>
      <outfile xil_pn:name="alu_4b.stx"/>
      <outfile xil_pn:name="alu_4b.syr"/>
      <outfile xil_pn:name="alu_4b.xst"/>
      <outfile xil_pn:name="alu_4b_alu_4b_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="alu_4b_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1552429646" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905371482014" xil_pn:start_ts="1552429646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
