// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2018 PHYTEC Messtechnik GmbH
 * Author: Christian Hemp <c.hemp@phytec.de>
 */

#include <dt-bindings/sound/fsl-imx-audmux.h>
#include <dt-bindings/leds/leds-pca9532.h>
#include "imx6qdl-phytec-lcd.dtsi"

/ {
	aliases {
		rtc0 = &i2c_rtc;
	};

	chosen {
		stdout-path = &uart4;
	};

	csi_deserializer0: csi_deserializer0 {
		compatible = "ti,scan921226h";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_cam0switch>;
		status = "okay";

		enable-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
		npwrdn-gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;

		#address-cells = <1>;
		#size-cells = <0>;

		/* serial sink interface */
		port@0 {
			reg = <0>;

			des0_in: endpoint {
			};
		};

		/* parallel source interface */
		port@1 {
			reg = <1>;

			des0_out: endpoint {
			};
		};
	};

	leds2 {
		compatible = "gpio-leds";

		led1 {
			label = "red:user1";
			gpios = <&leddim 0 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "none";
			default-state = "on";
		};

		led2 {
			label = "yellow:user2";
			gpios = <&leddim 1 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "none";
			default-state = "on";
		};

		led3 {
			label = "yellow:user3";
			gpios = <&leddim 2 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "none";
			default-state = "on";
		};

		led4 {
			label = "green:user4";
			gpios = <&leddim 3 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "none";
			default-state = "on";
		};
	};

	sound_1v8: regulator-1v8 {
		compatible = "regulator-fixed";
		regulator-name = "i2s-audio-1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	sound_3v3: regulator-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "i2s-audio-3v3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	reg_vcc_cam0: regulator-cam0 {
		compatible = "regulator-fixed";
		regulator-name = "VCC_CAM0";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
	};

	reg_vcc_cam1: regulator-cam1 {
		compatible = "regulator-fixed";
		regulator-name = "VCC_CAM1";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
	};

	tlv320_mclk: oscillator {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <19200000>;
		clock-output-names = "tlv320-mclk";
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "OnboardTLV320AIC3007";
		simple-audio-card,format = "i2s";
		simple-audio-card,bitclock-master = <&dailink_master>;
		simple-audio-card,frame-master = <&dailink_master>;
		simple-audio-card,widgets =
			"Microphone", "Mic Jack",
			"Line", "Line In",
			"Line", "Line Out",
			"Speaker", "Speaker",
			"Headphone", "Headphone Jack";
		simple-audio-card,routing =
			"Line Out", "LLOUT",
			"Line Out", "RLOUT",
			"Speaker", "SPOP",
			"Speaker", "SPOM",
			"Headphone Jack", "HPLOUT",
			"Headphone Jack", "HPROUT",
			"MIC3L", "Mic Jack",
			"MIC3R", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"LINE1L", "Line In",
			"LINE1R", "Line In";

		simple-audio-card,cpu {
			sound-dai = <&ssi2>;
		};

		dailink_master: simple-audio-card,codec {
			sound-dai = <&codec>;
			clocks = <&tlv320_mclk>;
		};
	};
};

&audmux {
	status = "okay";

	ssi2 {
		fsl,audmux-port = <1>;
		fsl,port-config = <
			(IMX_AUDMUX_V2_PTCR_TFSDIR |
			IMX_AUDMUX_V2_PTCR_TFSEL(4) |
			IMX_AUDMUX_V2_PTCR_TCLKDIR |
			IMX_AUDMUX_V2_PTCR_TCSEL(4))
			IMX_AUDMUX_V2_PDCR_RXDSEL(4)
		>;
	};

	pins5 {
		fsl,audmux-port = <4>;
		fsl,port-config = <
			0x00000000
			IMX_AUDMUX_V2_PDCR_RXDSEL(1)
		>;
	};
};

&can1 {
	status = "okay";
};

&ecspi3 {
	spi@1 {
		compatible = "spidev";
		spi-max-frequency = <57600000>;
		reg = <1>;
	};

	spi@2 {
		compatible = "spidev";
		spi-max-frequency = <57600000>;
		reg = <2>;
	};
};

&fec {
	status = "okay";
};

&gpio_leds {
	user_led_gpio {
		label = "phyflex:user_led_gpio";
		gpios = <&gpio2 24 GPIO_ACTIVE_HIGH>;
		linux,default-trigger = "gpio";
	};
};

&hdmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmicec>;
	ddc-i2c-bus = <&hdmi_ddc>;
	status = "okay";
};

&i2c2 {
	status = "okay";

	codec: codec@18 {
		compatible = "ti,tlv320aic3007";
		#sound-dai-cells = <0>;
		reg = <0x18>;
		ai3x-micbias-vg = <2>;

		AVDD-supply = <&sound_3v3>;
		IOVDD-supply = <&sound_3v3>;
		DRVDD-supply = <&sound_3v3>;
		DVDD-supply = <&sound_1v8>;
	};

        polytouch: polytouch@38 {
		compatible = "edt,edt-ft5406", "edt,edt-ft5x06";
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_edt_ft5x06>;
		interrupt-parent = <&gpio7>;
		interrupts = <12 0>;
		status = "disabled";
	};

	touchctrl@41 {
		compatible = "st,stmpe811";
		reg = <0x41>;
		interrupts = <8 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio5>;
		status = "disabled";

		stmpe_touchscreen {
			compatible = "st,stmpe-ts";
			st,sample-time = <4>;
			st,mod-12b = <1>;
			st,ref-sel = <0>;
			st,adc-freq = <1>;
			st,ave-ctrl = <1>;
			st,touch-det-delay = <2>;
			st,settling = <2>;
			st,fraction-z = <7>;
			st,i-drive = <1>;
		};
	};

	i2c_rtc:rtc@51 {
		compatible = "nxp,rtc8564";
		reg = <0x51>;
	};

	leddim: leddimmer@62 {
		compatible = "nxp,pca9533";
		gpio-controller;
		#gpio-cells = <2>;
		reg = <0x62>;

		user1 {
			label = "user1";
			type = <PCA9532_TYPE_GPIO>;
		};

		user2 {
			label = "user2";
			type = <PCA9532_TYPE_GPIO>;
		};

		user3 {
			label = "user3";
			type = <PCA9532_TYPE_GPIO>;
		};

		user4 {
			label = "user4";
			type = <PCA9532_TYPE_GPIO>;
		};
	};

	adc@64 {
		compatible = "maxim,max1037";
		reg = <0x64>;
	};
};

&i2c3 {
	status = "okay";

	/* VM-011 */
	mt9p031_0: mt9p031_0@48 {
		compatible = "aptina,mt9p031";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x48>;
		status = "disabled";

		vdd-supply = <&reg_vcc_cam0>;
		vdd_io-supply = <&reg_vcc_cam0>;
		vaa-supply = <&reg_vcc_cam0>;

		clocks = <&clks IMX6QDL_CLK_CKO1>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>;

		port {
			mt9p031_ep0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				input-clock-frequency = <54000000>;
				pixel-clock-frequency = <54000000>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
				pclk-sample = <1>;
			};
		};
	};

	/* VM-010 */
	mt9v024_0: mt9v024_0@48 {
		compatible = "aptina,mt9v024";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x48>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO1>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>;

		port {
			mt9v024_ep0_0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				link-frequencies = /bits/ 64 <27000000>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
			};
		};
        };

	/* VM-009 */
	mt9m111_0: mt9m111_0@48 {
		compatible = "micron,mt9m111";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x48>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "mclk";
		phytec,invert-pixclk;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;


		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>, <54000000>;

		port {
			mt9m111_ep0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
			};
		};
	};

	/* VM-006 */
	mt9m001_0: mt9m001_0@5d {
		compatible = "aptina,mt9m001";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x5d>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO1>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>;

		port {
			mt9m001_ep0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				bus-width = <8>;
				link-frequencies = /bits/ 64
					<36000000 43200000>;
			};
		};
	};

	/* VM-008 */
	tw9910_0: tw9910_0@45 {
		compatible = "techwell,tw9910";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x45>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO1>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>;

		port {
			tw9910_ep0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				bus-width = <8>;
				mpout = <7>;
				link-frequencies = /bits/ 64 <27000000>;
			};
		};
	};

	/* VM-012 */
	vm012_0: vm012_0@48 {
		compatible = "phytec,vm012m";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;
		reg = <0x48>;
		status = "disabled";

		clocks = <&clks IMX6QDL_CLK_CKO1>;
		sysclk = <54000000>;

		assigned-clocks =
			<&clks IMX6QDL_CLK_CKO1_SEL>,
			<&clks IMX6QDL_CLK_CKO>,
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-parents =
			<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
			<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <216000000>;

		port {
			vm012_ep0: endpoint {
				remote-endpoint = <
					&ipu1_csi0_mux_from_parallel_sensor
				>;
				/* HACK: set some attribute; else BT.656 mode
				will be assumed silently */
				hsync-active = <1>;
				vsync-active = <1>;
				bus-width = <10>;
			};
		};
	};

	/* VM-050 */
	vm050_0: vm050_0@4a {
		#gpio-cells = <2>;
		compatible = "phytec,vm050";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_cam0data
			&pinctrl_cam0clk
		>;

		reg = <0x4a>;
		status = "disabled";

		port {
			vm050_ep0: endpoint {
				/* HACK: set some attribute; else BT.656 mode
				will be assumed silently */
				hsync-active = <1>;
				bus-width = <8>;
				remote-endpoint = <&ipu1_csi0_mux_from_parallel_sensor>;
			};
		};
	};
};

&ipu1_csi0_mux_from_parallel_sensor {
	remote-endpoint = <&mt9p031_ep0>;
};

&pcie {
	status = "okay";
};

&ssi2 {
	status = "okay";
};

&uart3 {
	status = "okay";
};

&uart4 {
	status = "okay";
};

&usbh1 {
	status = "okay";
};

&usbotg {
	status = "okay";
	dr_mode = "peripheral";
};

/* SD1 on baseboard */
&usdhc2 {
	status = "okay";
};

/* SD0 on baseboard */
&usdhc3 {
	status = "okay";
};
