{"vcs1":{"timestamp_begin":1700277597.490061030, "rt":9.77, "ut":8.87, "st":0.45}}
{"vcselab":{"timestamp_begin":1700277607.343334307, "rt":1.19, "ut":0.37, "st":0.17}}
{"link":{"timestamp_begin":1700277608.610611419, "rt":0.44, "ut":0.13, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700277596.807351067}
{"VCS_COMP_START_TIME": 1700277596.807351067}
{"VCS_COMP_END_TIME": 1700277617.050503515}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370184}}
{"stitch_vcselab": {"peak_mem": 240016}}
