

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Wed May 18 14:15:13 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.38|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|      9|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|      30|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      30|     10|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |mul_fu_110_p2  |     *    |      1|  0|   0|          10|          11|
    |tmp1_fu_88_p2  |     +    |      0|  0|   9|           9|           9|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      1|  0|   9|          19|          20|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   3|   0|    3|          0|
    |r_reg_130     |   8|   0|    8|          0|
    |tmp1_reg_135  |   9|   0|    9|          0|
    |y_reg_140     |  10|   0|   10|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  30|   0|   30|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+--------------+-----+-----+--------------+------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst        |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout     |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n  |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read     | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din     | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n  |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write   | out |    1|    ap_fifo   |       out_r      |    pointer   |
+--------------+-----+-----+--------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 3.58ns
ST_1: in_read [1/1] 1.86ns
:6  %in_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind

ST_1: b [1/1] 0.00ns
:7  %b = trunc i32 %in_read to i8

ST_1: r [1/1] 0.00ns
:8  %r = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_read, i32 16, i32 23)

ST_1: g [1/1] 0.00ns
:10  %g = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_read, i32 8, i32 15)

ST_1: g_cast [1/1] 0.00ns
:11  %g_cast = zext i8 %g to i9

ST_1: b_cast [1/1] 0.00ns
:12  %b_cast = zext i8 %b to i9

ST_1: tmp1 [1/1] 1.72ns
:13  %tmp1 = add i9 %b_cast, %g_cast


 <State 2>: 6.38ns
ST_2: r_cast [1/1] 0.00ns
:9  %r_cast = zext i8 %r to i10

ST_2: tmp1_cast [1/1] 0.00ns
:14  %tmp1_cast = zext i9 %tmp1 to i10

ST_2: tmp_3 [1/1] 0.00ns
:15  %tmp_3 = add i10 %tmp1_cast, %r_cast

ST_2: zext_cast [1/1] 0.00ns
:16  %zext_cast = zext i10 %tmp_3 to i22

ST_2: mul [1/1] 6.38ns
:17  %mul = mul i22 %zext_cast, 1366

ST_2: y [1/1] 0.00ns
:18  %y = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul, i32 12, i32 21)


 <State 3>: 1.86ns
ST_3: stg_17 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !12

ST_3: stg_18 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !16

ST_3: stg_19 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

ST_3: stg_20 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_21 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_22 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: y_cast [1/1] 0.00ns
:19  %y_cast = zext i10 %y to i32

ST_3: stg_24 [1/1] 1.86ns
:20  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %y_cast) nounwind

ST_3: stg_25 [1/1] 0.00ns
:21  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x3b90b78; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3b90ed8; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read   (read         ) [ 0000]
b         (trunc        ) [ 0000]
r         (partselect   ) [ 0010]
g         (partselect   ) [ 0000]
g_cast    (zext         ) [ 0000]
b_cast    (zext         ) [ 0000]
tmp1      (add          ) [ 0010]
r_cast    (zext         ) [ 0000]
tmp1_cast (zext         ) [ 0000]
tmp_3     (add          ) [ 0000]
zext_cast (zext         ) [ 0000]
mul       (mul          ) [ 0000]
y         (partselect   ) [ 0001]
stg_17    (specbitsmap  ) [ 0000]
stg_18    (specbitsmap  ) [ 0000]
stg_19    (spectopmodule) [ 0000]
stg_20    (specinterface) [ 0000]
stg_21    (specinterface) [ 0000]
stg_22    (specinterface) [ 0000]
y_cast    (zext         ) [ 0000]
stg_24    (write        ) [ 0000]
stg_25    (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="in_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="stg_24_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="10" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_24/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="b_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="0" index="3" bw="6" slack="0"/>
<pin id="65" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="g_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="0" index="3" bw="5" slack="0"/>
<pin id="75" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="g/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="g_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="g_cast/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_cast_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="1"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp1_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="1"/>
<pin id="99" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mul_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="12" slack="0"/>
<pin id="113" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="y_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="22" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="y_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="r_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="1"/>
<pin id="137" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="y_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="1"/>
<pin id="142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="40" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="42" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="42" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="42" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="83"><net_src comp="70" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="56" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="80" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="94" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="133"><net_src comp="60" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="138"><net_src comp="88" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="143"><net_src comp="116" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="126" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 }
  - Chain level:
	State 1
		g_cast : 1
		b_cast : 1
		tmp1 : 2
	State 2
		tmp_3 : 1
		zext_cast : 2
		mul : 3
		y : 4
	State 3
		stg_24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     tmp1_fu_88     |    0    |    8    |
|          |    tmp_3_fu_100    |    0    |    0    |
|----------|--------------------|---------|---------|
|   read   | in_read_read_fu_42 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  | stg_24_write_fu_48 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |       b_fu_56      |    0    |    0    |
|----------|--------------------|---------|---------|
|          |       r_fu_60      |    0    |    0    |
|partselect|       g_fu_70      |    0    |    0    |
|          |      y_fu_116      |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    g_cast_fu_80    |    0    |    0    |
|          |    b_cast_fu_84    |    0    |    0    |
|   zext   |    r_cast_fu_94    |    0    |    0    |
|          |   tmp1_cast_fu_97  |    0    |    0    |
|          |  zext_cast_fu_106  |    0    |    0    |
|          |    y_cast_fu_126   |    0    |    0    |
|----------|--------------------|---------|---------|
|    mul   |     mul_fu_110     |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    8    |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|  r_reg_130 |    8   |
|tmp1_reg_135|    9   |
|  y_reg_140 |   10   |
+------------+--------+
|    Total   |   27   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    8   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   27   |    -   |
+-----------+--------+--------+
|   Total   |   27   |    8   |
+-----------+--------+--------+
