// Seed: 1663161745
module module_0;
  id_1(
      .id_0(!id_2[1]), .id_1(), .id_2(id_2), .id_3(id_2), .id_4(1), .id_5(1)
  );
endmodule
module module_1 (
    output wire id_0
    , id_2
);
  module_0 modCall_1 ();
  assign id_0 = 1'b0;
  wire id_3, id_4;
endmodule
module module_2 (
    output wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11
);
  assign id_3 = 1;
  or primCall (id_0, id_10, id_11, id_13, id_2, id_4, id_6, id_8, id_9);
  wire id_13;
  module_0 modCall_1 ();
endmodule
