// Seed: 1751053063
module module_0;
  wire id_1;
  logic [7:0] id_2;
  assign id_2[1] = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input wire id_3,
    output supply1 id_4,
    input wor id_5,
    output wor id_6
);
  assign id_6 = 1;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    input tri id_1,
    input supply0 id_2,
    input tri id_3,
    output wor id_4,
    output tri0 id_5,
    input uwire id_6,
    output wand id_7,
    output logic id_8
);
  always @(1'b0, negedge 1) begin
    id_8 <= id_6 == id_2;
  end
  module_0();
endmodule
