{"sha": "406d683e9c342ae16b20d20cf84e3665929bd949", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDA2ZDY4M2U5YzM0MmFlMTZiMjBkMjBjZjg0ZTM2NjU5MjliZDk0OQ==", "commit": {"author": {"name": "Jakub Jelinek", "email": "jakub@redhat.com", "date": "2011-11-01T01:09:07Z"}, "committer": {"name": "Jakub Jelinek", "email": "jakub@gcc.gnu.org", "date": "2011-11-01T01:09:07Z"}, "message": "sse.md (sseintvecmode): Remove duplicate modes.\n\n\t* config/i386/sse.md (sseintvecmode): Remove duplicate modes.\n\t(sseintvecmodelower): New mode iterator.\n\t(floatv8siv8sf2, floatunsv4siv4sf2): Macroize into...\n\t(float<sseintvecmodelower><mode>2): ... this using VF1 iterator.\n\t(floatunsv4siv4sf2): Macroize into...\n\t(floatuns<sseintvecmodelower><mode>2): ... this using VF1 iterator.\n\nFrom-SVN: r180723", "tree": {"sha": "7c6b25857ac697b8b7365798db70b77b3a0294bf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7c6b25857ac697b8b7365798db70b77b3a0294bf"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/406d683e9c342ae16b20d20cf84e3665929bd949", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/406d683e9c342ae16b20d20cf84e3665929bd949", "html_url": "https://github.com/Rust-GCC/gccrs/commit/406d683e9c342ae16b20d20cf84e3665929bd949", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/406d683e9c342ae16b20d20cf84e3665929bd949/comments", "author": {"login": "jakubjelinek", "id": 9370665, "node_id": "MDQ6VXNlcjkzNzA2NjU=", "avatar_url": "https://avatars.githubusercontent.com/u/9370665?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jakubjelinek", "html_url": "https://github.com/jakubjelinek", "followers_url": "https://api.github.com/users/jakubjelinek/followers", "following_url": "https://api.github.com/users/jakubjelinek/following{/other_user}", "gists_url": "https://api.github.com/users/jakubjelinek/gists{/gist_id}", "starred_url": "https://api.github.com/users/jakubjelinek/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jakubjelinek/subscriptions", "organizations_url": "https://api.github.com/users/jakubjelinek/orgs", "repos_url": "https://api.github.com/users/jakubjelinek/repos", "events_url": "https://api.github.com/users/jakubjelinek/events{/privacy}", "received_events_url": "https://api.github.com/users/jakubjelinek/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "eac898e7edc5475a2ad7140a5240689875678685", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/eac898e7edc5475a2ad7140a5240689875678685", "html_url": "https://github.com/Rust-GCC/gccrs/commit/eac898e7edc5475a2ad7140a5240689875678685"}], "stats": {"total": 57, "additions": 33, "deletions": 24}, "files": [{"sha": "703c03d2561abb87a97ab80345b8212442cba96d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/406d683e9c342ae16b20d20cf84e3665929bd949/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/406d683e9c342ae16b20d20cf84e3665929bd949/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=406d683e9c342ae16b20d20cf84e3665929bd949", "patch": "@@ -1,3 +1,12 @@\n+2011-11-01  Jakub Jelinek  <jakub@redhat.com>\n+\n+\t* config/i386/sse.md (sseintvecmode): Remove duplicate modes.\n+\t(sseintvecmodelower): New mode iterator.\n+\t(floatv8siv8sf2, floatunsv4siv4sf2): Macroize into...\n+\t(float<sseintvecmodelower><mode>2): ... this using VF1 iterator.\n+\t(floatunsv4siv4sf2): Macroize into...\n+\t(floatuns<sseintvecmodelower><mode>2): ... this using VF1 iterator.\n+\n 2011-10-31  David S. Miller  <davem@davemloft.net>\n \n \t* config/sparc/sparc.md (cmask patterns): Allow zero operand."}, {"sha": "4bd9e6d42ec2e7c2db7cefcfc3d1d90ff12374b9", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 24, "deletions": 24, "changes": 48, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/406d683e9c342ae16b20d20cf84e3665929bd949/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/406d683e9c342ae16b20d20cf84e3665929bd949/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=406d683e9c342ae16b20d20cf84e3665929bd949", "patch": "@@ -233,12 +233,19 @@\n (define_mode_attr sseintvecmode\n   [(V8SF \"V8SI\") (V4DF \"V4DI\")\n    (V4SF \"V4SI\") (V2DF \"V2DI\")\n-   (V4DF \"V4DI\") (V8SF \"V8SI\")\n    (V8SI \"V8SI\") (V4DI \"V4DI\")\n    (V4SI \"V4SI\") (V2DI \"V2DI\")\n    (V16HI \"V16HI\") (V8HI \"V8HI\")\n    (V32QI \"V32QI\") (V16QI \"V16QI\")])\n \n+(define_mode_attr sseintvecmodelower\n+  [(V8SF \"v8si\") (V4DF \"v4di\")\n+   (V4SF \"v4si\") (V2DF \"v2di\")\n+   (V8SI \"v8si\") (V4DI \"v4di\")\n+   (V4SI \"v4si\") (V2DI \"v2di\")\n+   (V16HI \"v16hi\") (V8HI \"v8hi\")\n+   (V32QI \"v32qi\") (V16QI \"v16qi\")])\n+\n ;; Mapping of vector modes to a vector mode of double size\n (define_mode_attr ssedoublevecmode\n   [(V32QI \"V64QI\") (V16HI \"V32HI\") (V8SI \"V16SI\") (V4DI \"V8DI\")\n@@ -2224,33 +2231,26 @@\n    (set_attr \"prefix\" \"maybe_vex\")\n    (set_attr \"mode\" \"DI\")])\n \n-(define_insn \"floatv8siv8sf2\"\n-  [(set (match_operand:V8SF 0 \"register_operand\" \"=x\")\n-\t(float:V8SF (match_operand:V8SI 1 \"nonimmediate_operand\" \"xm\")))]\n-  \"TARGET_AVX\"\n-  \"vcvtdq2ps\\t{%1, %0|%0, %1}\"\n-  [(set_attr \"type\" \"ssecvt\")\n-   (set_attr \"prefix\" \"vex\")\n-   (set_attr \"mode\" \"V8SF\")])\n-\n-(define_insn \"floatv4siv4sf2\"\n-  [(set (match_operand:V4SF 0 \"register_operand\" \"=x\")\n-\t(float:V4SF (match_operand:V4SI 1 \"nonimmediate_operand\" \"xm\")))]\n+(define_insn \"float<sseintvecmodelower><mode>2\"\n+  [(set (match_operand:VF1 0 \"register_operand\" \"=x\")\n+\t(float:VF1\n+\t  (match_operand:<sseintvecmode> 1 \"nonimmediate_operand\" \"xm\")))]\n   \"TARGET_SSE2\"\n   \"%vcvtdq2ps\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"ssecvt\")\n    (set_attr \"prefix\" \"maybe_vex\")\n-   (set_attr \"mode\" \"V4SF\")])\n+   (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_expand \"floatunsv4siv4sf2\"\n+(define_expand \"floatuns<sseintvecmodelower><mode>2\"\n   [(set (match_dup 5)\n-\t(float:V4SF (match_operand:V4SI 1 \"nonimmediate_operand\" \"\")))\n+\t(float:VF1\n+\t  (match_operand:<sseintvecmode> 1 \"nonimmediate_operand\" \"\")))\n    (set (match_dup 6)\n-\t(lt:V4SF (match_dup 5) (match_dup 3)))\n+\t(lt:VF1 (match_dup 5) (match_dup 3)))\n    (set (match_dup 7)\n-\t(and:V4SF (match_dup 6) (match_dup 4)))\n-   (set (match_operand:V4SF 0 \"register_operand\" \"\")\n-\t(plus:V4SF (match_dup 5) (match_dup 7)))]\n+\t(and:VF1 (match_dup 6) (match_dup 4)))\n+   (set (match_operand:VF1 0 \"register_operand\" \"\")\n+\t(plus:VF1 (match_dup 5) (match_dup 7)))]\n   \"TARGET_SSE2\"\n {\n   REAL_VALUE_TYPE TWO32r;\n@@ -2260,12 +2260,12 @@\n   real_ldexp (&TWO32r, &dconst1, 32);\n   x = const_double_from_real_value (TWO32r, SFmode);\n \n-  operands[3] = force_reg (V4SFmode, CONST0_RTX (V4SFmode));\n-  operands[4] = force_reg (V4SFmode,\n-\t\t\t   ix86_build_const_vector (V4SFmode, 1, x));\n+  operands[3] = force_reg (<MODE>mode, CONST0_RTX (<MODE>mode));\n+  operands[4] = force_reg (<MODE>mode,\n+\t\t\t   ix86_build_const_vector (<MODE>mode, 1, x));\n \n   for (i = 5; i < 8; i++)\n-    operands[i] = gen_reg_rtx (V4SFmode);\n+    operands[i] = gen_reg_rtx (<MODE>mode);\n })\n \n (define_insn \"avx_cvtps2dq256\""}]}