//===-- XtensaISelDAGToDAG.cpp - A dag to dag inst selector for Xtensa ------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file defines an instruction selector for the Xtensa target.
//
//===----------------------------------------------------------------------===//

#include "Xtensa.h"
#include "XtensaTargetMachine.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/Support/Compiler.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"

#include "XtensaInstrInfo.h"

using namespace llvm;

/// XtensaDAGToDAGISel - Xtensa specific code to select Xtensa machine
/// instructions for SelectionDAG operations.
///
namespace {
class XtensaDAGToDAGISel : public SelectionDAGISel {
  const XtensaSubtarget &Subtarget;

public:
  explicit XtensaDAGToDAGISel(XtensaTargetMachine &TM, CodeGenOpt::Level OptLevel)
      : SelectionDAGISel(TM, OptLevel), Subtarget(*TM.getSubtargetImpl()) {}

  void Select(SDNode *N) override;

  bool SelectAddr(SDValue Addr, SDValue &Base, SDValue &Offset);

  virtual StringRef getPassName() const override {
    return "Xtensa DAG->DAG Pattern Instruction Selection";
  }

private:
  SDNode *SelectMoveImmediate(SDNode *N);
  SDNode *SelectConditionalBranch(SDNode *N);

// Include the pieces autogenerated from the target description.
#include "XtensaGenDAGISel.inc"
};
} // end anonymous namespace

bool XtensaDAGToDAGISel::SelectAddr(SDValue Addr, SDValue &Base, SDValue &Offset) {
  errs() << "doing select addr on ";
  Addr.dump();
  if (FrameIndexSDNode *FIN = dyn_cast<FrameIndexSDNode>(Addr)) {
    EVT PtrVT = getTargetLowering()->getPointerTy(CurDAG->getDataLayout());
    Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), PtrVT);
    Offset = CurDAG->getTargetConstant(0, Addr, MVT::i32);
    return true;
  }
  if (Addr.getOpcode() == ISD::TargetExternalSymbol ||
      Addr.getOpcode() == ISD::TargetGlobalAddress ||
      Addr.getOpcode() == ISD::TargetGlobalTLSAddress) {
    return false; // direct calls.
  }

  Base = Addr;
  Offset = CurDAG->getTargetConstant(0, Addr, MVT::i32);
  return true;
}

SDNode *XtensaDAGToDAGISel::SelectMoveImmediate(SDNode *N) {
  // Make sure the immediate size is supported.
  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N);
  uint64_t ImmVal = ConstVal->getZExtValue();
  uint64_t SupportedMask = 0xfffffffff;
  if ((ImmVal & SupportedMask) != ImmVal) {
    // TODO HMM. we need to check if this returns?
    SelectCode(N);
    return nullptr;
  }

  // Select the low part of the immediate move.
  uint64_t LoMask = 0xffff;
  uint64_t HiMask = 0xffff0000;
  uint64_t ImmLo = (ImmVal & LoMask);
  uint64_t ImmHi = (ImmVal & HiMask);
  SDValue ConstLo = CurDAG->getTargetConstant(ImmLo, N, MVT::i32);
  MachineSDNode *Move =
      CurDAG->getMachineNode(Xtensa::MOVLOi16, N, MVT::i32, ConstLo);

  // Select the low part of the immediate move, if needed.
  if (ImmHi) {
    SDValue ConstHi = CurDAG->getTargetConstant(13, N, MVT::i32);
    Move = CurDAG->getMachineNode(Xtensa::MOVHIi16, N, MVT::i32, SDValue(Move, 0),
                                  ConstHi);
  }

  return Move;
}

SDNode *XtensaDAGToDAGISel::SelectConditionalBranch(SDNode *N) {
  return nullptr;

  /*
  SDValue Chain = N->getOperand(0);
  SDValue Cond = N->getOperand(1);
  SDValue LHS = N->getOperand(2);
  SDValue RHS = N->getOperand(3);
  SDValue Target = N->getOperand(4);
  
  // Generate a comparison instruction.
  EVT CompareTys[] = { MVT::Other, MVT::Glue };
  SDVTList CompareVT = CurDAG->getVTList(CompareTys);
  SDValue CompareOps[] = {LHS, RHS, Chain};
  SDNode *Compare = CurDAG->getMachineNode(Xtensa::CMP, N, CompareVT, CompareOps);
  
  // Generate a predicated branch instruction.
  CondCodeSDNode *CC = cast<CondCodeSDNode>(Cond.getNode());
  SDValue CCVal = CurDAG->getTargetConstant(CC->get(), N, MVT::i32);
  SDValue BranchOps[] = {CCVal, Target, SDValue(Compare, 0),
                         SDValue(Compare, 1)};
  return CurDAG->getMachineNode(Xtensa::Bcc, N, MVT::Other, BranchOps);
  */
}

void XtensaDAGToDAGISel::Select(SDNode *N) {
  SDNode *replacement = nullptr;

  errs() << "Doing select";
  N->dump();
  switch (N->getOpcode()) {
  case ISD::Constant:
    replacement = SelectMoveImmediate(N);
    break;
  case ISD::BR_CC:
    replacement = SelectConditionalBranch(N);
    break;
  }
  if(replacement) {
    ReplaceNode(N, replacement);
  } else {
    return SelectCode(N);
  }
}

/// createXtensaISelDag - This pass converts a legalized DAG into a
/// Xtensa-specific DAG, ready for instruction scheduling.
///
FunctionPass *llvm::createXtensaISelDag(XtensaTargetMachine &TM,
                                     CodeGenOpt::Level OptLevel) {
  return new XtensaDAGToDAGISel(TM, OptLevel);
}
