vendor_name = ModelSim
source_file = 1, //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula04/Parte3/CounterDown4.vhd
source_file = 1, //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula04/Parte3/Waveform.vwf
source_file = 1, //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula04/Parte3/CounterUpDown4.vhd
source_file = 1, //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula04/Parte3/Waveform1.vwf
source_file = 1, //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula04/Parte3/Counter_Demo.bdf
source_file = 1, //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula04/Parte3/CounterLoadUpDown4.vhd
source_file = 1, //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula04/Parte3/Waveform2.vwf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, //mac/Home/Desktop/1Ano/2Semestre/LSD/Aulas/aula04/Parte3/db/Counter_Demo.cbx.xml
design_name = hard_block
design_name = CounterLoadUpDown4
instance = comp, \count[0]~output\, count[0]~output, CounterLoadUpDown4, 1
instance = comp, \count[1]~output\, count[1]~output, CounterLoadUpDown4, 1
instance = comp, \count[2]~output\, count[2]~output, CounterLoadUpDown4, 1
instance = comp, \count[3]~output\, count[3]~output, CounterLoadUpDown4, 1
instance = comp, \clk~input\, clk~input, CounterLoadUpDown4, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, CounterLoadUpDown4, 1
instance = comp, \reset~input\, reset~input, CounterLoadUpDown4, 1
instance = comp, \enable~input\, enable~input, CounterLoadUpDown4, 1
instance = comp, \dataIn[0]~input\, dataIn[0]~input, CounterLoadUpDown4, 1
instance = comp, \load~input\, load~input, CounterLoadUpDown4, 1
instance = comp, \s_count~2\, s_count~2, CounterLoadUpDown4, 1
instance = comp, \s_count~3\, s_count~3, CounterLoadUpDown4, 1
instance = comp, \s_count[0]\, s_count[0], CounterLoadUpDown4, 1
instance = comp, \dataIn[1]~input\, dataIn[1]~input, CounterLoadUpDown4, 1
instance = comp, \s_count~5\, s_count~5, CounterLoadUpDown4, 1
instance = comp, \upDown~input\, upDown~input, CounterLoadUpDown4, 1
instance = comp, \s_count~4\, s_count~4, CounterLoadUpDown4, 1
instance = comp, \s_count~6\, s_count~6, CounterLoadUpDown4, 1
instance = comp, \s_count[1]\, s_count[1], CounterLoadUpDown4, 1
instance = comp, \Add0~0\, Add0~0, CounterLoadUpDown4, 1
instance = comp, \Add0~1\, Add0~1, CounterLoadUpDown4, 1
instance = comp, \Add0~2\, Add0~2, CounterLoadUpDown4, 1
instance = comp, \s_count[2]~8\, s_count[2]~8, CounterLoadUpDown4, 1
instance = comp, \s_count[2]~10\, s_count[2]~10, CounterLoadUpDown4, 1
instance = comp, \s_count[2]~11\, s_count[2]~11, CounterLoadUpDown4, 1
instance = comp, \dataIn[2]~input\, dataIn[2]~input, CounterLoadUpDown4, 1
instance = comp, \s_count~13\, s_count~13, CounterLoadUpDown4, 1
instance = comp, \s_count[2]\, s_count[2], CounterLoadUpDown4, 1
instance = comp, \s_count[3]~14\, s_count[3]~14, CounterLoadUpDown4, 1
instance = comp, \dataIn[3]~input\, dataIn[3]~input, CounterLoadUpDown4, 1
instance = comp, \s_count[3]\, s_count[3], CounterLoadUpDown4, 1
