# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mayo_keygen.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mayo_keygen.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../mayo_keygen.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../mayo_keygen.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "/opt/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../mayo_keygen.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v" \
"../../../../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper_test.v" \
"../../../../../../src/hdl/SABER_HW/Verilog_src/Keccak_Core/tb_SHA_SHAKE_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
