[p PRO_MODE GLOBOPT AUTOSTATIC PIC14 PIC14E SPEEDOPT ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F1503 ]
"127 C:\Program Files\HI-TECH Software\PICC\9.83\include\pic16f1503.h
[s S28 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S36 . 1 `S28 1 . 1 0 ]
"173
[s S59 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S61 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S67 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S81 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S83 . 1 `S81 1 . 1 0 ]
"216
[s S99 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S108 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S113 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S138 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S147 . 1 `S138 1 . 1 0 ]
"270
[s S166 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S175 . 1 `S166 1 . 1 0 ]
"297
[s S193 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S202 . 1 `S193 1 . 1 0 ]
"319
[s S219 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S228 . 1 `S219 1 . 1 0 ]
"339
[s S243 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S246 . 1 `S243 1 . 1 0 ]
"374
[s S264 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S271 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S277 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S303 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S311 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S314 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S339 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S343 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S351 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S374 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S383 . 1 `S374 1 . 1 0 ]
"500
[s S402 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S411 . 1 `S402 1 . 1 0 ]
"528
[s S429 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S438 . 1 `S429 1 . 1 0 ]
"551
[s S455 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S464 . 1 `S455 1 . 1 0 ]
"572
[s S479 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S482 . 1 `S479 1 . 1 0 ]
"599
[s S499 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S506 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S513 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S539 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S548 . 1 `S539 1 . 1 0 ]
"663
[s S567 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S570 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S577 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S598 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S603 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S611 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"722
[s S634 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S643 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S646 . 1 `S634 1 . 1 0 `S643 1 . 1 0 ]
"772
[s S675 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S680 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S688 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S691 . 1 `S675 1 . 1 0 `S680 1 . 1 0 `S688 1 . 1 0 ]
"804
[s S716 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S722 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S727 . 1 `S716 1 . 1 0 `S722 1 . 1 0 ]
"830
[s S747 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S750 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S756 . 1 `S747 1 . 1 0 `S750 1 . 1 0 ]
"859
[s S775 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S784 . 1 `S775 1 . 1 0 ]
"883
[s S803 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S812 . 1 `S803 1 . 1 0 ]
"915
[s S832 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S841 . 1 `S832 1 . 1 0 ]
"945
[s S860 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S868 . 1 `uc 1 C1NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH 1 0 :2:4 
]
[u S872 . 1 `S860 1 . 1 0 `S868 1 . 1 0 ]
"974
[s S896 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S905 . 1 `S896 1 . 1 0 ]
"1004
[s S924 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S932 . 1 `uc 1 C2NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH 1 0 :2:4 
]
[u S936 . 1 `S924 1 . 1 0 `S932 1 . 1 0 ]
"1029
[s S955 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S958 . 1 `S955 1 . 1 0 ]
"1047
[s S968 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S973 . 1 `S968 1 . 1 0 ]
"1070
[s S986 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S993 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S996 . 1 `S986 1 . 1 0 `S993 1 . 1 0 ]
"1103
[s S1017 . 1 `uc 1 DACNSS 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS0 1 0 :1:2 
`uc 1 DACPSS1 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 DACOE 1 0 :1:5 
`uc 1 DACLPS 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[s S1026 . 1 `uc 1 . 1 0 :2:0 
`uc 1 DACPSS 1 0 :2:2 
]
[u S1029 . 1 `S1017 1 . 1 0 `S1026 1 . 1 0 ]
"1136
[s S1051 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
]
[s S1058 . 1 `uc 1 DACR 1 0 :5:0 
]
[u S1060 . 1 `S1051 1 . 1 0 `S1058 1 . 1 0 ]
"1161
[s S1079 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S1087 . 1 `S1079 1 . 1 0 ]
"1187
[s S1103 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S1112 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S1114 . 1 `S1103 1 . 1 0 `S1112 1 . 1 0 ]
"1212
[s S1134 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1143 . 1 `S1134 1 . 1 0 ]
"1234
[s S1157 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S1159 . 1 `S1157 1 . 1 0 ]
"1253
[s S1167 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S1169 . 1 `S1167 1 . 1 0 ]
"1283
[s S1184 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[u S1193 . 1 `S1184 1 . 1 0 ]
"1307
[s S1209 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S1211 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S1214 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1333
[s S1230 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S1237 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S1239 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1358
[s S1259 . 1 `uc 1 WPUC0 1 0 :1:0 
`uc 1 WPUC1 1 0 :1:1 
`uc 1 WPUC2 1 0 :1:2 
`uc 1 WPUC3 1 0 :1:3 
`uc 1 WPUC4 1 0 :1:4 
`uc 1 WPUC5 1 0 :1:5 
]
[s S1266 . 1 `uc 1 WPUC 1 0 :6:0 
]
[u S1268 . 1 `S1259 1 . 1 0 `S1266 1 . 1 0 ]
"1401
[s S1293 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S1302 . 1 `S1293 1 . 1 0 ]
"1429
[s S1324 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S1333 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S1335 . 1 `S1324 1 . 1 0 `S1333 1 . 1 0 ]
"1459
[s S1359 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S1368 . 1 `S1359 1 . 1 0 ]
"1486
[s S1389 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S1398 . 1 `S1389 1 . 1 0 ]
"1515
[s S1417 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S1424 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S1426 . 1 `S1417 1 . 1 0 `S1424 1 . 1 0 ]
"1540
[s S1446 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S1453 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S1455 . 1 `S1446 1 . 1 0 `S1453 1 . 1 0 ]
"1565
[s S1475 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S1482 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S1484 . 1 `S1475 1 . 1 0 `S1482 1 . 1 0 ]
"1599
[s S1506 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S1515 . 1 `S1506 1 . 1 0 ]
"1625
[s S1536 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S1545 . 1 `S1536 1 . 1 0 ]
"1647
[s S1562 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1571 . 1 `S1562 1 . 1 0 ]
"1677
[s S1593 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S1602 . 1 `S1593 1 . 1 0 ]
"1703
[s S1623 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S1632 . 1 `S1623 1 . 1 0 ]
"1720
[s S1645 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S1654 . 1 `S1645 1 . 1 0 ]
"1748
[s S1673 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S1682 . 1 `S1673 1 . 1 0 ]
"1772
[s S1700 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S1709 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S1713 . 1 `S1700 1 . 1 0 `S1709 1 . 1 0 ]
"1802
[s S1733 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S1741 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S1750 . 1 `S1733 1 . 1 0 `S1741 1 . 1 0 ]
"1837
[s S1780 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S1789 . 1 `S1780 1 . 1 0 ]
"1861
[s S1807 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S1816 . 1 `S1807 1 . 1 0 ]
"1881
[s S1831 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S1839 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S1848 . 1 `S1831 1 . 1 0 `S1839 1 . 1 0 ]
"1916
[s S1878 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S1887 . 1 `S1878 1 . 1 0 ]
"1940
[s S1905 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S1914 . 1 `S1905 1 . 1 0 ]
"1960
[s S1929 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S1937 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S1946 . 1 `S1929 1 . 1 0 `S1937 1 . 1 0 ]
"1995
[s S1976 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S1985 . 1 `S1976 1 . 1 0 ]
"2019
[s S2003 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S2012 . 1 `S2003 1 . 1 0 ]
"2039
[s S2027 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S2035 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S2044 . 1 `S2027 1 . 1 0 `S2035 1 . 1 0 ]
"2074
[s S2074 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S2083 . 1 `S2074 1 . 1 0 ]
"2098
[s S2101 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S2110 . 1 `S2101 1 . 1 0 ]
"2127
[s S2129 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S2131 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S2138 . 1 `S2129 1 . 1 0 `S2131 1 . 1 0 ]
"2152
[s S2158 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S2160 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S2167 . 1 `S2158 1 . 1 0 `S2160 1 . 1 0 ]
"2178
[s S2187 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S2196 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S2198 . 1 `S2187 1 . 1 0 `S2196 1 . 1 0 ]
"2207
[s S2221 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S2228 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S2234 . 1 `S2221 1 . 1 0 `S2228 1 . 1 0 ]
"2236
[s S2258 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S2266 . 1 `S2258 1 . 1 0 ]
"2260
[s S2280 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S2283 . 1 `S2280 1 . 1 0 ]
"2281
[s S2298 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S2307 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S2316 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S2318 . 1 `S2298 1 . 1 0 `S2307 1 . 1 0 `S2316 1 . 1 0 ]
"2326
[s S2349 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S2356 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S2363 . 1 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
"2362
[s S2388 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2397 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2406 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S2411 . 1 `S2388 1 . 1 0 `S2397 1 . 1 0 `S2406 1 . 1 0 ]
"2409
[s S2446 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S2454 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S2462 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S2466 . 1 `S2446 1 . 1 0 `S2454 1 . 1 0 `S2462 1 . 1 0 ]
"2455
[s S2500 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S2509 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2518 . 1 `S2500 1 . 1 0 `S2509 1 . 1 0 ]
"2500
[s S2549 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S2558 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2567 . 1 `S2549 1 . 1 0 `S2509 1 . 1 0 ]
"2545
[s S2598 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S2607 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2616 . 1 `S2598 1 . 1 0 `S2509 1 . 1 0 ]
"2590
[s S2647 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S2656 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S2665 . 1 `S2647 1 . 1 0 `S2656 1 . 1 0 ]
"2635
[s S2696 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S2705 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S2714 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S2716 . 1 `S2696 1 . 1 0 `S2307 1 . 1 0 `S2714 1 . 1 0 ]
"2680
[s S2747 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S2754 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S2761 . 1 `S2747 1 . 1 0 `S2356 1 . 1 0 ]
"2716
[s S2786 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2795 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2804 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S2809 . 1 `S2786 1 . 1 0 `S2397 1 . 1 0 `S2804 1 . 1 0 ]
"2763
[s S2844 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S2852 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S2860 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S2864 . 1 `S2844 1 . 1 0 `S2454 1 . 1 0 `S2860 1 . 1 0 ]
"2809
[s S2898 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S2907 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2916 . 1 `S2898 1 . 1 0 `S2509 1 . 1 0 ]
"2854
[s S2947 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S2956 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S2965 . 1 `S2947 1 . 1 0 `S2509 1 . 1 0 ]
"2899
[s S2996 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S3005 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S3014 . 1 `S2996 1 . 1 0 `S2509 1 . 1 0 ]
"2944
[s S3045 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S3054 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S3063 . 1 `S3045 1 . 1 0 `S2656 1 . 1 0 ]
"2983
[s S3086 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S3088 . 1 `S3086 1 . 1 0 ]
"2998
[s S3097 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S3101 . 1 `S3097 1 . 1 0 ]
"3014
[s S3110 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S3112 . 1 `S3110 1 . 1 0 ]
"3025
[s S3118 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S3120 . 1 `S3118 1 . 1 0 ]
"3053
[s S3130 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S3132 . 1 `S3130 1 . 1 0 ]
"3070
[s S3139 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S3141 . 1 `S3139 1 . 1 0 ]
"127
[s S3155 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S3163 . 1 `S28 1 . 1 0 ]
"173
[s S3178 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S3180 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S3186 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S3192 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S3194 . 1 `S81 1 . 1 0 ]
"216
[s S3208 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S3217 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S3222 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S3233 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3242 . 1 `S138 1 . 1 0 ]
"270
[s S3252 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3261 . 1 `S166 1 . 1 0 ]
"297
[s S3270 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S3279 . 1 `S193 1 . 1 0 ]
"319
[s S3287 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3296 . 1 `S219 1 . 1 0 ]
"339
[s S3302 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S3305 . 1 `S243 1 . 1 0 ]
"374
[s S3320 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S3327 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S3333 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S3346 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S3354 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S3357 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S3371 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S3375 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S3383 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S3394 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3403 . 1 `S374 1 . 1 0 ]
"500
[s S3413 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3422 . 1 `S402 1 . 1 0 ]
"528
[s S3431 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S3440 . 1 `S429 1 . 1 0 ]
"551
[s S3448 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3457 . 1 `S455 1 . 1 0 ]
"572
[s S3463 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S3466 . 1 `S479 1 . 1 0 ]
"599
[s S3480 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S3487 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S3494 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S3506 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S3515 . 1 `S539 1 . 1 0 ]
"663
[s S3525 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S3528 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S3535 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S3546 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S3551 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S3559 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"722
[s S3569 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S3578 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S3581 . 1 `S634 1 . 1 0 `S643 1 . 1 0 ]
"772
[s S3598 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S3603 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S3611 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S3614 . 1 `S675 1 . 1 0 `S680 1 . 1 0 `S688 1 . 1 0 ]
"804
[s S3623 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S3629 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S3634 . 1 `S716 1 . 1 0 `S722 1 . 1 0 ]
"830
[s S3643 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S3646 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S3652 . 1 `S747 1 . 1 0 `S750 1 . 1 0 ]
"859
[s S3662 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3671 . 1 `S775 1 . 1 0 ]
"883
[s S3681 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3690 . 1 `S803 1 . 1 0 ]
"915
[s S3701 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S3710 . 1 `S832 1 . 1 0 ]
"945
[s S3720 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S3728 . 1 `uc 1 C1NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH 1 0 :2:4 
]
[u S3732 . 1 `S860 1 . 1 0 `S868 1 . 1 0 ]
"974
[s S3744 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S3753 . 1 `S896 1 . 1 0 ]
"1004
[s S3763 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S3771 . 1 `uc 1 C2NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH 1 0 :2:4 
]
[u S3775 . 1 `S924 1 . 1 0 `S932 1 . 1 0 ]
"1029
[s S3782 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S3785 . 1 `S955 1 . 1 0 ]
"1047
[s S3792 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S3797 . 1 `S968 1 . 1 0 ]
"1070
[s S3805 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S3812 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S3815 . 1 `S986 1 . 1 0 `S993 1 . 1 0 ]
"1103
[s S3826 . 1 `uc 1 DACNSS 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS0 1 0 :1:2 
`uc 1 DACPSS1 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 DACOE 1 0 :1:5 
`uc 1 DACLPS 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[s S3835 . 1 `uc 1 . 1 0 :2:0 
`uc 1 DACPSS 1 0 :2:2 
]
[u S3838 . 1 `S1017 1 . 1 0 `S1026 1 . 1 0 ]
"1136
[s S3848 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
]
[s S3855 . 1 `uc 1 DACR 1 0 :5:0 
]
[u S3857 . 1 `S1051 1 . 1 0 `S1058 1 . 1 0 ]
"1161
[s S3867 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S3875 . 1 `S1079 1 . 1 0 ]
"1187
[s S3883 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S3892 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S3894 . 1 `S1103 1 . 1 0 `S1112 1 . 1 0 ]
"1212
[s S3903 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S3912 . 1 `S1134 1 . 1 0 ]
"1234
[s S3917 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S3919 . 1 `S1157 1 . 1 0 ]
"1253
[s S3925 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S3927 . 1 `S1167 1 . 1 0 ]
"1283
[s S3940 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[u S3949 . 1 `S1184 1 . 1 0 ]
"1307
[s S3956 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S3958 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S3961 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1333
[s S3972 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S3979 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S3981 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1358
[s S3992 . 1 `uc 1 WPUC0 1 0 :1:0 
`uc 1 WPUC1 1 0 :1:1 
`uc 1 WPUC2 1 0 :1:2 
`uc 1 WPUC3 1 0 :1:3 
`uc 1 WPUC4 1 0 :1:4 
`uc 1 WPUC5 1 0 :1:5 
]
[s S3999 . 1 `uc 1 WPUC 1 0 :6:0 
]
[u S4001 . 1 `S1259 1 . 1 0 `S1266 1 . 1 0 ]
"1401
[s S4017 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S4026 . 1 `S1293 1 . 1 0 ]
"1429
[s S4039 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S4048 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S4050 . 1 `S1324 1 . 1 0 `S1333 1 . 1 0 ]
"1459
[s S4063 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S4072 . 1 `S1359 1 . 1 0 ]
"1486
[s S4084 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S4093 . 1 `S1389 1 . 1 0 ]
"1515
[s S4103 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S4110 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S4112 . 1 `S1417 1 . 1 0 `S1424 1 . 1 0 ]
"1540
[s S4123 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S4130 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S4132 . 1 `S1446 1 . 1 0 `S1453 1 . 1 0 ]
"1565
[s S4143 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S4150 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S4152 . 1 `S1475 1 . 1 0 `S1482 1 . 1 0 ]
"1599
[s S4165 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S4174 . 1 `S1506 1 . 1 0 ]
"1625
[s S4186 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S4195 . 1 `S1536 1 . 1 0 ]
"1647
[s S4203 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4212 . 1 `S1562 1 . 1 0 ]
"1677
[s S4225 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S4234 . 1 `S1593 1 . 1 0 ]
"1703
[s S4246 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S4255 . 1 `S1623 1 . 1 0 ]
"1720
[s S4259 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S4268 . 1 `S1645 1 . 1 0 ]
"1748
[s S4278 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S4287 . 1 `S1673 1 . 1 0 ]
"1772
[s S4296 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S4305 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S4309 . 1 `S1700 1 . 1 0 `S1709 1 . 1 0 ]
"1802
[s S4316 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S4324 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S4333 . 1 `S1733 1 . 1 0 `S1741 1 . 1 0 ]
"1837
[s S4346 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S4355 . 1 `S1780 1 . 1 0 ]
"1861
[s S4364 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S4373 . 1 `S1807 1 . 1 0 ]
"1881
[s S4379 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S4387 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S4396 . 1 `S1831 1 . 1 0 `S1839 1 . 1 0 ]
"1916
[s S4409 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S4418 . 1 `S1878 1 . 1 0 ]
"1940
[s S4427 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S4436 . 1 `S1905 1 . 1 0 ]
"1960
[s S4442 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S4450 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S4459 . 1 `S1929 1 . 1 0 `S1937 1 . 1 0 ]
"1995
[s S4472 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S4481 . 1 `S1976 1 . 1 0 ]
"2019
[s S4490 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S4499 . 1 `S2003 1 . 1 0 ]
"2039
[s S4505 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S4513 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S4522 . 1 `S2027 1 . 1 0 `S2035 1 . 1 0 ]
"2074
[s S4535 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S4544 . 1 `S2074 1 . 1 0 ]
"2098
[s S4553 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S4562 . 1 `S2101 1 . 1 0 ]
"2127
[s S4572 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S4574 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S4581 . 1 `S2129 1 . 1 0 `S2131 1 . 1 0 ]
"2152
[s S4592 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S4594 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S4601 . 1 `S2158 1 . 1 0 `S2160 1 . 1 0 ]
"2178
[s S4612 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S4621 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S4623 . 1 `S2187 1 . 1 0 `S2196 1 . 1 0 ]
"2207
[s S4635 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S4642 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S4648 . 1 `S2221 1 . 1 0 `S2228 1 . 1 0 ]
"2236
[s S4659 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S4667 . 1 `S2258 1 . 1 0 ]
"2260
[s S4673 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S4676 . 1 `S2280 1 . 1 0 ]
"2281
[s S4688 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S4697 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S4706 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S4708 . 1 `S2298 1 . 1 0 `S2307 1 . 1 0 `S2316 1 . 1 0 ]
"2326
[s S4719 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S4726 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S4733 . 1 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
"2362
[s S4744 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S4753 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S4762 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S4767 . 1 `S2388 1 . 1 0 `S2397 1 . 1 0 `S2406 1 . 1 0 ]
"2409
[s S4779 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S4787 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S4795 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S4799 . 1 `S2446 1 . 1 0 `S2454 1 . 1 0 `S2462 1 . 1 0 ]
"2455
[s S4813 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S4822 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S4831 . 1 `S2500 1 . 1 0 `S2509 1 . 1 0 ]
"2500
[s S4844 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S4853 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S4862 . 1 `S2549 1 . 1 0 `S2509 1 . 1 0 ]
"2545
[s S4875 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S4884 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S4893 . 1 `S2598 1 . 1 0 `S2509 1 . 1 0 ]
"2590
[s S4906 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S4915 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S4924 . 1 `S2647 1 . 1 0 `S2656 1 . 1 0 ]
"2635
[s S4937 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S4946 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S4955 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S4957 . 1 `S2696 1 . 1 0 `S2307 1 . 1 0 `S2714 1 . 1 0 ]
"2680
[s S4968 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S4975 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S4982 . 1 `S2747 1 . 1 0 `S2356 1 . 1 0 ]
"2716
[s S4993 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S5002 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S5011 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S5016 . 1 `S2786 1 . 1 0 `S2397 1 . 1 0 `S2804 1 . 1 0 ]
"2763
[s S5028 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S5036 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S5044 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S5048 . 1 `S2844 1 . 1 0 `S2454 1 . 1 0 `S2860 1 . 1 0 ]
"2809
[s S5062 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S5071 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S5080 . 1 `S2898 1 . 1 0 `S2509 1 . 1 0 ]
"2854
[s S5093 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S5102 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S5111 . 1 `S2947 1 . 1 0 `S2509 1 . 1 0 ]
"2899
[s S5124 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S5133 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S5142 . 1 `S2996 1 . 1 0 `S2509 1 . 1 0 ]
"2944
[s S5155 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S5164 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S5173 . 1 `S3045 1 . 1 0 `S2656 1 . 1 0 ]
"2983
[s S5178 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S5180 . 1 `S3086 1 . 1 0 ]
"2998
[s S5187 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S5191 . 1 `S3097 1 . 1 0 ]
"3014
[s S5196 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S5198 . 1 `S3110 1 . 1 0 ]
"3025
[s S5202 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S5204 . 1 `S3118 1 . 1 0 ]
"3053
[s S5212 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S5214 . 1 `S3130 1 . 1 0 ]
"3070
[s S5219 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S5221 . 1 `S3139 1 . 1 0 ]
"14 interrupts.c
[v F2648 `(v  1 t 0 ]
"127 C:\Program Files\HI-TECH Software\PICC\9.83\include\pic16f1503.h
[s S5235 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S5243 . 1 `S28 1 . 1 0 ]
"173
[s S5258 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S5260 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S5266 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S5272 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S5274 . 1 `S81 1 . 1 0 ]
"216
[s S5288 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S5297 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S5302 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S5313 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5322 . 1 `S138 1 . 1 0 ]
"270
[s S5332 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5341 . 1 `S166 1 . 1 0 ]
"297
[s S5350 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S5359 . 1 `S193 1 . 1 0 ]
"319
[s S5367 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5376 . 1 `S219 1 . 1 0 ]
"339
[s S5382 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S5385 . 1 `S243 1 . 1 0 ]
"374
[s S5400 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S5407 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S5413 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S5426 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S5434 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S5437 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S5451 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S5455 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S5463 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S5474 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5483 . 1 `S374 1 . 1 0 ]
"500
[s S5493 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5502 . 1 `S402 1 . 1 0 ]
"528
[s S5511 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S5520 . 1 `S429 1 . 1 0 ]
"551
[s S5528 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5537 . 1 `S455 1 . 1 0 ]
"572
[s S5543 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S5546 . 1 `S479 1 . 1 0 ]
"599
[s S5560 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S5567 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S5574 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S5586 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S5595 . 1 `S539 1 . 1 0 ]
"663
[s S5605 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S5608 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S5615 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S5626 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S5631 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S5639 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"722
[s S5649 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S5658 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S5661 . 1 `S634 1 . 1 0 `S643 1 . 1 0 ]
"772
[s S5678 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S5683 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S5691 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S5694 . 1 `S675 1 . 1 0 `S680 1 . 1 0 `S688 1 . 1 0 ]
"804
[s S5703 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S5709 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S5714 . 1 `S716 1 . 1 0 `S722 1 . 1 0 ]
"830
[s S5723 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S5726 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S5732 . 1 `S747 1 . 1 0 `S750 1 . 1 0 ]
"859
[s S5742 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5751 . 1 `S775 1 . 1 0 ]
"883
[s S5761 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5770 . 1 `S803 1 . 1 0 ]
"915
[s S5781 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S5790 . 1 `S832 1 . 1 0 ]
"945
[s S5800 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S5808 . 1 `uc 1 C1NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH 1 0 :2:4 
]
[u S5812 . 1 `S860 1 . 1 0 `S868 1 . 1 0 ]
"974
[s S5824 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S5833 . 1 `S896 1 . 1 0 ]
"1004
[s S5843 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S5851 . 1 `uc 1 C2NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH 1 0 :2:4 
]
[u S5855 . 1 `S924 1 . 1 0 `S932 1 . 1 0 ]
"1029
[s S5862 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S5865 . 1 `S955 1 . 1 0 ]
"1047
[s S5872 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S5877 . 1 `S968 1 . 1 0 ]
"1070
[s S5885 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S5892 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S5895 . 1 `S986 1 . 1 0 `S993 1 . 1 0 ]
"1103
[s S5906 . 1 `uc 1 DACNSS 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS0 1 0 :1:2 
`uc 1 DACPSS1 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 DACOE 1 0 :1:5 
`uc 1 DACLPS 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[s S5915 . 1 `uc 1 . 1 0 :2:0 
`uc 1 DACPSS 1 0 :2:2 
]
[u S5918 . 1 `S1017 1 . 1 0 `S1026 1 . 1 0 ]
"1136
[s S5928 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
]
[s S5935 . 1 `uc 1 DACR 1 0 :5:0 
]
[u S5937 . 1 `S1051 1 . 1 0 `S1058 1 . 1 0 ]
"1161
[s S5947 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S5955 . 1 `S1079 1 . 1 0 ]
"1187
[s S5963 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S5972 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S5974 . 1 `S1103 1 . 1 0 `S1112 1 . 1 0 ]
"1212
[s S5983 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S5992 . 1 `S1134 1 . 1 0 ]
"1234
[s S5997 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S5999 . 1 `S1157 1 . 1 0 ]
"1253
[s S6005 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S6007 . 1 `S1167 1 . 1 0 ]
"1283
[s S6020 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[u S6029 . 1 `S1184 1 . 1 0 ]
"1307
[s S6036 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S6038 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S6041 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1333
[s S6052 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S6059 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S6061 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1358
[s S6072 . 1 `uc 1 WPUC0 1 0 :1:0 
`uc 1 WPUC1 1 0 :1:1 
`uc 1 WPUC2 1 0 :1:2 
`uc 1 WPUC3 1 0 :1:3 
`uc 1 WPUC4 1 0 :1:4 
`uc 1 WPUC5 1 0 :1:5 
]
[s S6079 . 1 `uc 1 WPUC 1 0 :6:0 
]
[u S6081 . 1 `S1259 1 . 1 0 `S1266 1 . 1 0 ]
"1401
[s S6097 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S6106 . 1 `S1293 1 . 1 0 ]
"1429
[s S6119 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S6128 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S6130 . 1 `S1324 1 . 1 0 `S1333 1 . 1 0 ]
"1459
[s S6143 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S6152 . 1 `S1359 1 . 1 0 ]
"1486
[s S6164 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S6173 . 1 `S1389 1 . 1 0 ]
"1515
[s S6183 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S6190 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S6192 . 1 `S1417 1 . 1 0 `S1424 1 . 1 0 ]
"1540
[s S6203 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S6210 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S6212 . 1 `S1446 1 . 1 0 `S1453 1 . 1 0 ]
"1565
[s S6223 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S6230 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S6232 . 1 `S1475 1 . 1 0 `S1482 1 . 1 0 ]
"1599
[s S6245 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S6254 . 1 `S1506 1 . 1 0 ]
"1625
[s S6266 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S6275 . 1 `S1536 1 . 1 0 ]
"1647
[s S6283 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S6292 . 1 `S1562 1 . 1 0 ]
"1677
[s S6305 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S6314 . 1 `S1593 1 . 1 0 ]
"1703
[s S6326 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S6335 . 1 `S1623 1 . 1 0 ]
"1720
[s S6339 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S6348 . 1 `S1645 1 . 1 0 ]
"1748
[s S6358 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S6367 . 1 `S1673 1 . 1 0 ]
"1772
[s S6376 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S6385 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S6389 . 1 `S1700 1 . 1 0 `S1709 1 . 1 0 ]
"1802
[s S6396 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S6404 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S6413 . 1 `S1733 1 . 1 0 `S1741 1 . 1 0 ]
"1837
[s S6426 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S6435 . 1 `S1780 1 . 1 0 ]
"1861
[s S6444 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S6453 . 1 `S1807 1 . 1 0 ]
"1881
[s S6459 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S6467 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S6476 . 1 `S1831 1 . 1 0 `S1839 1 . 1 0 ]
"1916
[s S6489 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S6498 . 1 `S1878 1 . 1 0 ]
"1940
[s S6507 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S6516 . 1 `S1905 1 . 1 0 ]
"1960
[s S6522 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S6530 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S6539 . 1 `S1929 1 . 1 0 `S1937 1 . 1 0 ]
"1995
[s S6552 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S6561 . 1 `S1976 1 . 1 0 ]
"2019
[s S6570 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S6579 . 1 `S2003 1 . 1 0 ]
"2039
[s S6585 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S6593 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S6602 . 1 `S2027 1 . 1 0 `S2035 1 . 1 0 ]
"2074
[s S6615 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S6624 . 1 `S2074 1 . 1 0 ]
"2098
[s S6633 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S6642 . 1 `S2101 1 . 1 0 ]
"2127
[s S6652 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S6654 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S6661 . 1 `S2129 1 . 1 0 `S2131 1 . 1 0 ]
"2152
[s S6672 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S6674 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S6681 . 1 `S2158 1 . 1 0 `S2160 1 . 1 0 ]
"2178
[s S6692 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S6701 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S6703 . 1 `S2187 1 . 1 0 `S2196 1 . 1 0 ]
"2207
[s S6715 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S6722 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S6728 . 1 `S2221 1 . 1 0 `S2228 1 . 1 0 ]
"2236
[s S6739 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S6747 . 1 `S2258 1 . 1 0 ]
"2260
[s S6753 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S6756 . 1 `S2280 1 . 1 0 ]
"2281
[s S6768 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S6777 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S6786 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S6788 . 1 `S2298 1 . 1 0 `S2307 1 . 1 0 `S2316 1 . 1 0 ]
"2326
[s S6799 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S6806 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S6813 . 1 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
"2362
[s S6824 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S6833 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S6842 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S6847 . 1 `S2388 1 . 1 0 `S2397 1 . 1 0 `S2406 1 . 1 0 ]
"2409
[s S6859 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S6867 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S6875 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S6879 . 1 `S2446 1 . 1 0 `S2454 1 . 1 0 `S2462 1 . 1 0 ]
"2455
[s S6893 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S6902 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S6911 . 1 `S2500 1 . 1 0 `S2509 1 . 1 0 ]
"2500
[s S6924 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S6933 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S6942 . 1 `S2549 1 . 1 0 `S2509 1 . 1 0 ]
"2545
[s S6955 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S6964 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S6973 . 1 `S2598 1 . 1 0 `S2509 1 . 1 0 ]
"2590
[s S6986 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S6995 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S7004 . 1 `S2647 1 . 1 0 `S2656 1 . 1 0 ]
"2635
[s S7017 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S7026 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S7035 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S7037 . 1 `S2696 1 . 1 0 `S2307 1 . 1 0 `S2714 1 . 1 0 ]
"2680
[s S7048 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S7055 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S7062 . 1 `S2747 1 . 1 0 `S2356 1 . 1 0 ]
"2716
[s S7073 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S7082 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S7091 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S7096 . 1 `S2786 1 . 1 0 `S2397 1 . 1 0 `S2804 1 . 1 0 ]
"2763
[s S7108 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S7116 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S7124 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S7128 . 1 `S2844 1 . 1 0 `S2454 1 . 1 0 `S2860 1 . 1 0 ]
"2809
[s S7142 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S7151 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S7160 . 1 `S2898 1 . 1 0 `S2509 1 . 1 0 ]
"2854
[s S7173 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S7182 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S7191 . 1 `S2947 1 . 1 0 `S2509 1 . 1 0 ]
"2899
[s S7204 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S7213 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S7222 . 1 `S2996 1 . 1 0 `S2509 1 . 1 0 ]
"2944
[s S7235 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S7244 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S7253 . 1 `S3045 1 . 1 0 `S2656 1 . 1 0 ]
"2983
[s S7258 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S7260 . 1 `S3086 1 . 1 0 ]
"2998
[s S7267 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S7271 . 1 `S3097 1 . 1 0 ]
"3014
[s S7276 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S7278 . 1 `S3110 1 . 1 0 ]
"3025
[s S7282 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S7284 . 1 `S3118 1 . 1 0 ]
"3053
[s S7292 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S7294 . 1 `S3130 1 . 1 0 ]
"3070
[s S7299 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S7301 . 1 `S3139 1 . 1 0 ]
"127
[s S7332 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S7340 . 1 `S28 1 . 1 0 ]
"173
[s S7355 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S7357 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S7363 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S7369 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S7371 . 1 `S81 1 . 1 0 ]
"216
[s S7385 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S7394 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S7399 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S7410 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7419 . 1 `S138 1 . 1 0 ]
"270
[s S7429 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7438 . 1 `S166 1 . 1 0 ]
"297
[s S7447 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S7456 . 1 `S193 1 . 1 0 ]
"319
[s S7464 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7473 . 1 `S219 1 . 1 0 ]
"339
[s S7479 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S7482 . 1 `S243 1 . 1 0 ]
"374
[s S7497 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S7504 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S7510 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S7523 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S7531 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S7534 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S7548 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S7552 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S7560 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S7571 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7580 . 1 `S374 1 . 1 0 ]
"500
[s S7590 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7599 . 1 `S402 1 . 1 0 ]
"528
[s S7608 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S7617 . 1 `S429 1 . 1 0 ]
"551
[s S7625 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7634 . 1 `S455 1 . 1 0 ]
"572
[s S7640 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S7643 . 1 `S479 1 . 1 0 ]
"599
[s S7657 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S7664 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S7671 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S7683 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S7692 . 1 `S539 1 . 1 0 ]
"663
[s S7702 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S7705 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S7712 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S7723 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S7728 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S7736 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"722
[s S7746 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S7755 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S7758 . 1 `S634 1 . 1 0 `S643 1 . 1 0 ]
"772
[s S7775 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S7780 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S7788 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S7791 . 1 `S675 1 . 1 0 `S680 1 . 1 0 `S688 1 . 1 0 ]
"804
[s S7800 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S7806 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S7811 . 1 `S716 1 . 1 0 `S722 1 . 1 0 ]
"830
[s S7820 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S7823 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S7829 . 1 `S747 1 . 1 0 `S750 1 . 1 0 ]
"859
[s S7839 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7848 . 1 `S775 1 . 1 0 ]
"883
[s S7858 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S7867 . 1 `S803 1 . 1 0 ]
"915
[s S7878 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S7887 . 1 `S832 1 . 1 0 ]
"945
[s S7897 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S7905 . 1 `uc 1 C1NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH 1 0 :2:4 
]
[u S7909 . 1 `S860 1 . 1 0 `S868 1 . 1 0 ]
"974
[s S7921 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S7930 . 1 `S896 1 . 1 0 ]
"1004
[s S7940 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S7948 . 1 `uc 1 C2NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH 1 0 :2:4 
]
[u S7952 . 1 `S924 1 . 1 0 `S932 1 . 1 0 ]
"1029
[s S7959 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S7962 . 1 `S955 1 . 1 0 ]
"1047
[s S7969 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S7974 . 1 `S968 1 . 1 0 ]
"1070
[s S7982 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S7989 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S7992 . 1 `S986 1 . 1 0 `S993 1 . 1 0 ]
"1103
[s S8003 . 1 `uc 1 DACNSS 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS0 1 0 :1:2 
`uc 1 DACPSS1 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 DACOE 1 0 :1:5 
`uc 1 DACLPS 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[s S8012 . 1 `uc 1 . 1 0 :2:0 
`uc 1 DACPSS 1 0 :2:2 
]
[u S8015 . 1 `S1017 1 . 1 0 `S1026 1 . 1 0 ]
"1136
[s S8025 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
]
[s S8032 . 1 `uc 1 DACR 1 0 :5:0 
]
[u S8034 . 1 `S1051 1 . 1 0 `S1058 1 . 1 0 ]
"1161
[s S8044 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S8052 . 1 `S1079 1 . 1 0 ]
"1187
[s S8060 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S8069 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S8071 . 1 `S1103 1 . 1 0 `S1112 1 . 1 0 ]
"1212
[s S8080 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8089 . 1 `S1134 1 . 1 0 ]
"1234
[s S8094 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S8096 . 1 `S1157 1 . 1 0 ]
"1253
[s S8102 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S8104 . 1 `S1167 1 . 1 0 ]
"1283
[s S8117 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[u S8126 . 1 `S1184 1 . 1 0 ]
"1307
[s S8133 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S8135 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S8138 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1333
[s S8149 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S8156 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S8158 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1358
[s S8169 . 1 `uc 1 WPUC0 1 0 :1:0 
`uc 1 WPUC1 1 0 :1:1 
`uc 1 WPUC2 1 0 :1:2 
`uc 1 WPUC3 1 0 :1:3 
`uc 1 WPUC4 1 0 :1:4 
`uc 1 WPUC5 1 0 :1:5 
]
[s S8176 . 1 `uc 1 WPUC 1 0 :6:0 
]
[u S8178 . 1 `S1259 1 . 1 0 `S1266 1 . 1 0 ]
"1401
[s S8194 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S8203 . 1 `S1293 1 . 1 0 ]
"1429
[s S8216 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S8225 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S8227 . 1 `S1324 1 . 1 0 `S1333 1 . 1 0 ]
"1459
[s S8240 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S8249 . 1 `S1359 1 . 1 0 ]
"1486
[s S8261 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S8270 . 1 `S1389 1 . 1 0 ]
"1515
[s S8280 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S8287 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S8289 . 1 `S1417 1 . 1 0 `S1424 1 . 1 0 ]
"1540
[s S8300 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S8307 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S8309 . 1 `S1446 1 . 1 0 `S1453 1 . 1 0 ]
"1565
[s S8320 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S8327 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S8329 . 1 `S1475 1 . 1 0 `S1482 1 . 1 0 ]
"1599
[s S8342 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S8351 . 1 `S1506 1 . 1 0 ]
"1625
[s S8363 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S8372 . 1 `S1536 1 . 1 0 ]
"1647
[s S8380 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8389 . 1 `S1562 1 . 1 0 ]
"1677
[s S8402 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S8411 . 1 `S1593 1 . 1 0 ]
"1703
[s S8423 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S8432 . 1 `S1623 1 . 1 0 ]
"1720
[s S8436 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S8445 . 1 `S1645 1 . 1 0 ]
"1748
[s S8455 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S8464 . 1 `S1673 1 . 1 0 ]
"1772
[s S8473 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S8482 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S8486 . 1 `S1700 1 . 1 0 `S1709 1 . 1 0 ]
"1802
[s S8493 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S8501 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S8510 . 1 `S1733 1 . 1 0 `S1741 1 . 1 0 ]
"1837
[s S8523 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S8532 . 1 `S1780 1 . 1 0 ]
"1861
[s S8541 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S8550 . 1 `S1807 1 . 1 0 ]
"1881
[s S8556 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S8564 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S8573 . 1 `S1831 1 . 1 0 `S1839 1 . 1 0 ]
"1916
[s S8586 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S8595 . 1 `S1878 1 . 1 0 ]
"1940
[s S8604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S8613 . 1 `S1905 1 . 1 0 ]
"1960
[s S8619 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S8627 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S8636 . 1 `S1929 1 . 1 0 `S1937 1 . 1 0 ]
"1995
[s S8649 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S8658 . 1 `S1976 1 . 1 0 ]
"2019
[s S8667 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S8676 . 1 `S2003 1 . 1 0 ]
"2039
[s S8682 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S8690 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S8699 . 1 `S2027 1 . 1 0 `S2035 1 . 1 0 ]
"2074
[s S8712 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S8721 . 1 `S2074 1 . 1 0 ]
"2098
[s S8730 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S8739 . 1 `S2101 1 . 1 0 ]
"2127
[s S8749 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S8751 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S8758 . 1 `S2129 1 . 1 0 `S2131 1 . 1 0 ]
"2152
[s S8769 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S8771 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S8778 . 1 `S2158 1 . 1 0 `S2160 1 . 1 0 ]
"2178
[s S8789 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S8798 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S8800 . 1 `S2187 1 . 1 0 `S2196 1 . 1 0 ]
"2207
[s S8812 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S8819 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S8825 . 1 `S2221 1 . 1 0 `S2228 1 . 1 0 ]
"2236
[s S8836 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S8844 . 1 `S2258 1 . 1 0 ]
"2260
[s S8850 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S8853 . 1 `S2280 1 . 1 0 ]
"2281
[s S8865 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S8874 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S8883 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S8885 . 1 `S2298 1 . 1 0 `S2307 1 . 1 0 `S2316 1 . 1 0 ]
"2326
[s S8896 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S8903 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S8910 . 1 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
"2362
[s S8921 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S8930 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S8939 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S8944 . 1 `S2388 1 . 1 0 `S2397 1 . 1 0 `S2406 1 . 1 0 ]
"2409
[s S8956 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S8964 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S8972 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S8976 . 1 `S2446 1 . 1 0 `S2454 1 . 1 0 `S2462 1 . 1 0 ]
"2455
[s S8990 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S8999 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9008 . 1 `S2500 1 . 1 0 `S2509 1 . 1 0 ]
"2500
[s S9021 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S9030 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9039 . 1 `S2549 1 . 1 0 `S2509 1 . 1 0 ]
"2545
[s S9052 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S9061 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9070 . 1 `S2598 1 . 1 0 `S2509 1 . 1 0 ]
"2590
[s S9083 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S9092 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S9101 . 1 `S2647 1 . 1 0 `S2656 1 . 1 0 ]
"2635
[s S9114 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S9123 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S9132 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S9134 . 1 `S2696 1 . 1 0 `S2307 1 . 1 0 `S2714 1 . 1 0 ]
"2680
[s S9145 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S9152 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S9159 . 1 `S2747 1 . 1 0 `S2356 1 . 1 0 ]
"2716
[s S9170 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S9179 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S9188 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S9193 . 1 `S2786 1 . 1 0 `S2397 1 . 1 0 `S2804 1 . 1 0 ]
"2763
[s S9205 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S9213 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S9221 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S9225 . 1 `S2844 1 . 1 0 `S2454 1 . 1 0 `S2860 1 . 1 0 ]
"2809
[s S9239 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S9248 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9257 . 1 `S2898 1 . 1 0 `S2509 1 . 1 0 ]
"2854
[s S9270 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S9279 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9288 . 1 `S2947 1 . 1 0 `S2509 1 . 1 0 ]
"2899
[s S9301 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S9310 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S9319 . 1 `S2996 1 . 1 0 `S2509 1 . 1 0 ]
"2944
[s S9332 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S9341 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S9350 . 1 `S3045 1 . 1 0 `S2656 1 . 1 0 ]
"2983
[s S9355 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S9357 . 1 `S3086 1 . 1 0 ]
"2998
[s S9364 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S9368 . 1 `S3097 1 . 1 0 ]
"3014
[s S9373 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S9375 . 1 `S3110 1 . 1 0 ]
"3025
[s S9379 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S9381 . 1 `S3118 1 . 1 0 ]
"3053
[s S9389 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S9391 . 1 `S3130 1 . 1 0 ]
"3070
[s S9396 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S9398 . 1 `S3139 1 . 1 0 ]
"127
[s S9423 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S9431 . 1 `S28 1 . 1 0 ]
"173
[s S9446 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S9448 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S9454 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S9460 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S9462 . 1 `S81 1 . 1 0 ]
"216
[s S9476 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S9485 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S9490 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S9501 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9510 . 1 `S138 1 . 1 0 ]
"270
[s S9520 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9529 . 1 `S166 1 . 1 0 ]
"297
[s S9538 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S9547 . 1 `S193 1 . 1 0 ]
"319
[s S9555 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9564 . 1 `S219 1 . 1 0 ]
"339
[s S9570 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S9573 . 1 `S243 1 . 1 0 ]
"374
[s S9588 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S9595 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S9601 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S9614 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S9622 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S9625 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S9639 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S9643 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S9651 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S9662 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9671 . 1 `S374 1 . 1 0 ]
"500
[s S9681 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9690 . 1 `S402 1 . 1 0 ]
"528
[s S9699 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S9708 . 1 `S429 1 . 1 0 ]
"551
[s S9716 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9725 . 1 `S455 1 . 1 0 ]
"572
[s S9731 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S9734 . 1 `S479 1 . 1 0 ]
"599
[s S9748 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S9755 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S9762 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S9774 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S9783 . 1 `S539 1 . 1 0 ]
"663
[s S9793 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S9796 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S9803 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S9814 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S9819 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S9827 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"722
[s S9837 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S9846 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S9849 . 1 `S634 1 . 1 0 `S643 1 . 1 0 ]
"772
[s S9866 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S9871 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S9879 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S9882 . 1 `S675 1 . 1 0 `S680 1 . 1 0 `S688 1 . 1 0 ]
"804
[s S9891 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S9897 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S9902 . 1 `S716 1 . 1 0 `S722 1 . 1 0 ]
"830
[s S9911 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S9914 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S9920 . 1 `S747 1 . 1 0 `S750 1 . 1 0 ]
"859
[s S9930 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9939 . 1 `S775 1 . 1 0 ]
"883
[s S9949 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S9958 . 1 `S803 1 . 1 0 ]
"915
[s S9969 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S9978 . 1 `S832 1 . 1 0 ]
"945
[s S9988 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S9996 . 1 `uc 1 C1NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH 1 0 :2:4 
]
[u S10000 . 1 `S860 1 . 1 0 `S868 1 . 1 0 ]
"974
[s S10012 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S10021 . 1 `S896 1 . 1 0 ]
"1004
[s S10031 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S10039 . 1 `uc 1 C2NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH 1 0 :2:4 
]
[u S10043 . 1 `S924 1 . 1 0 `S932 1 . 1 0 ]
"1029
[s S10050 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S10053 . 1 `S955 1 . 1 0 ]
"1047
[s S10060 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S10065 . 1 `S968 1 . 1 0 ]
"1070
[s S10073 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S10080 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S10083 . 1 `S986 1 . 1 0 `S993 1 . 1 0 ]
"1103
[s S10094 . 1 `uc 1 DACNSS 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS0 1 0 :1:2 
`uc 1 DACPSS1 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 DACOE 1 0 :1:5 
`uc 1 DACLPS 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[s S10103 . 1 `uc 1 . 1 0 :2:0 
`uc 1 DACPSS 1 0 :2:2 
]
[u S10106 . 1 `S1017 1 . 1 0 `S1026 1 . 1 0 ]
"1136
[s S10116 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
]
[s S10123 . 1 `uc 1 DACR 1 0 :5:0 
]
[u S10125 . 1 `S1051 1 . 1 0 `S1058 1 . 1 0 ]
"1161
[s S10135 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S10143 . 1 `S1079 1 . 1 0 ]
"1187
[s S10151 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S10160 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S10162 . 1 `S1103 1 . 1 0 `S1112 1 . 1 0 ]
"1212
[s S10171 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S10180 . 1 `S1134 1 . 1 0 ]
"1234
[s S10185 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S10187 . 1 `S1157 1 . 1 0 ]
"1253
[s S10193 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S10195 . 1 `S1167 1 . 1 0 ]
"1283
[s S10208 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[u S10217 . 1 `S1184 1 . 1 0 ]
"1307
[s S10224 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S10226 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S10229 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1333
[s S10240 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S10247 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S10249 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1358
[s S10260 . 1 `uc 1 WPUC0 1 0 :1:0 
`uc 1 WPUC1 1 0 :1:1 
`uc 1 WPUC2 1 0 :1:2 
`uc 1 WPUC3 1 0 :1:3 
`uc 1 WPUC4 1 0 :1:4 
`uc 1 WPUC5 1 0 :1:5 
]
[s S10267 . 1 `uc 1 WPUC 1 0 :6:0 
]
[u S10269 . 1 `S1259 1 . 1 0 `S1266 1 . 1 0 ]
"1401
[s S10285 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S10294 . 1 `S1293 1 . 1 0 ]
"1429
[s S10307 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S10316 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S10318 . 1 `S1324 1 . 1 0 `S1333 1 . 1 0 ]
"1459
[s S10331 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S10340 . 1 `S1359 1 . 1 0 ]
"1486
[s S10352 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S10361 . 1 `S1389 1 . 1 0 ]
"1515
[s S10371 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S10378 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S10380 . 1 `S1417 1 . 1 0 `S1424 1 . 1 0 ]
"1540
[s S10391 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S10398 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S10400 . 1 `S1446 1 . 1 0 `S1453 1 . 1 0 ]
"1565
[s S10411 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S10418 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S10420 . 1 `S1475 1 . 1 0 `S1482 1 . 1 0 ]
"1599
[s S10433 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S10442 . 1 `S1506 1 . 1 0 ]
"1625
[s S10454 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S10463 . 1 `S1536 1 . 1 0 ]
"1647
[s S10471 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S10480 . 1 `S1562 1 . 1 0 ]
"1677
[s S10493 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S10502 . 1 `S1593 1 . 1 0 ]
"1703
[s S10514 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S10523 . 1 `S1623 1 . 1 0 ]
"1720
[s S10527 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S10536 . 1 `S1645 1 . 1 0 ]
"1748
[s S10546 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S10555 . 1 `S1673 1 . 1 0 ]
"1772
[s S10564 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S10573 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S10577 . 1 `S1700 1 . 1 0 `S1709 1 . 1 0 ]
"1802
[s S10584 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S10592 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S10601 . 1 `S1733 1 . 1 0 `S1741 1 . 1 0 ]
"1837
[s S10614 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S10623 . 1 `S1780 1 . 1 0 ]
"1861
[s S10632 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S10641 . 1 `S1807 1 . 1 0 ]
"1881
[s S10647 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S10655 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S10664 . 1 `S1831 1 . 1 0 `S1839 1 . 1 0 ]
"1916
[s S10677 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S10686 . 1 `S1878 1 . 1 0 ]
"1940
[s S10695 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S10704 . 1 `S1905 1 . 1 0 ]
"1960
[s S10710 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S10718 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S10727 . 1 `S1929 1 . 1 0 `S1937 1 . 1 0 ]
"1995
[s S10740 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S10749 . 1 `S1976 1 . 1 0 ]
"2019
[s S10758 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S10767 . 1 `S2003 1 . 1 0 ]
"2039
[s S10773 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S10781 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S10790 . 1 `S2027 1 . 1 0 `S2035 1 . 1 0 ]
"2074
[s S10803 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S10812 . 1 `S2074 1 . 1 0 ]
"2098
[s S10821 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S10830 . 1 `S2101 1 . 1 0 ]
"2127
[s S10840 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S10842 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S10849 . 1 `S2129 1 . 1 0 `S2131 1 . 1 0 ]
"2152
[s S10860 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S10862 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S10869 . 1 `S2158 1 . 1 0 `S2160 1 . 1 0 ]
"2178
[s S10880 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S10889 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S10891 . 1 `S2187 1 . 1 0 `S2196 1 . 1 0 ]
"2207
[s S10903 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S10910 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S10916 . 1 `S2221 1 . 1 0 `S2228 1 . 1 0 ]
"2236
[s S10927 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S10935 . 1 `S2258 1 . 1 0 ]
"2260
[s S10941 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S10944 . 1 `S2280 1 . 1 0 ]
"2281
[s S10956 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S10965 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S10974 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S10976 . 1 `S2298 1 . 1 0 `S2307 1 . 1 0 `S2316 1 . 1 0 ]
"2326
[s S10987 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S10994 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S11001 . 1 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
"2362
[s S11012 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S11021 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S11030 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S11035 . 1 `S2388 1 . 1 0 `S2397 1 . 1 0 `S2406 1 . 1 0 ]
"2409
[s S11047 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S11055 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S11063 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S11067 . 1 `S2446 1 . 1 0 `S2454 1 . 1 0 `S2462 1 . 1 0 ]
"2455
[s S11081 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S11090 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S11099 . 1 `S2500 1 . 1 0 `S2509 1 . 1 0 ]
"2500
[s S11112 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S11121 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S11130 . 1 `S2549 1 . 1 0 `S2509 1 . 1 0 ]
"2545
[s S11143 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S11152 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S11161 . 1 `S2598 1 . 1 0 `S2509 1 . 1 0 ]
"2590
[s S11174 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S11183 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S11192 . 1 `S2647 1 . 1 0 `S2656 1 . 1 0 ]
"2635
[s S11205 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S11214 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S11223 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S11225 . 1 `S2696 1 . 1 0 `S2307 1 . 1 0 `S2714 1 . 1 0 ]
"2680
[s S11236 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S11243 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S11250 . 1 `S2747 1 . 1 0 `S2356 1 . 1 0 ]
"2716
[s S11261 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S11270 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S11279 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S11284 . 1 `S2786 1 . 1 0 `S2397 1 . 1 0 `S2804 1 . 1 0 ]
"2763
[s S11296 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S11304 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S11312 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S11316 . 1 `S2844 1 . 1 0 `S2454 1 . 1 0 `S2860 1 . 1 0 ]
"2809
[s S11330 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S11339 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S11348 . 1 `S2898 1 . 1 0 `S2509 1 . 1 0 ]
"2854
[s S11361 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S11370 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S11379 . 1 `S2947 1 . 1 0 `S2509 1 . 1 0 ]
"2899
[s S11392 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S11401 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S11410 . 1 `S2996 1 . 1 0 `S2509 1 . 1 0 ]
"2944
[s S11423 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S11432 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S11441 . 1 `S3045 1 . 1 0 `S2656 1 . 1 0 ]
"2983
[s S11446 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S11448 . 1 `S3086 1 . 1 0 ]
"2998
[s S11455 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S11459 . 1 `S3097 1 . 1 0 ]
"3014
[s S11464 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S11466 . 1 `S3110 1 . 1 0 ]
"3025
[s S11470 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S11472 . 1 `S3118 1 . 1 0 ]
"3053
[s S11480 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S11482 . 1 `S3130 1 . 1 0 ]
"3070
[s S11487 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S11489 . 1 `S3139 1 . 1 0 ]
"127
[s S11685 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S11693 . 1 `S28 1 . 1 0 ]
"173
[s S11708 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S11710 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S11716 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S11722 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S11724 . 1 `S81 1 . 1 0 ]
"216
[s S11738 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S11747 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S11752 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S11763 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11772 . 1 `S138 1 . 1 0 ]
"270
[s S11782 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11791 . 1 `S166 1 . 1 0 ]
"297
[s S11800 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S11809 . 1 `S193 1 . 1 0 ]
"319
[s S11817 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11826 . 1 `S219 1 . 1 0 ]
"339
[s S11832 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S11835 . 1 `S243 1 . 1 0 ]
"374
[s S11850 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S11857 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S11863 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S11876 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S11884 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S11887 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S11901 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S11905 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S11913 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S11924 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11933 . 1 `S374 1 . 1 0 ]
"500
[s S11943 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11952 . 1 `S402 1 . 1 0 ]
"528
[s S11961 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S11970 . 1 `S429 1 . 1 0 ]
"551
[s S11978 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S11987 . 1 `S455 1 . 1 0 ]
"572
[s S11993 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S11996 . 1 `S479 1 . 1 0 ]
"599
[s S12010 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S12017 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S12024 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S12036 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S12045 . 1 `S539 1 . 1 0 ]
"663
[s S12055 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S12058 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S12065 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S12076 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S12081 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S12089 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"722
[s S12099 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S12108 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S12111 . 1 `S634 1 . 1 0 `S643 1 . 1 0 ]
"772
[s S12128 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S12133 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S12141 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S12144 . 1 `S675 1 . 1 0 `S680 1 . 1 0 `S688 1 . 1 0 ]
"804
[s S12153 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S12159 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S12164 . 1 `S716 1 . 1 0 `S722 1 . 1 0 ]
"830
[s S12173 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S12176 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S12182 . 1 `S747 1 . 1 0 `S750 1 . 1 0 ]
"859
[s S12192 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S12201 . 1 `S775 1 . 1 0 ]
"883
[s S12211 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S12220 . 1 `S803 1 . 1 0 ]
"915
[s S12231 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S12240 . 1 `S832 1 . 1 0 ]
"945
[s S12250 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S12258 . 1 `uc 1 C1NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH 1 0 :2:4 
]
[u S12262 . 1 `S860 1 . 1 0 `S868 1 . 1 0 ]
"974
[s S12274 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S12283 . 1 `S896 1 . 1 0 ]
"1004
[s S12293 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S12301 . 1 `uc 1 C2NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH 1 0 :2:4 
]
[u S12305 . 1 `S924 1 . 1 0 `S932 1 . 1 0 ]
"1029
[s S12312 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S12315 . 1 `S955 1 . 1 0 ]
"1047
[s S12322 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S12327 . 1 `S968 1 . 1 0 ]
"1070
[s S12335 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S12342 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S12345 . 1 `S986 1 . 1 0 `S993 1 . 1 0 ]
"1103
[s S12356 . 1 `uc 1 DACNSS 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS0 1 0 :1:2 
`uc 1 DACPSS1 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 DACOE 1 0 :1:5 
`uc 1 DACLPS 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[s S12365 . 1 `uc 1 . 1 0 :2:0 
`uc 1 DACPSS 1 0 :2:2 
]
[u S12368 . 1 `S1017 1 . 1 0 `S1026 1 . 1 0 ]
"1136
[s S12378 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
]
[s S12385 . 1 `uc 1 DACR 1 0 :5:0 
]
[u S12387 . 1 `S1051 1 . 1 0 `S1058 1 . 1 0 ]
"1161
[s S12397 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S12405 . 1 `S1079 1 . 1 0 ]
"1187
[s S12413 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S12422 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S12424 . 1 `S1103 1 . 1 0 `S1112 1 . 1 0 ]
"1212
[s S12433 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S12442 . 1 `S1134 1 . 1 0 ]
"1234
[s S12447 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S12449 . 1 `S1157 1 . 1 0 ]
"1253
[s S12455 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S12457 . 1 `S1167 1 . 1 0 ]
"1283
[s S12470 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[u S12479 . 1 `S1184 1 . 1 0 ]
"1307
[s S12486 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S12488 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S12491 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1333
[s S12502 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S12509 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S12511 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1358
[s S12522 . 1 `uc 1 WPUC0 1 0 :1:0 
`uc 1 WPUC1 1 0 :1:1 
`uc 1 WPUC2 1 0 :1:2 
`uc 1 WPUC3 1 0 :1:3 
`uc 1 WPUC4 1 0 :1:4 
`uc 1 WPUC5 1 0 :1:5 
]
[s S12529 . 1 `uc 1 WPUC 1 0 :6:0 
]
[u S12531 . 1 `S1259 1 . 1 0 `S1266 1 . 1 0 ]
"1401
[s S12547 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S12556 . 1 `S1293 1 . 1 0 ]
"1429
[s S12569 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S12578 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S12580 . 1 `S1324 1 . 1 0 `S1333 1 . 1 0 ]
"1459
[s S12593 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S12602 . 1 `S1359 1 . 1 0 ]
"1486
[s S12614 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S12623 . 1 `S1389 1 . 1 0 ]
"1515
[s S12633 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S12640 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S12642 . 1 `S1417 1 . 1 0 `S1424 1 . 1 0 ]
"1540
[s S12653 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S12660 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S12662 . 1 `S1446 1 . 1 0 `S1453 1 . 1 0 ]
"1565
[s S12673 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S12680 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S12682 . 1 `S1475 1 . 1 0 `S1482 1 . 1 0 ]
"1599
[s S12695 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S12704 . 1 `S1506 1 . 1 0 ]
"1625
[s S12716 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S12725 . 1 `S1536 1 . 1 0 ]
"1647
[s S12733 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S12742 . 1 `S1562 1 . 1 0 ]
"1677
[s S12755 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S12764 . 1 `S1593 1 . 1 0 ]
"1703
[s S12776 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S12785 . 1 `S1623 1 . 1 0 ]
"1720
[s S12789 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S12798 . 1 `S1645 1 . 1 0 ]
"1748
[s S12808 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S12817 . 1 `S1673 1 . 1 0 ]
"1772
[s S12826 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S12835 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S12839 . 1 `S1700 1 . 1 0 `S1709 1 . 1 0 ]
"1802
[s S12846 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S12854 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S12863 . 1 `S1733 1 . 1 0 `S1741 1 . 1 0 ]
"1837
[s S12876 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S12885 . 1 `S1780 1 . 1 0 ]
"1861
[s S12894 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S12903 . 1 `S1807 1 . 1 0 ]
"1881
[s S12909 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S12917 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S12926 . 1 `S1831 1 . 1 0 `S1839 1 . 1 0 ]
"1916
[s S12939 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S12948 . 1 `S1878 1 . 1 0 ]
"1940
[s S12957 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S12966 . 1 `S1905 1 . 1 0 ]
"1960
[s S12972 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S12980 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S12989 . 1 `S1929 1 . 1 0 `S1937 1 . 1 0 ]
"1995
[s S13002 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S13011 . 1 `S1976 1 . 1 0 ]
"2019
[s S13020 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S13029 . 1 `S2003 1 . 1 0 ]
"2039
[s S13035 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S13043 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S13052 . 1 `S2027 1 . 1 0 `S2035 1 . 1 0 ]
"2074
[s S13065 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S13074 . 1 `S2074 1 . 1 0 ]
"2098
[s S13083 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S13092 . 1 `S2101 1 . 1 0 ]
"2127
[s S13102 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S13104 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S13111 . 1 `S2129 1 . 1 0 `S2131 1 . 1 0 ]
"2152
[s S13122 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S13124 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S13131 . 1 `S2158 1 . 1 0 `S2160 1 . 1 0 ]
"2178
[s S13142 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S13151 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S13153 . 1 `S2187 1 . 1 0 `S2196 1 . 1 0 ]
"2207
[s S13165 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S13172 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S13178 . 1 `S2221 1 . 1 0 `S2228 1 . 1 0 ]
"2236
[s S13189 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S13197 . 1 `S2258 1 . 1 0 ]
"2260
[s S13203 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S13206 . 1 `S2280 1 . 1 0 ]
"2281
[s S13218 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S13227 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S13236 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S13238 . 1 `S2298 1 . 1 0 `S2307 1 . 1 0 `S2316 1 . 1 0 ]
"2326
[s S13249 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S13256 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S13263 . 1 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
"2362
[s S13274 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S13283 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S13292 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S13297 . 1 `S2388 1 . 1 0 `S2397 1 . 1 0 `S2406 1 . 1 0 ]
"2409
[s S13309 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S13317 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S13325 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S13329 . 1 `S2446 1 . 1 0 `S2454 1 . 1 0 `S2462 1 . 1 0 ]
"2455
[s S13343 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S13352 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S13361 . 1 `S2500 1 . 1 0 `S2509 1 . 1 0 ]
"2500
[s S13374 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S13383 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S13392 . 1 `S2549 1 . 1 0 `S2509 1 . 1 0 ]
"2545
[s S13405 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S13414 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S13423 . 1 `S2598 1 . 1 0 `S2509 1 . 1 0 ]
"2590
[s S13436 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S13445 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S13454 . 1 `S2647 1 . 1 0 `S2656 1 . 1 0 ]
"2635
[s S13467 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S13476 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S13485 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S13487 . 1 `S2696 1 . 1 0 `S2307 1 . 1 0 `S2714 1 . 1 0 ]
"2680
[s S13498 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S13505 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S13512 . 1 `S2747 1 . 1 0 `S2356 1 . 1 0 ]
"2716
[s S13523 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S13532 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S13541 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S13546 . 1 `S2786 1 . 1 0 `S2397 1 . 1 0 `S2804 1 . 1 0 ]
"2763
[s S13558 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S13566 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S13574 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S13578 . 1 `S2844 1 . 1 0 `S2454 1 . 1 0 `S2860 1 . 1 0 ]
"2809
[s S13592 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S13601 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S13610 . 1 `S2898 1 . 1 0 `S2509 1 . 1 0 ]
"2854
[s S13623 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S13632 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S13641 . 1 `S2947 1 . 1 0 `S2509 1 . 1 0 ]
"2899
[s S13654 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S13663 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S13672 . 1 `S2996 1 . 1 0 `S2509 1 . 1 0 ]
"2944
[s S13685 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S13694 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S13703 . 1 `S3045 1 . 1 0 `S2656 1 . 1 0 ]
"2983
[s S13708 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S13710 . 1 `S3086 1 . 1 0 ]
"2998
[s S13717 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S13721 . 1 `S3097 1 . 1 0 ]
"3014
[s S13726 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S13728 . 1 `S3110 1 . 1 0 ]
"3025
[s S13732 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S13734 . 1 `S3118 1 . 1 0 ]
"3053
[s S13742 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S13744 . 1 `S3130 1 . 1 0 ]
"3070
[s S13749 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S13751 . 1 `S3139 1 . 1 0 ]
"127
[s S13771 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 . 1 0 :1:7 
]
[u S13779 . 1 `S28 1 . 1 0 ]
"173
[s S13794 . 1 `uc 1 BSR 1 0 :5:0 
]
[s S13796 . 1 `uc 1 BSR0 1 0 :1:0 
`uc 1 BSR1 1 0 :1:1 
`uc 1 BSR2 1 0 :1:2 
`uc 1 BSR3 1 0 :1:3 
`uc 1 BSR4 1 0 :1:4 
]
[u S13802 . 1 `S59 1 . 1 0 `S61 1 . 1 0 ]
"194
[s S13808 . 1 `uc 1 PCLATH 1 0 :7:0 
]
[u S13810 . 1 `S81 1 . 1 0 ]
"216
[s S13824 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S13833 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 T0IE 1 0 :1:5 
]
[u S13838 . 1 `S99 1 . 1 0 `S108 1 . 1 0 ]
"246
[s S13849 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S13858 . 1 `S138 1 . 1 0 ]
"270
[s S13868 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S13877 . 1 `S166 1 . 1 0 ]
"297
[s S13886 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S13895 . 1 `S193 1 . 1 0 ]
"319
[s S13903 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S13912 . 1 `S219 1 . 1 0 ]
"339
[s S13918 . 1 `uc 1 CLC1IF 1 0 :1:0 
`uc 1 CLC2IF 1 0 :1:1 
]
[u S13921 . 1 `S243 1 . 1 0 ]
"374
[s S13936 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S13943 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[u S13949 . 1 `S264 1 . 1 0 `S271 1 . 1 0 ]
"405
[s S13962 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S13970 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
]
[u S13973 . 1 `S303 1 . 1 0 `S311 1 . 1 0 ]
"441
[s S13987 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S13991 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S13999 . 1 `S339 1 . 1 0 `S343 1 . 1 0 ]
"475
[s S14010 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14019 . 1 `S374 1 . 1 0 ]
"500
[s S14029 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14038 . 1 `S402 1 . 1 0 ]
"528
[s S14047 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S14056 . 1 `S429 1 . 1 0 ]
"551
[s S14064 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 NCO1IE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 C1IE 1 0 :1:5 
`uc 1 C2IE 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14073 . 1 `S455 1 . 1 0 ]
"572
[s S14079 . 1 `uc 1 CLC1E 1 0 :1:0 
`uc 1 CLC2IE 1 0 :1:1 
]
[u S14082 . 1 `S479 1 . 1 0 ]
"599
[s S14096 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
[s S14103 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S14110 . 1 `S499 1 . 1 0 `S506 1 . 1 0 ]
"637
[s S14122 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nRI 1 0 :1:2 
`uc 1 nRMCLR 1 0 :1:3 
`uc 1 nRWDT 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKOVF 1 0 :1:7 
]
[u S14131 . 1 `S539 1 . 1 0 ]
"663
[s S14141 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 WDTPS 1 0 :5:1 
]
[s S14144 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WDTPS0 1 0 :1:1 
`uc 1 WDTPS1 1 0 :1:2 
`uc 1 WDTPS2 1 0 :1:3 
`uc 1 WDTPS3 1 0 :1:4 
`uc 1 WDTPS4 1 0 :1:5 
]
[u S14151 . 1 `S567 1 . 1 0 `S570 1 . 1 0 ]
"690
[s S14162 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF 1 0 :4:3 
`uc 1 . 1 0 :1:7 
]
[s S14167 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 IRCF0 1 0 :1:3 
`uc 1 IRCF1 1 0 :1:4 
`uc 1 IRCF2 1 0 :1:5 
`uc 1 IRCF3 1 0 :1:6 
]
[u S14175 . 1 `S598 1 . 1 0 `S603 1 . 1 0 ]
"722
[s S14185 . 1 `uc 1 HFIOFS 1 0 :1:0 
`uc 1 LFIOFR 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 HFIOFR 1 0 :1:4 
`uc 1 OSTS 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 SOSCR 1 0 :1:7 
]
[s S14194 . 1 `uc 1 . 1 0 :7:0 
`uc 1 . 1 0 :1:7 
]
[u S14197 . 1 `S634 1 . 1 0 `S643 1 . 1 0 ]
"772
[s S14214 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
`uc 1 . 1 0 :1:7 
]
[s S14219 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADGO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S14227 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[u S14230 . 1 `S675 1 . 1 0 `S680 1 . 1 0 `S688 1 . 1 0 ]
"804
[s S14239 . 1 `uc 1 ADPREF 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :3:4 
`uc 1 ADFM 1 0 :1:7 
]
[s S14245 . 1 `uc 1 ADPREF0 1 0 :1:0 
`uc 1 ADPREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :3:4 
]
[u S14250 . 1 `S716 1 . 1 0 `S722 1 . 1 0 ]
"830
[s S14259 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL 1 0 :4:4 
]
[s S14262 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TRIGSEL0 1 0 :1:4 
`uc 1 TRIGSEL1 1 0 :1:5 
`uc 1 TRIGSEL2 1 0 :1:6 
`uc 1 TRIGSEL3 1 0 :1:7 
]
[u S14268 . 1 `S747 1 . 1 0 `S750 1 . 1 0 ]
"859
[s S14278 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14287 . 1 `S775 1 . 1 0 ]
"883
[s S14297 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14306 . 1 `S803 1 . 1 0 ]
"915
[s S14317 . 1 `uc 1 C1SYNC 1 0 :1:0 
`uc 1 C1HYS 1 0 :1:1 
`uc 1 C1SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C1POL 1 0 :1:4 
`uc 1 C1OE 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C1ON 1 0 :1:7 
]
[u S14326 . 1 `S832 1 . 1 0 ]
"945
[s S14336 . 1 `uc 1 C1NCH0 1 0 :1:0 
`uc 1 C1NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH0 1 0 :1:4 
`uc 1 C1PCH1 1 0 :1:5 
`uc 1 C1INTN 1 0 :1:6 
`uc 1 C1INTP 1 0 :1:7 
]
[s S14344 . 1 `uc 1 C1NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C1PCH 1 0 :2:4 
]
[u S14348 . 1 `S860 1 . 1 0 `S868 1 . 1 0 ]
"974
[s S14360 . 1 `uc 1 C2SYNC 1 0 :1:0 
`uc 1 C2HYS 1 0 :1:1 
`uc 1 C2SP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C2POL 1 0 :1:4 
`uc 1 C2OE 1 0 :1:5 
`uc 1 C2OUT 1 0 :1:6 
`uc 1 C2ON 1 0 :1:7 
]
[u S14369 . 1 `S896 1 . 1 0 ]
"1004
[s S14379 . 1 `uc 1 C2NCH0 1 0 :1:0 
`uc 1 C2NCH1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH0 1 0 :1:4 
`uc 1 C2PCH1 1 0 :1:5 
`uc 1 C2INTN 1 0 :1:6 
`uc 1 C2INTP 1 0 :1:7 
]
[s S14387 . 1 `uc 1 C2NCH 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 C2PCH 1 0 :2:4 
]
[u S14391 . 1 `S924 1 . 1 0 `S932 1 . 1 0 ]
"1029
[s S14398 . 1 `uc 1 MC1OUT 1 0 :1:0 
`uc 1 MC2OUT 1 0 :1:1 
]
[u S14401 . 1 `S955 1 . 1 0 ]
"1047
[s S14408 . 1 `uc 1 BORRDY 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 BORFS 1 0 :1:6 
`uc 1 SBOREN 1 0 :1:7 
]
[u S14413 . 1 `S968 1 . 1 0 ]
"1070
[s S14421 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
[s S14428 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
]
[u S14431 . 1 `S986 1 . 1 0 `S993 1 . 1 0 ]
"1103
[s S14442 . 1 `uc 1 DACNSS 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DACPSS0 1 0 :1:2 
`uc 1 DACPSS1 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 DACOE 1 0 :1:5 
`uc 1 DACLPS 1 0 :1:6 
`uc 1 DACEN 1 0 :1:7 
]
[s S14451 . 1 `uc 1 . 1 0 :2:0 
`uc 1 DACPSS 1 0 :2:2 
]
[u S14454 . 1 `S1017 1 . 1 0 `S1026 1 . 1 0 ]
"1136
[s S14464 . 1 `uc 1 DACR0 1 0 :1:0 
`uc 1 DACR1 1 0 :1:1 
`uc 1 DACR2 1 0 :1:2 
`uc 1 DACR3 1 0 :1:3 
`uc 1 DACR4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
]
[s S14471 . 1 `uc 1 DACR 1 0 :5:0 
]
[u S14473 . 1 `S1051 1 . 1 0 `S1058 1 . 1 0 ]
"1161
[s S14483 . 1 `uc 1 NCOSEL 1 0 :1:0 
`uc 1 CLC1SEL 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1GSEL 1 0 :1:3 
`uc 1 SSSEL 1 0 :1:4 
`uc 1 SDOSEL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[u S14491 . 1 `S1079 1 . 1 0 ]
"1187
[s S14499 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S14508 . 1 `uc 1 ANSELA 1 0 :6:0 
]
[u S14510 . 1 `S1103 1 . 1 0 `S1112 1 . 1 0 ]
"1212
[s S14519 . 1 `uc 1 ANSC0 1 0 :1:0 
`uc 1 ANSC1 1 0 :1:1 
`uc 1 ANSC2 1 0 :1:2 
`uc 1 ANSC3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14528 . 1 `S1134 1 . 1 0 ]
"1234
[s S14533 . 1 `uc 1 PMADRH 1 0 :7:0 
]
[u S14535 . 1 `S1157 1 . 1 0 ]
"1253
[s S14541 . 1 `uc 1 PMDATH 1 0 :6:0 
]
[u S14543 . 1 `S1167 1 . 1 0 ]
"1283
[s S14556 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 LWLO 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[u S14565 . 1 `S1184 1 . 1 0 ]
"1307
[s S14572 . 1 `uc 1 VREGPM 1 0 :2:0 
]
[s S14574 . 1 `uc 1 VREGPM0 1 0 :1:0 
`uc 1 VREGPM1 1 0 :1:1 
]
[u S14577 . 1 `S1209 1 . 1 0 `S1211 1 . 1 0 ]
"1333
[s S14588 . 1 `uc 1 WPUA0 1 0 :1:0 
`uc 1 WPUA1 1 0 :1:1 
`uc 1 WPUA2 1 0 :1:2 
`uc 1 WPUA3 1 0 :1:3 
`uc 1 WPUA4 1 0 :1:4 
`uc 1 WPUA5 1 0 :1:5 
]
[s S14595 . 1 `uc 1 WPUA 1 0 :6:0 
]
[u S14597 . 1 `S1230 1 . 1 0 `S1237 1 . 1 0 ]
"1358
[s S14608 . 1 `uc 1 WPUC0 1 0 :1:0 
`uc 1 WPUC1 1 0 :1:1 
`uc 1 WPUC2 1 0 :1:2 
`uc 1 WPUC3 1 0 :1:3 
`uc 1 WPUC4 1 0 :1:4 
`uc 1 WPUC5 1 0 :1:5 
]
[s S14615 . 1 `uc 1 WPUC 1 0 :6:0 
]
[u S14617 . 1 `S1259 1 . 1 0 `S1266 1 . 1 0 ]
"1401
[s S14633 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[u S14642 . 1 `S1293 1 . 1 0 ]
"1429
[s S14655 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S14664 . 1 `uc 1 SSPM 1 0 :4:0 
]
[u S14666 . 1 `S1324 1 . 1 0 `S1333 1 . 1 0 ]
"1459
[s S14679 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S14688 . 1 `S1359 1 . 1 0 ]
"1486
[s S14700 . 1 `uc 1 DHEN 1 0 :1:0 
`uc 1 AHEN 1 0 :1:1 
`uc 1 SBCDE 1 0 :1:2 
`uc 1 SDAHT 1 0 :1:3 
`uc 1 BOEN 1 0 :1:4 
`uc 1 SCIE 1 0 :1:5 
`uc 1 PCIE 1 0 :1:6 
`uc 1 ACKTIM 1 0 :1:7 
]
[u S14709 . 1 `S1389 1 . 1 0 ]
"1515
[s S14719 . 1 `uc 1 IOCAP0 1 0 :1:0 
`uc 1 IOCAP1 1 0 :1:1 
`uc 1 IOCAP2 1 0 :1:2 
`uc 1 IOCAP3 1 0 :1:3 
`uc 1 IOCAP4 1 0 :1:4 
`uc 1 IOCAP5 1 0 :1:5 
]
[s S14726 . 1 `uc 1 IOCAP 1 0 :6:0 
]
[u S14728 . 1 `S1417 1 . 1 0 `S1424 1 . 1 0 ]
"1540
[s S14739 . 1 `uc 1 IOCAN0 1 0 :1:0 
`uc 1 IOCAN1 1 0 :1:1 
`uc 1 IOCAN2 1 0 :1:2 
`uc 1 IOCAN3 1 0 :1:3 
`uc 1 IOCAN4 1 0 :1:4 
`uc 1 IOCAN5 1 0 :1:5 
]
[s S14746 . 1 `uc 1 IOCAN 1 0 :6:0 
]
[u S14748 . 1 `S1446 1 . 1 0 `S1453 1 . 1 0 ]
"1565
[s S14759 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
[s S14766 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S14768 . 1 `S1475 1 . 1 0 `S1482 1 . 1 0 ]
"1599
[s S14781 . 1 `uc 1 NCO1ACC0 1 0 :1:0 
`uc 1 NCO1ACC1 1 0 :1:1 
`uc 1 NCO1ACC2 1 0 :1:2 
`uc 1 NCO1ACC3 1 0 :1:3 
`uc 1 NCO1ACC4 1 0 :1:4 
`uc 1 NCO1ACC5 1 0 :1:5 
`uc 1 NCO1ACC6 1 0 :1:6 
`uc 1 NCO1ACC7 1 0 :1:7 
]
[u S14790 . 1 `S1506 1 . 1 0 ]
"1625
[s S14802 . 1 `uc 1 NCO1ACC8 1 0 :1:0 
`uc 1 NCO1ACC9 1 0 :1:1 
`uc 1 NCO1ACC10 1 0 :1:2 
`uc 1 NCO1ACC11 1 0 :1:3 
`uc 1 NCO1ACC12 1 0 :1:4 
`uc 1 NCO1ACC13 1 0 :1:5 
`uc 1 NCO1ACC14 1 0 :1:6 
`uc 1 NCO1ACC15 1 0 :1:7 
]
[u S14811 . 1 `S1536 1 . 1 0 ]
"1647
[s S14819 . 1 `uc 1 NCO1ACC16 1 0 :1:0 
`uc 1 NCO1ACC17 1 0 :1:1 
`uc 1 NCO1ACC18 1 0 :1:2 
`uc 1 NCO1ACC19 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14828 . 1 `S1562 1 . 1 0 ]
"1677
[s S14841 . 1 `uc 1 NCO1INC0 1 0 :1:0 
`uc 1 NCO1INC1 1 0 :1:1 
`uc 1 NCO1INC2 1 0 :1:2 
`uc 1 NCO1INC3 1 0 :1:3 
`uc 1 NCO1INC4 1 0 :1:4 
`uc 1 NCO1INC5 1 0 :1:5 
`uc 1 NCO1INC6 1 0 :1:6 
`uc 1 NCO1INC7 1 0 :1:7 
]
[u S14850 . 1 `S1593 1 . 1 0 ]
"1703
[s S14862 . 1 `uc 1 NCO1INC8 1 0 :1:0 
`uc 1 NCO1INC9 1 0 :1:1 
`uc 1 NCO1INC10 1 0 :1:2 
`uc 1 NCO1INC11 1 0 :1:3 
`uc 1 NCO1INC12 1 0 :1:4 
`uc 1 NCO1INC13 1 0 :1:5 
`uc 1 NCO1INC14 1 0 :1:6 
`uc 1 NCO1INC15 1 0 :1:7 
]
[u S14871 . 1 `S1623 1 . 1 0 ]
"1720
[s S14875 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[u S14884 . 1 `S1645 1 . 1 0 ]
"1748
[s S14894 . 1 `uc 1 N1PFM 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 N1POL 1 0 :1:4 
`uc 1 N1OUT 1 0 :1:5 
`uc 1 N1OE 1 0 :1:6 
`uc 1 N1EN 1 0 :1:7 
]
[u S14903 . 1 `S1673 1 . 1 0 ]
"1772
[s S14912 . 1 `uc 1 N1CKS0 1 0 :1:0 
`uc 1 N1CKS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS0 1 0 :1:5 
`uc 1 N1PWS1 1 0 :1:6 
`uc 1 N1PWS2 1 0 :1:7 
]
[s S14921 . 1 `uc 1 N1CKS 1 0 :4:0 
`uc 1 . 1 0 :1:4 
`uc 1 N1PWS 1 0 :3:5 
]
[u S14925 . 1 `S1700 1 . 1 0 `S1709 1 . 1 0 ]
"1802
[s S14932 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL 1 0 :2:6 
]
[s S14940 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM1DCL0 1 0 :1:6 
`uc 1 PWM1DCL1 1 0 :1:7 
]
[u S14949 . 1 `S1733 1 . 1 0 `S1741 1 . 1 0 ]
"1837
[s S14962 . 1 `uc 1 PWM1DCH0 1 0 :1:0 
`uc 1 PWM1DCH1 1 0 :1:1 
`uc 1 PWM1DCH2 1 0 :1:2 
`uc 1 PWM1DCH3 1 0 :1:3 
`uc 1 PWM1DCH4 1 0 :1:4 
`uc 1 PWM1DCH5 1 0 :1:5 
`uc 1 PWM1DCH6 1 0 :1:6 
`uc 1 PWM1DCH7 1 0 :1:7 
]
[u S14971 . 1 `S1780 1 . 1 0 ]
"1861
[s S14980 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM1POL 1 0 :1:4 
`uc 1 PWM1OUT 1 0 :1:5 
`uc 1 PWM1OE 1 0 :1:6 
`uc 1 PWM1EN 1 0 :1:7 
]
[u S14989 . 1 `S1807 1 . 1 0 ]
"1881
[s S14995 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL 1 0 :2:6 
]
[s S15003 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM2DCL0 1 0 :1:6 
`uc 1 PWM2DCL1 1 0 :1:7 
]
[u S15012 . 1 `S1831 1 . 1 0 `S1839 1 . 1 0 ]
"1916
[s S15025 . 1 `uc 1 PWM2DCH0 1 0 :1:0 
`uc 1 PWM2DCH1 1 0 :1:1 
`uc 1 PWM2DCH2 1 0 :1:2 
`uc 1 PWM2DCH3 1 0 :1:3 
`uc 1 PWM2DCH4 1 0 :1:4 
`uc 1 PWM2DCH5 1 0 :1:5 
`uc 1 PWM2DCH6 1 0 :1:6 
`uc 1 PWM2DCH7 1 0 :1:7 
]
[u S15034 . 1 `S1878 1 . 1 0 ]
"1940
[s S15043 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM2POL 1 0 :1:4 
`uc 1 PWM2OUT 1 0 :1:5 
`uc 1 PWM2OE 1 0 :1:6 
`uc 1 PWM2EN 1 0 :1:7 
]
[u S15052 . 1 `S1905 1 . 1 0 ]
"1960
[s S15058 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL 1 0 :2:6 
]
[s S15066 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM3DCL0 1 0 :1:6 
`uc 1 PWM3DCL1 1 0 :1:7 
]
[u S15075 . 1 `S1929 1 . 1 0 `S1937 1 . 1 0 ]
"1995
[s S15088 . 1 `uc 1 PWM3DCH0 1 0 :1:0 
`uc 1 PWM3DCH1 1 0 :1:1 
`uc 1 PWM3DCH2 1 0 :1:2 
`uc 1 PWM3DCH3 1 0 :1:3 
`uc 1 PWM3DCH4 1 0 :1:4 
`uc 1 PWM3DCH5 1 0 :1:5 
`uc 1 PWM3DCH6 1 0 :1:6 
`uc 1 PWM3DCH7 1 0 :1:7 
]
[u S15097 . 1 `S1976 1 . 1 0 ]
"2019
[s S15106 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM3POL 1 0 :1:4 
`uc 1 PWM3OUT 1 0 :1:5 
`uc 1 PWM3OE 1 0 :1:6 
`uc 1 PWM3EN 1 0 :1:7 
]
[u S15115 . 1 `S2003 1 . 1 0 ]
"2039
[s S15121 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL 1 0 :2:6 
]
[s S15129 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PWM4DCL0 1 0 :1:6 
`uc 1 PWM4DCL1 1 0 :1:7 
]
[u S15138 . 1 `S2027 1 . 1 0 `S2035 1 . 1 0 ]
"2074
[s S15151 . 1 `uc 1 PWM4DCH0 1 0 :1:0 
`uc 1 PWM4DCH1 1 0 :1:1 
`uc 1 PWM4DCH2 1 0 :1:2 
`uc 1 PWM4DCH3 1 0 :1:3 
`uc 1 PWM4DCH4 1 0 :1:4 
`uc 1 PWM4DCH5 1 0 :1:5 
`uc 1 PWM4DCH6 1 0 :1:6 
`uc 1 PWM4DCH7 1 0 :1:7 
]
[u S15160 . 1 `S2074 1 . 1 0 ]
"2098
[s S15169 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 PWM4POL 1 0 :1:4 
`uc 1 PWM4OUT 1 0 :1:5 
`uc 1 PWM4OE 1 0 :1:6 
`uc 1 PWM4EN 1 0 :1:7 
]
[u S15178 . 1 `S2101 1 . 1 0 ]
"2127
[s S15188 . 1 `uc 1 CWG1DBR 1 0 :6:0 
]
[s S15190 . 1 `uc 1 CWG1DBR0 1 0 :1:0 
`uc 1 CWG1DBR1 1 0 :1:1 
`uc 1 CWG1DBR2 1 0 :1:2 
`uc 1 CWG1DBR3 1 0 :1:3 
`uc 1 CWG1DBR4 1 0 :1:4 
`uc 1 CWG1DBR5 1 0 :1:5 
]
[u S15197 . 1 `S2129 1 . 1 0 `S2131 1 . 1 0 ]
"2152
[s S15208 . 1 `uc 1 CWG1DBF 1 0 :6:0 
]
[s S15210 . 1 `uc 1 CWG1DBF0 1 0 :1:0 
`uc 1 CWG1DBF1 1 0 :1:1 
`uc 1 CWG1DBF2 1 0 :1:2 
`uc 1 CWG1DBF3 1 0 :1:3 
`uc 1 CWG1DBF4 1 0 :1:4 
`uc 1 CWG1DBF5 1 0 :1:5 
]
[u S15217 . 1 `S2158 1 . 1 0 `S2160 1 . 1 0 ]
"2178
[s S15228 . 1 `uc 1 G1CS0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 G1POLA 1 0 :1:3 
`uc 1 G1POLB 1 0 :1:4 
`uc 1 G1OEA 1 0 :1:5 
`uc 1 G1OEB 1 0 :1:6 
`uc 1 G1EN 1 0 :1:7 
]
[s S15237 . 1 `uc 1 G1CS 1 0 :2:0 
]
[u S15239 . 1 `S2187 1 . 1 0 `S2196 1 . 1 0 ]
"2207
[s S15251 . 1 `uc 1 G1IS0 1 0 :1:0 
`uc 1 G1IS1 1 0 :1:1 
`uc 1 G1IS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 G1ASDLA 1 0 :2:4 
`uc 1 G1ASDLB 1 0 :2:6 
]
[s S15258 . 1 `uc 1 G1IS 1 0 :4:0 
`uc 1 G1ASDLA0 1 0 :1:4 
`uc 1 G1ASDLA1 1 0 :1:5 
`uc 1 G1ASDLB0 1 0 :1:6 
`uc 1 G1ASDLB1 1 0 :1:7 
]
[u S15264 . 1 `S2221 1 . 1 0 `S2228 1 . 1 0 ]
"2236
[s S15275 . 1 `uc 1 G1ASDSCLC2 1 0 :1:0 
`uc 1 G1ASDSFLT 1 0 :1:1 
`uc 1 G1ASDSC1 1 0 :1:2 
`uc 1 G1ASDSC2 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 G1ARSEN 1 0 :1:6 
`uc 1 G1ASE 1 0 :1:7 
]
[u S15283 . 1 `S2258 1 . 1 0 ]
"2260
[s S15289 . 1 `uc 1 MCLC1OUT 1 0 :1:0 
`uc 1 MCLC2OUT 1 0 :1:1 
]
[u S15292 . 1 `S2280 1 . 1 0 ]
"2281
[s S15304 . 1 `uc 1 LC1MODE0 1 0 :1:0 
`uc 1 LC1MODE1 1 0 :1:1 
`uc 1 LC1MODE2 1 0 :1:2 
`uc 1 LC1INTN 1 0 :1:3 
`uc 1 LC1INTP 1 0 :1:4 
`uc 1 LC1OUT 1 0 :1:5 
`uc 1 LC1OE 1 0 :1:6 
`uc 1 LC1EN 1 0 :1:7 
]
[s S15313 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S15322 . 1 `uc 1 LC1MODE 1 0 :3:0 
]
[u S15324 . 1 `S2298 1 . 1 0 `S2307 1 . 1 0 `S2316 1 . 1 0 ]
"2326
[s S15335 . 1 `uc 1 LC1G1POL 1 0 :1:0 
`uc 1 LC1G2POL 1 0 :1:1 
`uc 1 LC1G3POL 1 0 :1:2 
`uc 1 LC1G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC1POL 1 0 :1:7 
]
[s S15342 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S15349 . 1 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
"2362
[s S15360 . 1 `uc 1 LC1D1S0 1 0 :1:0 
`uc 1 LC1D1S1 1 0 :1:1 
`uc 1 LC1D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S0 1 0 :1:4 
`uc 1 LC1D2S1 1 0 :1:5 
`uc 1 LC1D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S15369 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S15378 . 1 `uc 1 LC1D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S15383 . 1 `S2388 1 . 1 0 `S2397 1 . 1 0 `S2406 1 . 1 0 ]
"2409
[s S15395 . 1 `uc 1 LC1D3S0 1 0 :1:0 
`uc 1 LC1D3S1 1 0 :1:1 
`uc 1 LC1D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S0 1 0 :1:4 
`uc 1 LC1D4S1 1 0 :1:5 
`uc 1 LC1D4S2 1 0 :1:6 
]
[s S15403 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S15411 . 1 `uc 1 LC1D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC1D4S 1 0 :3:4 
]
[u S15415 . 1 `S2446 1 . 1 0 `S2454 1 . 1 0 `S2462 1 . 1 0 ]
"2455
[s S15429 . 1 `uc 1 LC1G1D1N 1 0 :1:0 
`uc 1 LC1G1D1T 1 0 :1:1 
`uc 1 LC1G1D2N 1 0 :1:2 
`uc 1 LC1G1D2T 1 0 :1:3 
`uc 1 LC1G1D3N 1 0 :1:4 
`uc 1 LC1G1D3T 1 0 :1:5 
`uc 1 LC1G1D4N 1 0 :1:6 
`uc 1 LC1G1D4T 1 0 :1:7 
]
[s S15438 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S15447 . 1 `S2500 1 . 1 0 `S2509 1 . 1 0 ]
"2500
[s S15460 . 1 `uc 1 LC1G2D1N 1 0 :1:0 
`uc 1 LC1G2D1T 1 0 :1:1 
`uc 1 LC1G2D2N 1 0 :1:2 
`uc 1 LC1G2D2T 1 0 :1:3 
`uc 1 LC1G2D3N 1 0 :1:4 
`uc 1 LC1G2D3T 1 0 :1:5 
`uc 1 LC1G2D4N 1 0 :1:6 
`uc 1 LC1G2D4T 1 0 :1:7 
]
[s S15469 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S15478 . 1 `S2549 1 . 1 0 `S2509 1 . 1 0 ]
"2545
[s S15491 . 1 `uc 1 LC1G3D1N 1 0 :1:0 
`uc 1 LC1G3D1T 1 0 :1:1 
`uc 1 LC1G3D2N 1 0 :1:2 
`uc 1 LC1G3D2T 1 0 :1:3 
`uc 1 LC1G3D3N 1 0 :1:4 
`uc 1 LC1G3D3T 1 0 :1:5 
`uc 1 LC1G3D4N 1 0 :1:6 
`uc 1 LC1G3D4T 1 0 :1:7 
]
[s S15500 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S15509 . 1 `S2598 1 . 1 0 `S2509 1 . 1 0 ]
"2590
[s S15522 . 1 `uc 1 LC1G4D1N 1 0 :1:0 
`uc 1 LC1G4D1T 1 0 :1:1 
`uc 1 LC1G4D2N 1 0 :1:2 
`uc 1 LC1G4D2T 1 0 :1:3 
`uc 1 LC1G4D3N 1 0 :1:4 
`uc 1 LC1G4D3T 1 0 :1:5 
`uc 1 LC1G4D4N 1 0 :1:6 
`uc 1 LC1G4D4T 1 0 :1:7 
]
[s S15531 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S15540 . 1 `S2647 1 . 1 0 `S2656 1 . 1 0 ]
"2635
[s S15553 . 1 `uc 1 LC2MODE0 1 0 :1:0 
`uc 1 LC2MODE1 1 0 :1:1 
`uc 1 LC2MODE2 1 0 :1:2 
`uc 1 LC2INTN 1 0 :1:3 
`uc 1 LC2INTP 1 0 :1:4 
`uc 1 LC2OUT 1 0 :1:5 
`uc 1 LC2OE 1 0 :1:6 
`uc 1 LC2EN 1 0 :1:7 
]
[s S15562 . 1 `uc 1 LCMODE0 1 0 :1:0 
`uc 1 LCMODE1 1 0 :1:1 
`uc 1 LCMODE2 1 0 :1:2 
`uc 1 LCINTN 1 0 :1:3 
`uc 1 LCINTP 1 0 :1:4 
`uc 1 LCOUT 1 0 :1:5 
`uc 1 LCOE 1 0 :1:6 
`uc 1 LCEN 1 0 :1:7 
]
[s S15571 . 1 `uc 1 LC2MODE 1 0 :3:0 
]
[u S15573 . 1 `S2696 1 . 1 0 `S2307 1 . 1 0 `S2714 1 . 1 0 ]
"2680
[s S15584 . 1 `uc 1 LC2G1POL 1 0 :1:0 
`uc 1 LC2G2POL 1 0 :1:1 
`uc 1 LC2G3POL 1 0 :1:2 
`uc 1 LC2G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 LC2POL 1 0 :1:7 
]
[s S15591 . 1 `uc 1 G1POL 1 0 :1:0 
`uc 1 G2POL 1 0 :1:1 
`uc 1 G3POL 1 0 :1:2 
`uc 1 G4POL 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 POL 1 0 :1:7 
]
[u S15598 . 1 `S2747 1 . 1 0 `S2356 1 . 1 0 ]
"2716
[s S15609 . 1 `uc 1 LC2D1S0 1 0 :1:0 
`uc 1 LC2D1S1 1 0 :1:1 
`uc 1 LC2D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S0 1 0 :1:4 
`uc 1 LC2D2S1 1 0 :1:5 
`uc 1 LC2D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S15618 . 1 `uc 1 D1S0 1 0 :1:0 
`uc 1 D1S1 1 0 :1:1 
`uc 1 D1S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D2S0 1 0 :1:4 
`uc 1 D2S1 1 0 :1:5 
`uc 1 D2S2 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S15627 . 1 `uc 1 LC2D1S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D2S 1 0 :3:4 
`uc 1 . 1 0 :1:7 
]
[u S15632 . 1 `S2786 1 . 1 0 `S2397 1 . 1 0 `S2804 1 . 1 0 ]
"2763
[s S15644 . 1 `uc 1 LC2D3S0 1 0 :1:0 
`uc 1 LC2D3S1 1 0 :1:1 
`uc 1 LC2D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S0 1 0 :1:4 
`uc 1 LC2D4S1 1 0 :1:5 
`uc 1 LC2D4S2 1 0 :1:6 
]
[s S15652 . 1 `uc 1 D3S0 1 0 :1:0 
`uc 1 D3S1 1 0 :1:1 
`uc 1 D3S2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D4S0 1 0 :1:4 
`uc 1 D4S1 1 0 :1:5 
`uc 1 D4S2 1 0 :1:6 
]
[s S15660 . 1 `uc 1 LC2D3S 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 LC2D4S 1 0 :3:4 
]
[u S15664 . 1 `S2844 1 . 1 0 `S2454 1 . 1 0 `S2860 1 . 1 0 ]
"2809
[s S15678 . 1 `uc 1 LC2G1D1N 1 0 :1:0 
`uc 1 LC2G1D1T 1 0 :1:1 
`uc 1 LC2G1D2N 1 0 :1:2 
`uc 1 LC2G1D2T 1 0 :1:3 
`uc 1 LC2G1D3N 1 0 :1:4 
`uc 1 LC2G1D3T 1 0 :1:5 
`uc 1 LC2G1D4N 1 0 :1:6 
`uc 1 LC2G1D4T 1 0 :1:7 
]
[s S15687 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S15696 . 1 `S2898 1 . 1 0 `S2509 1 . 1 0 ]
"2854
[s S15709 . 1 `uc 1 LC2G2D1N 1 0 :1:0 
`uc 1 LC2G2D1T 1 0 :1:1 
`uc 1 LC2G2D2N 1 0 :1:2 
`uc 1 LC2G2D2T 1 0 :1:3 
`uc 1 LC2G2D3N 1 0 :1:4 
`uc 1 LC2G2D3T 1 0 :1:5 
`uc 1 LC2G2D4N 1 0 :1:6 
`uc 1 LC2G2D4T 1 0 :1:7 
]
[s S15718 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S15727 . 1 `S2947 1 . 1 0 `S2509 1 . 1 0 ]
"2899
[s S15740 . 1 `uc 1 LC2G3D1N 1 0 :1:0 
`uc 1 LC2G3D1T 1 0 :1:1 
`uc 1 LC2G3D2N 1 0 :1:2 
`uc 1 LC2G3D2T 1 0 :1:3 
`uc 1 LC2G3D3N 1 0 :1:4 
`uc 1 LC2G3D3T 1 0 :1:5 
`uc 1 LC2G3D4N 1 0 :1:6 
`uc 1 LC2G3D4T 1 0 :1:7 
]
[s S15749 . 1 `uc 1 D1N 1 0 :1:0 
`uc 1 D1T 1 0 :1:1 
`uc 1 D2N 1 0 :1:2 
`uc 1 D2T 1 0 :1:3 
`uc 1 D3N 1 0 :1:4 
`uc 1 D3T 1 0 :1:5 
`uc 1 D4N 1 0 :1:6 
`uc 1 D4T 1 0 :1:7 
]
[u S15758 . 1 `S2996 1 . 1 0 `S2509 1 . 1 0 ]
"2944
[s S15771 . 1 `uc 1 LC2G4D1N 1 0 :1:0 
`uc 1 LC2G4D1T 1 0 :1:1 
`uc 1 LC2G4D2N 1 0 :1:2 
`uc 1 LC2G4D2T 1 0 :1:3 
`uc 1 LC2G4D3N 1 0 :1:4 
`uc 1 LC2G4D3T 1 0 :1:5 
`uc 1 LC2G4D4N 1 0 :1:6 
`uc 1 LC2G4D4T 1 0 :1:7 
]
[s S15780 . 1 `uc 1 G4D1N 1 0 :1:0 
`uc 1 G4D1T 1 0 :1:1 
`uc 1 G4D2N 1 0 :1:2 
`uc 1 G4D2T 1 0 :1:3 
`uc 1 G4D3N 1 0 :1:4 
`uc 1 G4D3T 1 0 :1:5 
`uc 1 G4D4N 1 0 :1:6 
`uc 1 G4D4T 1 0 :1:7 
]
[u S15789 . 1 `S3045 1 . 1 0 `S2656 1 . 1 0 ]
"2983
[s S15794 . 1 `uc 1 BSR_ICDSHAD 1 0 :5:0 
]
[u S15796 . 1 `S3086 1 . 1 0 ]
"2998
[s S15803 . 1 `uc 1 C_SHAD 1 0 :1:0 
`uc 1 DC_SHAD 1 0 :1:1 
`uc 1 Z_SHAD 1 0 :1:2 
]
[u S15807 . 1 `S3097 1 . 1 0 ]
"3014
[s S15812 . 1 `uc 1 BSR_SHAD 1 0 :5:0 
]
[u S15814 . 1 `S3110 1 . 1 0 ]
"3025
[s S15818 . 1 `uc 1 PCLATH_SHAD 1 0 :7:0 
]
[u S15820 . 1 `S3118 1 . 1 0 ]
"3053
[s S15828 . 1 `uc 1 STKPTR 1 0 :5:0 
]
[u S15830 . 1 `S3130 1 . 1 0 ]
"3070
[s S15835 . 1 `uc 1 TOSH 1 0 :7:0 
]
[u S15837 . 1 `S3139 1 . 1 0 ]
"3 bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\abmod.c
[v ___abmod `(c  1 e 1 0 ]
"34 C:\Program Files\HI-TECH Software\PICC\9.83\sources\abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\almod.c
[v ___almod `(l  1 e 4 0 ]
"43 C:\Program Files\HI-TECH Software\PICC\9.83\sources\altoft.c
[v ___altoft `(f  1 e 3 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 C:\Program Files\HI-TECH Software\PICC\9.83\sources\attoft.c
[v ___attoft `(f  1 e 3 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\awmod.c
[v ___awmod `(i  1 e 2 0 ]
"33 C:\Program Files\HI-TECH Software\PICC\9.83\sources\awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"63 C:\Program Files\HI-TECH Software\PICC\9.83\sources\float.c
[v ___ftpack `(f  1 e 3 0 ]
"87 C:\Program Files\HI-TECH Software\PICC\9.83\sources\ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 C:\Program Files\HI-TECH Software\PICC\9.83\sources\ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 C:\Program Files\HI-TECH Software\PICC\9.83\sources\ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 C:\Program Files\HI-TECH Software\PICC\9.83\sources\ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"17 C:\Program Files\HI-TECH Software\PICC\9.83\sources\ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 C:\Program Files\HI-TECH Software\PICC\9.83\sources\fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"36 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"5 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 C:\Program Files\HI-TECH Software\PICC\9.83\sources\lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"3 C:\Program Files\HI-TECH Software\PICC\9.83\sources\tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 C:\Program Files\HI-TECH Software\PICC\9.83\sources\wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"19 i2c.c
[v _StartI2C `(v  1 e 0 0 ]
"30
[v _StopI2C `(v  1 e 0 0 ]
"35
[v _ReadByteI2C `(uc  1 e 1 0 ]
"54
[v _WriteByteI2C `(v  1 e 0 0 ]
"14 interrupts.c
[v _isr `I(v  1 e 0 0 ]
"26 main.c
[v _main `(v  1 e 0 0 ]
"8 MAX31855.c
[v _InitSPI `(v  1 e 0 0 ]
"20
[v _DelaySPI `(v  1 e 0 0 ]
"26
[v _ReadDataSPI `(ul  1 e 4 0 ]
"11 system.c
[v _ConfigureOscillator `(v  1 e 0 0 ]
"21 user.c
[v _InitApp `(v  1 e 0 0 ]
"52
[v _InitAddress `(v  1 e 0 0 ]
"63
[v _ReadFlash `(ui  1 e 2 0 ]
"80
[v _EraseFlash `(v  1 e 0 0 ]
"94
[v _UnlockFlash `(v  1 e 0 0 ]
"103
[v _WriteFlash `(v  1 e 0 0 ]
"122
[v _CommandSetTris `(v  1 e 0 0 ]
"141
[v _CommandSetLat `(v  1 e 0 0 ]
"160
[v _CommandGetPort `(uc  1 e 1 0 ]
"181
[v _CommandGetTemp `(ul  1 e 4 0 ]
"188
[v _CommandSetPullUps `(v  1 e 0 0 ]
"203
[v _CommandSetAddress `(v  1 e 0 0 ]
"213
[v _CommandGetAn `(ui  1 e 2 0 ]
"284
[v _StartSystem `(v  1 e 0 0 ]
"109 C:\Program Files\HI-TECH Software\PICC\9.83\include\pic16f1503.h
[v _INDF0 `VEuc  1 e 1 @0 ]
"113
[v _INDF1 `VEuc  1 e 1 @1 ]
"117
[v _PCL `VEuc  1 e 1 @2 ]
"121
[v _STATUS `VEuc  1 e 1 @3 ]
"123
[v _CARRY `VEb  1 e 0 @24 ]
"124
[v _DC `VEb  1 e 0 @25 ]
"125
[v _ZERO `VEb  1 e 0 @26 ]
"126
[v _nPD `VEb  1 e 0 @27 ]
"127
[v _nTO `VEb  1 e 0 @28 ]
"139
[v _STATUSbits `VES36  1 e 1 @3 ]
"144
[v _FSR0L `VEuc  1 e 1 @4 ]
"148
[v _FSR0H `VEuc  1 e 1 @5 ]
"152
[v _FSR0 `VEui  1 e 2 @4 ]
"156
[v _FSR1L `VEuc  1 e 1 @6 ]
"160
[v _FSR1H `VEuc  1 e 1 @7 ]
"164
[v _FSR1 `VEui  1 e 2 @6 ]
"167
[v _BSR `VEuc  1 e 1 @8 ]
"169
[v _BSR0 `VEb  1 e 0 @64 ]
"170
[v _BSR1 `VEb  1 e 0 @65 ]
"171
[v _BSR2 `VEb  1 e 0 @66 ]
"172
[v _BSR3 `VEb  1 e 0 @67 ]
"173
[v _BSR4 `VEb  1 e 0 @68 ]
"186
[v _BSRbits `VES67  1 e 1 @8 ]
"190
[v _WREG `VEuc  1 e 1 @9 ]
"194
[v _PCLATH `VEuc  1 e 1 @10 ]
"201
[v _PCLATHbits `VES83  1 e 1 @10 ]
"205
[v _INTCON `VEuc  1 e 1 @11 ]
"207
[v _IOCIF `VEb  1 e 0 @88 ]
"208
[v _INTF `VEb  1 e 0 @89 ]
"209
[v _TMR0IF `VEb  1 e 0 @90 ]
"210
[v _IOCIE `VEb  1 e 0 @91 ]
"211
[v _INTE `VEb  1 e 0 @92 ]
"212
[v _TMR0IE `VEb  1 e 0 @93 ]
"213
[v _PEIE `VEb  1 e 0 @94 ]
"214
[v _GIE `VEb  1 e 0 @95 ]
"215
[v _T0IF `VEb  1 e 0 @90 ]
"216
[v _T0IE `VEb  1 e 0 @93 ]
"235
[v _INTCONbits `VES113  1 e 1 @11 ]
"239
[v _PORTA `VEuc  1 e 1 @12 ]
"241
[v _RA0 `VEb  1 e 0 @96 ]
"242
[v _RA1 `VEb  1 e 0 @97 ]
"243
[v _RA2 `VEb  1 e 0 @98 ]
"244
[v _RA3 `VEb  1 e 0 @99 ]
"245
[v _RA4 `VEb  1 e 0 @100 ]
"246
[v _RA5 `VEb  1 e 0 @101 ]
"259
[v _PORTAbits `VES147  1 e 1 @12 ]
"263
[v _PORTC `VEuc  1 e 1 @14 ]
"265
[v _RC0 `VEb  1 e 0 @112 ]
"266
[v _RC1 `VEb  1 e 0 @113 ]
"267
[v _RC2 `VEb  1 e 0 @114 ]
"268
[v _RC3 `VEb  1 e 0 @115 ]
"269
[v _RC4 `VEb  1 e 0 @116 ]
"270
[v _RC5 `VEb  1 e 0 @117 ]
"283
[v _PORTCbits `VES147  1 e 1 @14 ]
"287
[v _PIR1 `VEuc  1 e 1 @17 ]
"290
[v _TMR1IF `VEb  1 e 0 @136 ]
"292
[v _TMR2IF `VEb  1 e 0 @137 ]
"293
[v _SSP1IF `VEb  1 e 0 @139 ]
"295
[v _ADIF `VEb  1 e 0 @142 ]
"297
[v _TMR1GIF `VEb  1 e 0 @143 ]
"310
[v _PIR1bits `VES147  1 e 1 @17 ]
"314
[v _PIR2 `VEuc  1 e 1 @18 ]
"316
[v _NCO1IF `VEb  1 e 0 @146 ]
"317
[v _BCL1IF `VEb  1 e 0 @147 ]
"318
[v _C1IF `VEb  1 e 0 @149 ]
"319
[v _C2IF `VEb  1 e 0 @150 ]
"332
[v _PIR2bits `VES147  1 e 1 @18 ]
"336
[v _PIR3 `VEuc  1 e 1 @19 ]
"338
[v _CLC1IF `VEb  1 e 0 @152 ]
"339
[v _CLC2IF `VEb  1 e 0 @153 ]
"346
[v _PIR3bits `VES246  1 e 1 @19 ]
"350
[v _TMR0 `VEuc  1 e 1 @21 ]
"355
[v _TMR1L `VEuc  1 e 1 @22 ]
"359
[v _TMR1H `VEuc  1 e 1 @23 ]
"363
[v _TMR1 `VEui  1 e 2 @22 ]
"366
[v _T1CON `VEuc  1 e 1 @24 ]
"368
[v _TMR1ON `VEb  1 e 0 @192 ]
"369
[v _nT1SYNC `VEb  1 e 0 @194 ]
"370
[v _T1OSCEN `VEb  1 e 0 @195 ]
"371
[v _T1CKPS0 `VEb  1 e 0 @196 ]
"372
[v _T1CKPS1 `VEb  1 e 0 @197 ]
"373
[v _TMR1CS0 `VEb  1 e 0 @198 ]
"374
[v _TMR1CS1 `VEb  1 e 0 @199 ]
"392
[v _T1CONbits `VES277  1 e 1 @24 ]
"396
[v _T1GCON `VEuc  1 e 1 @25 ]
"398
[v _T1GVAL `VEb  1 e 0 @202 ]
"399
[v _T1GGO_nDONE `VEb  1 e 0 @203 ]
"400
[v _T1GSPM `VEb  1 e 0 @204 ]
"401
[v _T1GTM `VEb  1 e 0 @205 ]
"402
[v _T1GPOL `VEb  1 e 0 @206 ]
"403
[v _TMR1GE `VEb  1 e 0 @207 ]
"404
[v _T1GSS0 `VEb  1 e 0 @200 ]
"405
[v _T1GSS1 `VEb  1 e 0 @201 ]
"421
[v _T1GCONbits `VES314  1 e 1 @25 ]
"425
[v _TMR2 `VEuc  1 e 1 @26 ]
"429
[v _PR2 `VEuc  1 e 1 @27 ]
"433
[v _T2CON `VEuc  1 e 1 @28 ]
"435
[v _TMR2ON `VEb  1 e 0 @226 ]
"436
[v _T2CKPS0 `VEb  1 e 0 @224 ]
"437
[v _T2CKPS1 `VEb  1 e 0 @225 ]
"438
[v _TOUTPS0 `VEb  1 e 0 @227 ]
"439
[v _TOUTPS1 `VEb  1 e 0 @228 ]
"440
[v _TOUTPS2 `VEb  1 e 0 @229 ]
"441
[v _TOUTPS3 `VEb  1 e 0 @230 ]
"458
[v _T2CONbits `VES351  1 e 1 @28 ]
"468
[v _TRISA `VEuc  1 e 1 @140 ]
"470
[v _TRISA0 `VEb  1 e 0 @1120 ]
"471
[v _TRISA1 `VEb  1 e 0 @1121 ]
"472
[v _TRISA2 `VEb  1 e 0 @1122 ]
"473
[v _TRISA3 `VEb  1 e 0 @1123 ]
"474
[v _TRISA4 `VEb  1 e 0 @1124 ]
"475
[v _TRISA5 `VEb  1 e 0 @1125 ]
"488
[v _TRISAbits `VES147  1 e 1 @140 ]
"493
[v _TRISC `VEuc  1 e 1 @142 ]
"495
[v _TRISC0 `VEb  1 e 0 @1136 ]
"496
[v _TRISC1 `VEb  1 e 0 @1137 ]
"497
[v _TRISC2 `VEb  1 e 0 @1138 ]
"498
[v _TRISC3 `VEb  1 e 0 @1139 ]
"499
[v _TRISC4 `VEb  1 e 0 @1140 ]
"500
[v _TRISC5 `VEb  1 e 0 @1141 ]
"513
[v _TRISCbits `VES147  1 e 1 @142 ]
"518
[v _PIE1 `VEuc  1 e 1 @145 ]
"521
[v _TMR1IE `VEb  1 e 0 @1160 ]
"523
[v _TMR2IE `VEb  1 e 0 @1161 ]
"524
[v _SSP1IE `VEb  1 e 0 @1163 ]
"526
[v _ADIE `VEb  1 e 0 @1166 ]
"528
[v _TMR1GIE `VEb  1 e 0 @1167 ]
"541
[v _PIE1bits `VES147  1 e 1 @145 ]
"546
[v _PIE2 `VEuc  1 e 1 @146 ]
"548
[v _NCO1IE `VEb  1 e 0 @1170 ]
"549
[v _BCL1IE `VEb  1 e 0 @1171 ]
"550
[v _C1IE `VEb  1 e 0 @1173 ]
"551
[v _C2IE `VEb  1 e 0 @1174 ]
"564
[v _PIE2bits `VES147  1 e 1 @146 ]
"569
[v _PIE3 `VEuc  1 e 1 @147 ]
"571
[v _CLC1E `VEb  1 e 0 @1176 ]
"572
[v _CLC2IE `VEb  1 e 0 @1177 ]
"579
[v _PIE3bits `VES246  1 e 1 @147 ]
"584
[v _OPTION_REG `VEuc  1 e 1 @149 ]
"587
[v _PSA `VEb  1 e 0 @1195 ]
"589
[v _TMR0SE `VEb  1 e 0 @1196 ]
"590
[v _TMR0CS `VEb  1 e 0 @1197 ]
"592
[v _INTEDG `VEb  1 e 0 @1198 ]
"594
[v _nWPUEN `VEb  1 e 0 @1199 ]
"595
[v _PS0 `VEb  1 e 0 @1192 ]
"596
[v _PS1 `VEb  1 e 0 @1193 ]
"597
[v _PS2 `VEb  1 e 0 @1194 ]
"598
[v _T0SE `VEb  1 e 0 @1196 ]
"599
[v _T0CS `VEb  1 e 0 @1197 ]
"618
[v _OPTION_REGbits `VES513  1 e 1 @149 ]
"623
[v _PCON `VEuc  1 e 1 @150 ]
"626
[v _nBOR `VEb  1 e 0 @1200 ]
"628
[v _nPOR `VEb  1 e 0 @1201 ]
"630
[v _nRI `VEb  1 e 0 @1202 ]
"632
[v _nRMCLR `VEb  1 e 0 @1203 ]
"633
[v _nRWDT `VEb  1 e 0 @1204 ]
"635
[v _STKUNF `VEb  1 e 0 @1206 ]
"637
[v _STKOVF `VEb  1 e 0 @1207 ]
"650
[v _PCONbits `VES147  1 e 1 @150 ]
"655
[v _WDTCON `VEuc  1 e 1 @151 ]
"658
[v _SWDTEN `VEb  1 e 0 @1208 ]
"659
[v _WDTPS0 `VEb  1 e 0 @1209 ]
"660
[v _WDTPS1 `VEb  1 e 0 @1210 ]
"661
[v _WDTPS2 `VEb  1 e 0 @1211 ]
"662
[v _WDTPS3 `VEb  1 e 0 @1212 ]
"663
[v _WDTPS4 `VEb  1 e 0 @1213 ]
"678
[v _WDTCONbits `VES577  1 e 1 @151 ]
"683
[v _OSCCON `VEuc  1 e 1 @153 ]
"685
[v _SCS0 `VEb  1 e 0 @1224 ]
"686
[v _SCS1 `VEb  1 e 0 @1225 ]
"687
[v _IRCF0 `VEb  1 e 0 @1227 ]
"688
[v _IRCF1 `VEb  1 e 0 @1228 ]
"689
[v _IRCF2 `VEb  1 e 0 @1229 ]
"690
[v _IRCF3 `VEb  1 e 0 @1230 ]
"708
[v _OSCCONbits `VES611  1 e 1 @153 ]
"713
[v _OSCSTAT `VEuc  1 e 1 @154 ]
"716
[v _HFIOFS `VEb  1 e 0 @1232 ]
"718
[v _LFIOFR `VEb  1 e 0 @1233 ]
"719
[v _HFIOFR `VEb  1 e 0 @1236 ]
"721
[v _OSTS `VEb  1 e 0 @1237 ]
"722
[v _SOSCR `VEb  1 e 0 @1239 ]
"739
[v _OSCSTATbits `VES646  1 e 1 @154 ]
"745
[v _ADRESL `VEuc  1 e 1 @155 ]
"750
[v _ADRESH `VEuc  1 e 1 @156 ]
"754
[v _ADRES `VEui  1 e 2 @155 ]
"758
[v _ADCON0 `VEuc  1 e 1 @157 ]
"761
[v _ADON `VEb  1 e 0 @1256 ]
"763
[v _GO_nDONE `VEb  1 e 0 @1257 ]
"765
[v _ADGO `VEb  1 e 0 @1257 ]
"766
[v _CHS0 `VEb  1 e 0 @1258 ]
"767
[v _CHS1 `VEb  1 e 0 @1259 ]
"768
[v _CHS2 `VEb  1 e 0 @1260 ]
"769
[v _CHS3 `VEb  1 e 0 @1261 ]
"770
[v _CHS4 `VEb  1 e 0 @1262 ]
"772
[v _GO `VEb  1 e 0 @1257 ]
"794
[v _ADCON0bits `VES691  1 e 1 @157 ]
"799
[v _ADCON1 `VEuc  1 e 1 @158 ]
"802
[v _ADFM `VEb  1 e 0 @1271 ]
"803
[v _ADPREF0 `VEb  1 e 0 @1264 ]
"804
[v _ADPREF1 `VEb  1 e 0 @1265 ]
"820
[v _ADCON1bits `VES727  1 e 1 @158 ]
"825
[v _ADCON2 `VEuc  1 e 1 @159 ]
"827
[v _TRIGSEL0 `VEb  1 e 0 @1276 ]
"828
[v _TRIGSEL1 `VEb  1 e 0 @1277 ]
"829
[v _TRIGSEL2 `VEb  1 e 0 @1278 ]
"830
[v _TRIGSEL3 `VEb  1 e 0 @1279 ]
"844
[v _ADCON2bits `VES756  1 e 1 @159 ]
"853
[v _LATA `VEuc  1 e 1 @268 ]
"855
[v _LATA0 `VEb  1 e 0 @2144 ]
"856
[v _LATA1 `VEb  1 e 0 @2145 ]
"857
[v _LATA2 `VEb  1 e 0 @2146 ]
"858
[v _LATA4 `VEb  1 e 0 @2148 ]
"859
[v _LATA5 `VEb  1 e 0 @2149 ]
"872
[v _LATAbits `VES147  1 e 1 @268 ]
"876
[v _LATC `VEuc  1 e 1 @270 ]
"878
[v _LATC0 `VEb  1 e 0 @2160 ]
"879
[v _LATC1 `VEb  1 e 0 @2161 ]
"880
[v _LATC2 `VEb  1 e 0 @2162 ]
"881
[v _LATC3 `VEb  1 e 0 @2163 ]
"882
[v _LATC4 `VEb  1 e 0 @2164 ]
"883
[v _LATC5 `VEb  1 e 0 @2165 ]
"896
[v _LATCbits `VES147  1 e 1 @270 ]
"900
[v _CM1CON0 `VEuc  1 e 1 @273 ]
"903
[v _C1SYNC `VEb  1 e 0 @2184 ]
"905
[v _C1HYS `VEb  1 e 0 @2185 ]
"907
[v _C1SP `VEb  1 e 0 @2186 ]
"909
[v _C1POL `VEb  1 e 0 @2188 ]
"911
[v _C1OE `VEb  1 e 0 @2189 ]
"913
[v _C1OUT `VEb  1 e 0 @2190 ]
"915
[v _C1ON `VEb  1 e 0 @2191 ]
"928
[v _CM1CON0bits `VES147  1 e 1 @273 ]
"932
[v _CM1CON1 `VEuc  1 e 1 @274 ]
"935
[v _C1NCH0 `VEb  1 e 0 @2192 ]
"937
[v _C1NCH1 `VEb  1 e 0 @2193 ]
"939
[v _C1PCH0 `VEb  1 e 0 @2196 ]
"941
[v _C1PCH1 `VEb  1 e 0 @2197 ]
"943
[v _C1INTN `VEb  1 e 0 @2198 ]
"945
[v _C1INTP `VEb  1 e 0 @2199 ]
"962
[v _CM1CON1bits `VES872  1 e 1 @274 ]
"966
[v _CM2CON0 `VEuc  1 e 1 @275 ]
"968
[v _C2SYNC `VEb  1 e 0 @2200 ]
"969
[v _C2HYS `VEb  1 e 0 @2201 ]
"970
[v _C2SP `VEb  1 e 0 @2202 ]
"971
[v _C2POL `VEb  1 e 0 @2204 ]
"972
[v _C2OE `VEb  1 e 0 @2205 ]
"973
[v _C2OUT `VEb  1 e 0 @2206 ]
"974
[v _C2ON `VEb  1 e 0 @2207 ]
"987
[v _CM2CON0bits `VES147  1 e 1 @275 ]
"991
[v _CM2CON1 `VEuc  1 e 1 @276 ]
"994
[v _C2NCH0 `VEb  1 e 0 @2208 ]
"996
[v _C2NCH1 `VEb  1 e 0 @2209 ]
"998
[v _C2PCH0 `VEb  1 e 0 @2212 ]
"1000
[v _C2PCH1 `VEb  1 e 0 @2213 ]
"1002
[v _C2INTN `VEb  1 e 0 @2214 ]
"1004
[v _C2INTP `VEb  1 e 0 @2215 ]
"1021
[v _CM2CON1bits `VES872  1 e 1 @276 ]
"1026
[v _CMOUT `VEuc  1 e 1 @277 ]
"1028
[v _MC1OUT `VEb  1 e 0 @2216 ]
"1029
[v _MC2OUT `VEb  1 e 0 @2217 ]
"1036
[v _CMOUTbits `VES246  1 e 1 @277 ]
"1041
[v _BORCON `VEuc  1 e 1 @278 ]
"1044
[v _BORRDY `VEb  1 e 0 @2224 ]
"1045
[v _BORFS `VEb  1 e 0 @2230 ]
"1047
[v _SBOREN `VEb  1 e 0 @2231 ]
"1056
[v _BORCONbits `VES973  1 e 1 @278 ]
"1061
[v _FVRCON `VEuc  1 e 1 @279 ]
"1064
[v _FVRRDY `VEb  1 e 0 @2238 ]
"1066
[v _FVREN `VEb  1 e 0 @2239 ]
"1068
[v _ADFVR0 `VEb  1 e 0 @2232 ]
"1070
[v _ADFVR1 `VEb  1 e 0 @2233 ]
"1085
[v _FVRCONbits `VES996  1 e 1 @279 ]
"1090
[v _DACCON0 `VEuc  1 e 1 @280 ]
"1093
[v _DACNSS `VEb  1 e 0 @2240 ]
"1095
[v _DACPSS0 `VEb  1 e 0 @2242 ]
"1097
[v _DACPSS1 `VEb  1 e 0 @2243 ]
"1099
[v _DACOE `VEb  1 e 0 @2245 ]
"1101
[v _DACLPS `VEb  1 e 0 @2246 ]
"1103
[v _DACEN `VEb  1 e 0 @2247 ]
"1120
[v _DACCON0bits `VES1029  1 e 1 @280 ]
"1125
[v _DACCON1 `VEuc  1 e 1 @281 ]
"1128
[v _DACR0 `VEb  1 e 0 @2248 ]
"1130
[v _DACR1 `VEb  1 e 0 @2249 ]
"1132
[v _DACR2 `VEb  1 e 0 @2250 ]
"1134
[v _DACR3 `VEb  1 e 0 @2251 ]
"1136
[v _DACR4 `VEb  1 e 0 @2252 ]
"1150
[v _DACCON1bits `VES1060  1 e 1 @281 ]
"1155
[v _APFCON `VEuc  1 e 1 @285 ]
"1157
[v _NCOSEL `VEb  1 e 0 @2280 ]
"1158
[v _CLC1SEL `VEb  1 e 0 @2281 ]
"1159
[v _T1GSEL `VEb  1 e 0 @2283 ]
"1160
[v _SSSEL `VEb  1 e 0 @2284 ]
"1161
[v _SDOSEL `VEb  1 e 0 @2285 ]
"1173
[v _APFCONbits `VES1087  1 e 1 @285 ]
"1182
[v _ANSELA `VEuc  1 e 1 @396 ]
"1184
[v _ANSA0 `VEb  1 e 0 @3168 ]
"1185
[v _ANSA1 `VEb  1 e 0 @3169 ]
"1186
[v _ANSA2 `VEb  1 e 0 @3170 ]
"1187
[v _ANSA4 `VEb  1 e 0 @3172 ]
"1203
[v _ANSELAbits `VES1114  1 e 1 @396 ]
"1207
[v _ANSELC `VEuc  1 e 1 @398 ]
"1209
[v _ANSC0 `VEb  1 e 0 @3184 ]
"1210
[v _ANSC1 `VEb  1 e 0 @3185 ]
"1211
[v _ANSC2 `VEb  1 e 0 @3186 ]
"1212
[v _ANSC3 `VEb  1 e 0 @3187 ]
"1225
[v _ANSELCbits `VES147  1 e 1 @398 ]
"1230
[v _PMADRL `VEuc  1 e 1 @401 ]
"1234
[v _PMADRH `VEuc  1 e 1 @402 ]
"1241
[v _PMADRHbits `VES83  1 e 1 @402 ]
"1245
[v _PMADR `VEui  1 e 2 @401 ]
"1249
[v _PMDATL `VEuc  1 e 1 @403 ]
"1253
[v _PMDATH `VEuc  1 e 1 @404 ]
"1260
[v _PMDATHbits `VES1169  1 e 1 @404 ]
"1264
[v _PMDAT `VEui  1 e 2 @403 ]
"1267
[v _PMCON1 `VEuc  1 e 1 @405 ]
"1270
[v _RD `VEb  1 e 0 @3240 ]
"1272
[v _WR `VEb  1 e 0 @3241 ]
"1274
[v _WREN `VEb  1 e 0 @3242 ]
"1276
[v _WRERR `VEb  1 e 0 @3243 ]
"1278
[v _FREE `VEb  1 e 0 @3244 ]
"1280
[v _LWLO `VEb  1 e 0 @3245 ]
"1282
[v _CFGS `VEb  1 e 0 @3246 ]
"1283
[v _EEPGD `VEb  1 e 0 @3247 ]
"1296
[v _PMCON1bits `VES147  1 e 1 @405 ]
"1300
[v _PMCON2 `VEuc  1 e 1 @406 ]
"1304
[v _VREGCON `VEuc  1 e 1 @407 ]
"1306
[v _VREGPM0 `VEb  1 e 0 @3256 ]
"1307
[v _VREGPM1 `VEb  1 e 0 @3257 ]
"1317
[v _VREGCONbits `VES1214  1 e 1 @407 ]
"1326
[v _WPUA `VEuc  1 e 1 @524 ]
"1328
[v _WPUA0 `VEb  1 e 0 @4192 ]
"1329
[v _WPUA1 `VEb  1 e 0 @4193 ]
"1330
[v _WPUA2 `VEb  1 e 0 @4194 ]
"1331
[v _WPUA3 `VEb  1 e 0 @4195 ]
"1332
[v _WPUA4 `VEb  1 e 0 @4196 ]
"1333
[v _WPUA5 `VEb  1 e 0 @4197 ]
"1347
[v _WPUAbits `VES1239  1 e 1 @524 ]
"1351
[v _WPUC `VEuc  1 e 1 @526 ]
"1353
[v _WPUC0 `VEb  1 e 0 @4208 ]
"1354
[v _WPUC1 `VEb  1 e 0 @4209 ]
"1355
[v _WPUC2 `VEb  1 e 0 @4210 ]
"1356
[v _WPUC3 `VEb  1 e 0 @4211 ]
"1357
[v _WPUC4 `VEb  1 e 0 @4212 ]
"1358
[v _WPUC5 `VEb  1 e 0 @4213 ]
"1372
[v _WPUCbits `VES1239  1 e 1 @526 ]
"1376
[v _SSPBUF `VEuc  1 e 1 @529 ]
"1381
[v _SSPADD `VEuc  1 e 1 @530 ]
"1386
[v _SSPMSK `VEuc  1 e 1 @531 ]
"1391
[v _SSPSTAT `VEuc  1 e 1 @532 ]
"1394
[v _BF `VEb  1 e 0 @4256 ]
"1395
[v _UA `VEb  1 e 0 @4257 ]
"1396
[v _R_nW `VEb  1 e 0 @4258 ]
"1397
[v _S `VEb  1 e 0 @4259 ]
"1398
[v _P `VEb  1 e 0 @4260 ]
"1399
[v _D_nA `VEb  1 e 0 @4261 ]
"1400
[v _CKE `VEb  1 e 0 @4262 ]
"1401
[v _SMP `VEb  1 e 0 @4263 ]
"1414
[v _SSPSTATbits `VES147  1 e 1 @532 ]
"1418
[v _SSPCON1 `VEuc  1 e 1 @533 ]
"1420
[v _SSPCON `VEuc  1 e 1 @533 ]
"1422
[v _SSPM0 `VEb  1 e 0 @4264 ]
"1423
[v _SSPM1 `VEb  1 e 0 @4265 ]
"1424
[v _SSPM2 `VEb  1 e 0 @4266 ]
"1425
[v _SSPM3 `VEb  1 e 0 @4267 ]
"1426
[v _CKP `VEb  1 e 0 @4268 ]
"1427
[v _SSPEN `VEb  1 e 0 @4269 ]
"1428
[v _SSPOV `VEb  1 e 0 @4270 ]
"1429
[v _WCOL `VEb  1 e 0 @4271 ]
"1445
[v _SSPCON1bits `VES1335  1 e 1 @533 ]
"1449
[v _SSPCON2 `VEuc  1 e 1 @534 ]
"1452
[v _SEN `VEb  1 e 0 @4272 ]
"1453
[v _RSEN `VEb  1 e 0 @4273 ]
"1454
[v _PEN `VEb  1 e 0 @4274 ]
"1455
[v _RCEN `VEb  1 e 0 @4275 ]
"1456
[v _ACKEN `VEb  1 e 0 @4276 ]
"1457
[v _ACKDT `VEb  1 e 0 @4277 ]
"1458
[v _ACKSTAT `VEb  1 e 0 @4278 ]
"1459
[v _GCEN `VEb  1 e 0 @4279 ]
"1472
[v _SSPCON2bits `VES147  1 e 1 @534 ]
"1476
[v _SSPCON3 `VEuc  1 e 1 @535 ]
"1479
[v _DHEN `VEb  1 e 0 @4280 ]
"1480
[v _AHEN `VEb  1 e 0 @4281 ]
"1481
[v _SBCDE `VEb  1 e 0 @4282 ]
"1482
[v _SDAHT `VEb  1 e 0 @4283 ]
"1483
[v _BOEN `VEb  1 e 0 @4284 ]
"1484
[v _SCIE `VEb  1 e 0 @4285 ]
"1485
[v _PCIE `VEb  1 e 0 @4286 ]
"1486
[v _ACKTIM `VEb  1 e 0 @4287 ]
"1499
[v _SSPCON3bits `VES147  1 e 1 @535 ]
"1508
[v _IOCAP `VEuc  1 e 1 @913 ]
"1510
[v _IOCAP0 `VEb  1 e 0 @7304 ]
"1511
[v _IOCAP1 `VEb  1 e 0 @7305 ]
"1512
[v _IOCAP2 `VEb  1 e 0 @7306 ]
"1513
[v _IOCAP3 `VEb  1 e 0 @7307 ]
"1514
[v _IOCAP4 `VEb  1 e 0 @7308 ]
"1515
[v _IOCAP5 `VEb  1 e 0 @7309 ]
"1529
[v _IOCAPbits `VES1239  1 e 1 @913 ]
"1533
[v _IOCAN `VEuc  1 e 1 @914 ]
"1535
[v _IOCAN0 `VEb  1 e 0 @7312 ]
"1536
[v _IOCAN1 `VEb  1 e 0 @7313 ]
"1537
[v _IOCAN2 `VEb  1 e 0 @7314 ]
"1538
[v _IOCAN3 `VEb  1 e 0 @7315 ]
"1539
[v _IOCAN4 `VEb  1 e 0 @7316 ]
"1540
[v _IOCAN5 `VEb  1 e 0 @7317 ]
"1554
[v _IOCANbits `VES1239  1 e 1 @914 ]
"1558
[v _IOCAF `VEuc  1 e 1 @915 ]
"1560
[v _IOCAF0 `VEb  1 e 0 @7320 ]
"1561
[v _IOCAF1 `VEb  1 e 0 @7321 ]
"1562
[v _IOCAF2 `VEb  1 e 0 @7322 ]
"1563
[v _IOCAF3 `VEb  1 e 0 @7323 ]
"1564
[v _IOCAF4 `VEb  1 e 0 @7324 ]
"1565
[v _IOCAF5 `VEb  1 e 0 @7325 ]
"1579
[v _IOCAFbits `VES1239  1 e 1 @915 ]
"1590
[v _NCO1ACCL `VEuc  1 e 1 @1176 ]
"1592
[v _NCO1ACC0 `VEb  1 e 0 @9408 ]
"1593
[v _NCO1ACC1 `VEb  1 e 0 @9409 ]
"1594
[v _NCO1ACC2 `VEb  1 e 0 @9410 ]
"1595
[v _NCO1ACC3 `VEb  1 e 0 @9411 ]
"1596
[v _NCO1ACC4 `VEb  1 e 0 @9412 ]
"1597
[v _NCO1ACC5 `VEb  1 e 0 @9413 ]
"1598
[v _NCO1ACC6 `VEb  1 e 0 @9414 ]
"1599
[v _NCO1ACC7 `VEb  1 e 0 @9415 ]
"1612
[v _NCO1ACCLbits `VES147  1 e 1 @1176 ]
"1616
[v _NCO1ACCH `VEuc  1 e 1 @1177 ]
"1618
[v _NCO1ACC8 `VEb  1 e 0 @9416 ]
"1619
[v _NCO1ACC9 `VEb  1 e 0 @9417 ]
"1620
[v _NCO1ACC10 `VEb  1 e 0 @9418 ]
"1621
[v _NCO1ACC11 `VEb  1 e 0 @9419 ]
"1622
[v _NCO1ACC12 `VEb  1 e 0 @9420 ]
"1623
[v _NCO1ACC13 `VEb  1 e 0 @9421 ]
"1624
[v _NCO1ACC14 `VEb  1 e 0 @9422 ]
"1625
[v _NCO1ACC15 `VEb  1 e 0 @9423 ]
"1638
[v _NCO1ACCHbits `VES147  1 e 1 @1177 ]
"1642
[v _NCO1ACCU `VEuc  1 e 1 @1178 ]
"1644
[v _NCO1ACC16 `VEb  1 e 0 @9424 ]
"1645
[v _NCO1ACC17 `VEb  1 e 0 @9425 ]
"1646
[v _NCO1ACC18 `VEb  1 e 0 @9426 ]
"1647
[v _NCO1ACC19 `VEb  1 e 0 @9427 ]
"1660
[v _NCO1ACCUbits `VES147  1 e 1 @1178 ]
"1664
[v _NCO1ACC `VEum  1 e 3 @1176 ]
"1668
[v _NCO1INCL `VEuc  1 e 1 @1179 ]
"1670
[v _NCO1INC0 `VEb  1 e 0 @9432 ]
"1671
[v _NCO1INC1 `VEb  1 e 0 @9433 ]
"1672
[v _NCO1INC2 `VEb  1 e 0 @9434 ]
"1673
[v _NCO1INC3 `VEb  1 e 0 @9435 ]
"1674
[v _NCO1INC4 `VEb  1 e 0 @9436 ]
"1675
[v _NCO1INC5 `VEb  1 e 0 @9437 ]
"1676
[v _NCO1INC6 `VEb  1 e 0 @9438 ]
"1677
[v _NCO1INC7 `VEb  1 e 0 @9439 ]
"1690
[v _NCO1INCLbits `VES147  1 e 1 @1179 ]
"1694
[v _NCO1INCH `VEuc  1 e 1 @1180 ]
"1696
[v _NCO1INC8 `VEb  1 e 0 @9440 ]
"1697
[v _NCO1INC9 `VEb  1 e 0 @9441 ]
"1698
[v _NCO1INC10 `VEb  1 e 0 @9442 ]
"1699
[v _NCO1INC11 `VEb  1 e 0 @9443 ]
"1700
[v _NCO1INC12 `VEb  1 e 0 @9444 ]
"1701
[v _NCO1INC13 `VEb  1 e 0 @9445 ]
"1702
[v _NCO1INC14 `VEb  1 e 0 @9446 ]
"1703
[v _NCO1INC15 `VEb  1 e 0 @9447 ]
"1716
[v _NCO1INCHbits `VES147  1 e 1 @1180 ]
"1720
[v _NCO1INCU `VEuc  1 e 1 @1181 ]
"1734
[v _NCO1INCUbits `VES147  1 e 1 @1181 ]
"1738
[v _NCO1INC `VEum  1 e 3 @1179 ]
"1742
[v _NCO1CON `VEuc  1 e 1 @1182 ]
"1744
[v _N1PFM `VEb  1 e 0 @9456 ]
"1745
[v _N1POL `VEb  1 e 0 @9460 ]
"1746
[v _N1OUT `VEb  1 e 0 @9461 ]
"1747
[v _N1OE `VEb  1 e 0 @9462 ]
"1748
[v _N1EN `VEb  1 e 0 @9463 ]
"1761
[v _NCO1CONbits `VES147  1 e 1 @1182 ]
"1765
[v _NCO1CLK `VEuc  1 e 1 @1183 ]
"1768
[v _N1CKS0 `VEb  1 e 0 @9464 ]
"1769
[v _N1CKS1 `VEb  1 e 0 @9465 ]
"1770
[v _N1PWS0 `VEb  1 e 0 @9469 ]
"1771
[v _N1PWS1 `VEb  1 e 0 @9470 ]
"1772
[v _N1PWS2 `VEb  1 e 0 @9471 ]
"1790
[v _NCO1CLKbits `VES1713  1 e 1 @1183 ]
"1799
[v _PWM1DCL `VEuc  1 e 1 @1553 ]
"1801
[v _PWM1DCL0 `VEb  1 e 0 @12430 ]
"1802
[v _PWM1DCL1 `VEb  1 e 0 @12431 ]
"1824
[v _PWM1DCLbits `VES1750  1 e 1 @1553 ]
"1828
[v _PWM1DCH `VEuc  1 e 1 @1554 ]
"1830
[v _PWM1DCH0 `VEb  1 e 0 @12432 ]
"1831
[v _PWM1DCH1 `VEb  1 e 0 @12433 ]
"1832
[v _PWM1DCH2 `VEb  1 e 0 @12434 ]
"1833
[v _PWM1DCH3 `VEb  1 e 0 @12435 ]
"1834
[v _PWM1DCH4 `VEb  1 e 0 @12436 ]
"1835
[v _PWM1DCH5 `VEb  1 e 0 @12437 ]
"1836
[v _PWM1DCH6 `VEb  1 e 0 @12438 ]
"1837
[v _PWM1DCH7 `VEb  1 e 0 @12439 ]
"1850
[v _PWM1DCHbits `VES147  1 e 1 @1554 ]
"1855
[v _PWM1CON `VEuc  1 e 1 @1555 ]
"1856
[v _PWM1CON0 `VEuc  1 e 1 @1555 ]
"1858
[v _PWM1POL `VEb  1 e 0 @12444 ]
"1859
[v _PWM1OUT `VEb  1 e 0 @12445 ]
"1860
[v _PWM1OE `VEb  1 e 0 @12446 ]
"1861
[v _PWM1EN `VEb  1 e 0 @12447 ]
"1874
[v _PWM1CONbits `VES147  1 e 1 @1555 ]
"1878
[v _PWM2DCL `VEuc  1 e 1 @1556 ]
"1880
[v _PWM2DCL0 `VEb  1 e 0 @12454 ]
"1881
[v _PWM2DCL1 `VEb  1 e 0 @12455 ]
"1903
[v _PWM2DCLbits `VES1750  1 e 1 @1556 ]
"1907
[v _PWM2DCH `VEuc  1 e 1 @1557 ]
"1909
[v _PWM2DCH0 `VEb  1 e 0 @12456 ]
"1910
[v _PWM2DCH1 `VEb  1 e 0 @12457 ]
"1911
[v _PWM2DCH2 `VEb  1 e 0 @12458 ]
"1912
[v _PWM2DCH3 `VEb  1 e 0 @12459 ]
"1913
[v _PWM2DCH4 `VEb  1 e 0 @12460 ]
"1914
[v _PWM2DCH5 `VEb  1 e 0 @12461 ]
"1915
[v _PWM2DCH6 `VEb  1 e 0 @12462 ]
"1916
[v _PWM2DCH7 `VEb  1 e 0 @12463 ]
"1929
[v _PWM2DCHbits `VES147  1 e 1 @1557 ]
"1934
[v _PWM2CON `VEuc  1 e 1 @1558 ]
"1935
[v _PWM2CON0 `VEuc  1 e 1 @1558 ]
"1937
[v _PWM2POL `VEb  1 e 0 @12468 ]
"1938
[v _PWM2OUT `VEb  1 e 0 @12469 ]
"1939
[v _PWM2OE `VEb  1 e 0 @12470 ]
"1940
[v _PWM2EN `VEb  1 e 0 @12471 ]
"1953
[v _PWM2CONbits `VES147  1 e 1 @1558 ]
"1957
[v _PWM3DCL `VEuc  1 e 1 @1559 ]
"1959
[v _PWM3DCL0 `VEb  1 e 0 @12478 ]
"1960
[v _PWM3DCL1 `VEb  1 e 0 @12479 ]
"1982
[v _PWM3DCLbits `VES1750  1 e 1 @1559 ]
"1986
[v _PWM3DCH `VEuc  1 e 1 @1560 ]
"1988
[v _PWM3DCH0 `VEb  1 e 0 @12480 ]
"1989
[v _PWM3DCH1 `VEb  1 e 0 @12481 ]
"1990
[v _PWM3DCH2 `VEb  1 e 0 @12482 ]
"1991
[v _PWM3DCH3 `VEb  1 e 0 @12483 ]
"1992
[v _PWM3DCH4 `VEb  1 e 0 @12484 ]
"1993
[v _PWM3DCH5 `VEb  1 e 0 @12485 ]
"1994
[v _PWM3DCH6 `VEb  1 e 0 @12486 ]
"1995
[v _PWM3DCH7 `VEb  1 e 0 @12487 ]
"2008
[v _PWM3DCHbits `VES147  1 e 1 @1560 ]
"2013
[v _PWM3CON `VEuc  1 e 1 @1561 ]
"2014
[v _PWM3CON0 `VEuc  1 e 1 @1561 ]
"2016
[v _PWM3POL `VEb  1 e 0 @12492 ]
"2017
[v _PWM3OUT `VEb  1 e 0 @12493 ]
"2018
[v _PWM3OE `VEb  1 e 0 @12494 ]
"2019
[v _PWM3EN `VEb  1 e 0 @12495 ]
"2032
[v _PWM3CONbits `VES147  1 e 1 @1561 ]
"2036
[v _PWM4DCL `VEuc  1 e 1 @1562 ]
"2038
[v _PWM4DCL0 `VEb  1 e 0 @12502 ]
"2039
[v _PWM4DCL1 `VEb  1 e 0 @12503 ]
"2061
[v _PWM4DCLbits `VES1750  1 e 1 @1562 ]
"2065
[v _PWM4DCH `VEuc  1 e 1 @1563 ]
"2067
[v _PWM4DCH0 `VEb  1 e 0 @12504 ]
"2068
[v _PWM4DCH1 `VEb  1 e 0 @12505 ]
"2069
[v _PWM4DCH2 `VEb  1 e 0 @12506 ]
"2070
[v _PWM4DCH3 `VEb  1 e 0 @12507 ]
"2071
[v _PWM4DCH4 `VEb  1 e 0 @12508 ]
"2072
[v _PWM4DCH5 `VEb  1 e 0 @12509 ]
"2073
[v _PWM4DCH6 `VEb  1 e 0 @12510 ]
"2074
[v _PWM4DCH7 `VEb  1 e 0 @12511 ]
"2087
[v _PWM4DCHbits `VES147  1 e 1 @1563 ]
"2092
[v _PWM4CON `VEuc  1 e 1 @1564 ]
"2093
[v _PWM4CON0 `VEuc  1 e 1 @1564 ]
"2095
[v _PWM4POL `VEb  1 e 0 @12516 ]
"2096
[v _PWM4OUT `VEb  1 e 0 @12517 ]
"2097
[v _PWM4OE `VEb  1 e 0 @12518 ]
"2098
[v _PWM4EN `VEb  1 e 0 @12519 ]
"2111
[v _PWM4CONbits `VES147  1 e 1 @1564 ]
"2120
[v _CWG1DBR `VEuc  1 e 1 @1681 ]
"2122
[v _CWG1DBR0 `VEb  1 e 0 @13448 ]
"2123
[v _CWG1DBR1 `VEb  1 e 0 @13449 ]
"2124
[v _CWG1DBR2 `VEb  1 e 0 @13450 ]
"2125
[v _CWG1DBR3 `VEb  1 e 0 @13451 ]
"2126
[v _CWG1DBR4 `VEb  1 e 0 @13452 ]
"2127
[v _CWG1DBR5 `VEb  1 e 0 @13453 ]
"2141
[v _CWG1DBRbits `VES2138  1 e 1 @1681 ]
"2145
[v _CWG1DBF `VEuc  1 e 1 @1682 ]
"2147
[v _CWG1DBF0 `VEb  1 e 0 @13456 ]
"2148
[v _CWG1DBF1 `VEb  1 e 0 @13457 ]
"2149
[v _CWG1DBF2 `VEb  1 e 0 @13458 ]
"2150
[v _CWG1DBF3 `VEb  1 e 0 @13459 ]
"2151
[v _CWG1DBF4 `VEb  1 e 0 @13460 ]
"2152
[v _CWG1DBF5 `VEb  1 e 0 @13461 ]
"2166
[v _CWG1DBFbits `VES2138  1 e 1 @1682 ]
"2171
[v _CWG1CON0 `VEuc  1 e 1 @1683 ]
"2173
[v _G1CS0 `VEb  1 e 0 @13464 ]
"2174
[v _G1POLA `VEb  1 e 0 @13467 ]
"2175
[v _G1POLB `VEb  1 e 0 @13468 ]
"2176
[v _G1OEA `VEb  1 e 0 @13469 ]
"2177
[v _G1OEB `VEb  1 e 0 @13470 ]
"2178
[v _G1EN `VEb  1 e 0 @13471 ]
"2194
[v _CWG1CON0bits `VES2198  1 e 1 @1683 ]
"2198
[v _CWG1CON1 `VEuc  1 e 1 @1684 ]
"2201
[v _G1IS0 `VEb  1 e 0 @13472 ]
"2202
[v _G1IS1 `VEb  1 e 0 @13473 ]
"2203
[v _G1IS2 `VEb  1 e 0 @13474 ]
"2204
[v _G1ASDLA0 `VEb  1 e 0 @13476 ]
"2205
[v _G1ASDLA1 `VEb  1 e 0 @13477 ]
"2206
[v _G1ASDLB0 `VEb  1 e 0 @13478 ]
"2207
[v _G1ASDLB1 `VEb  1 e 0 @13479 ]
"2225
[v _CWG1CON1bits `VES277  1 e 1 @1684 ]
"2229
[v _CWG1CON2 `VEuc  1 e 1 @1685 ]
"2231
[v _G1ASDSCLC2 `VEb  1 e 0 @13480 ]
"2232
[v _G1ASDSFLT `VEb  1 e 0 @13481 ]
"2233
[v _G1ASDSC1 `VEb  1 e 0 @13482 ]
"2234
[v _G1ASDSC2 `VEb  1 e 0 @13483 ]
"2235
[v _G1ARSEN `VEb  1 e 0 @13486 ]
"2236
[v _G1ASE `VEb  1 e 0 @13487 ]
"2248
[v _CWG1CON2bits `VES2266  1 e 1 @1685 ]
"2257
[v _CLCDATA `VEuc  1 e 1 @3855 ]
"2259
[v _MCLC1OUT `VEb  1 e 0 @30840 ]
"2260
[v _MCLC2OUT `VEb  1 e 0 @30841 ]
"2267
[v _CLCDATAbits `VES246  1 e 1 @3855 ]
"2272
[v _CLC1CON `VEuc  1 e 1 @3856 ]
"2274
[v _LC1MODE0 `VEb  1 e 0 @30848 ]
"2275
[v _LC1MODE1 `VEb  1 e 0 @30849 ]
"2276
[v _LC1MODE2 `VEb  1 e 0 @30850 ]
"2277
[v _LC1INTN `VEb  1 e 0 @30851 ]
"2278
[v _LC1INTP `VEb  1 e 0 @30852 ]
"2279
[v _LC1OUT `VEb  1 e 0 @30853 ]
"2280
[v _LC1OE `VEb  1 e 0 @30854 ]
"2281
[v _LC1EN `VEb  1 e 0 @30855 ]
"2315
[v _CLC1CONbits `VES2318  1 e 1 @3856 ]
"2320
[v _CLC1POL `VEuc  1 e 1 @3857 ]
"2322
[v _LC1G1POL `VEb  1 e 0 @30856 ]
"2323
[v _LC1G2POL `VEb  1 e 0 @30857 ]
"2324
[v _LC1G3POL `VEb  1 e 0 @30858 ]
"2325
[v _LC1G4POL `VEb  1 e 0 @30859 ]
"2326
[v _LC1POL `VEb  1 e 0 @30863 ]
"2350
[v _CLC1POLbits `VES2363  1 e 1 @3857 ]
"2355
[v _CLC1SEL0 `VEuc  1 e 1 @3858 ]
"2357
[v _LC1D1S0 `VEb  1 e 0 @30864 ]
"2358
[v _LC1D1S1 `VEb  1 e 0 @30865 ]
"2359
[v _LC1D1S2 `VEb  1 e 0 @30866 ]
"2360
[v _LC1D2S0 `VEb  1 e 0 @30868 ]
"2361
[v _LC1D2S1 `VEb  1 e 0 @30869 ]
"2362
[v _LC1D2S2 `VEb  1 e 0 @30870 ]
"2397
[v _CLC1SEL0bits `VES2411  1 e 1 @3858 ]
"2402
[v _CLC1SEL1 `VEuc  1 e 1 @3859 ]
"2404
[v _LC1D3S0 `VEb  1 e 0 @30872 ]
"2405
[v _LC1D3S1 `VEb  1 e 0 @30873 ]
"2406
[v _LC1D3S2 `VEb  1 e 0 @30874 ]
"2407
[v _LC1D4S0 `VEb  1 e 0 @30876 ]
"2408
[v _LC1D4S1 `VEb  1 e 0 @30877 ]
"2409
[v _LC1D4S2 `VEb  1 e 0 @30878 ]
"2441
[v _CLC1SEL1bits `VES2466  1 e 1 @3859 ]
"2446
[v _CLC1GLS0 `VEuc  1 e 1 @3860 ]
"2448
[v _LC1G1D1N `VEb  1 e 0 @30880 ]
"2449
[v _LC1G1D1T `VEb  1 e 0 @30881 ]
"2450
[v _LC1G1D2N `VEb  1 e 0 @30882 ]
"2451
[v _LC1G1D2T `VEb  1 e 0 @30883 ]
"2452
[v _LC1G1D3N `VEb  1 e 0 @30884 ]
"2453
[v _LC1G1D3T `VEb  1 e 0 @30885 ]
"2454
[v _LC1G1D4N `VEb  1 e 0 @30886 ]
"2455
[v _LC1G1D4T `VEb  1 e 0 @30887 ]
"2486
[v _CLC1GLS0bits `VES2518  1 e 1 @3860 ]
"2491
[v _CLC1GLS1 `VEuc  1 e 1 @3861 ]
"2493
[v _LC1G2D1N `VEb  1 e 0 @30888 ]
"2494
[v _LC1G2D1T `VEb  1 e 0 @30889 ]
"2495
[v _LC1G2D2N `VEb  1 e 0 @30890 ]
"2496
[v _LC1G2D2T `VEb  1 e 0 @30891 ]
"2497
[v _LC1G2D3N `VEb  1 e 0 @30892 ]
"2498
[v _LC1G2D3T `VEb  1 e 0 @30893 ]
"2499
[v _LC1G2D4N `VEb  1 e 0 @30894 ]
"2500
[v _LC1G2D4T `VEb  1 e 0 @30895 ]
"2531
[v _CLC1GLS1bits `VES2518  1 e 1 @3861 ]
"2536
[v _CLC1GLS2 `VEuc  1 e 1 @3862 ]
"2538
[v _LC1G3D1N `VEb  1 e 0 @30896 ]
"2539
[v _LC1G3D1T `VEb  1 e 0 @30897 ]
"2540
[v _LC1G3D2N `VEb  1 e 0 @30898 ]
"2541
[v _LC1G3D2T `VEb  1 e 0 @30899 ]
"2542
[v _LC1G3D3N `VEb  1 e 0 @30900 ]
"2543
[v _LC1G3D3T `VEb  1 e 0 @30901 ]
"2544
[v _LC1G3D4N `VEb  1 e 0 @30902 ]
"2545
[v _LC1G3D4T `VEb  1 e 0 @30903 ]
"2576
[v _CLC1GLS2bits `VES2518  1 e 1 @3862 ]
"2581
[v _CLC1GLS3 `VEuc  1 e 1 @3863 ]
"2583
[v _LC1G4D1N `VEb  1 e 0 @30904 ]
"2584
[v _LC1G4D1T `VEb  1 e 0 @30905 ]
"2585
[v _LC1G4D2N `VEb  1 e 0 @30906 ]
"2586
[v _LC1G4D2T `VEb  1 e 0 @30907 ]
"2587
[v _LC1G4D3N `VEb  1 e 0 @30908 ]
"2588
[v _LC1G4D3T `VEb  1 e 0 @30909 ]
"2589
[v _LC1G4D4N `VEb  1 e 0 @30910 ]
"2590
[v _LC1G4D4T `VEb  1 e 0 @30911 ]
"2621
[v _CLC1GLS3bits `VES2518  1 e 1 @3863 ]
"2626
[v _CLC2CON `VEuc  1 e 1 @3864 ]
"2628
[v _LC2MODE0 `VEb  1 e 0 @30912 ]
"2629
[v _LC2MODE1 `VEb  1 e 0 @30913 ]
"2630
[v _LC2MODE2 `VEb  1 e 0 @30914 ]
"2631
[v _LC2INTN `VEb  1 e 0 @30915 ]
"2632
[v _LC2INTP `VEb  1 e 0 @30916 ]
"2633
[v _LC2OUT `VEb  1 e 0 @30917 ]
"2634
[v _LC2OE `VEb  1 e 0 @30918 ]
"2635
[v _LC2EN `VEb  1 e 0 @30919 ]
"2669
[v _CLC2CONbits `VES2318  1 e 1 @3864 ]
"2674
[v _CLC2POL `VEuc  1 e 1 @3865 ]
"2676
[v _LC2G1POL `VEb  1 e 0 @30920 ]
"2677
[v _LC2G2POL `VEb  1 e 0 @30921 ]
"2678
[v _LC2G3POL `VEb  1 e 0 @30922 ]
"2679
[v _LC2G4POL `VEb  1 e 0 @30923 ]
"2680
[v _LC2POL `VEb  1 e 0 @30927 ]
"2704
[v _CLC2POLbits `VES2363  1 e 1 @3865 ]
"2709
[v _CLC2SEL0 `VEuc  1 e 1 @3866 ]
"2711
[v _LC2D1S0 `VEb  1 e 0 @30928 ]
"2712
[v _LC2D1S1 `VEb  1 e 0 @30929 ]
"2713
[v _LC2D1S2 `VEb  1 e 0 @30930 ]
"2714
[v _LC2D2S0 `VEb  1 e 0 @30932 ]
"2715
[v _LC2D2S1 `VEb  1 e 0 @30933 ]
"2716
[v _LC2D2S2 `VEb  1 e 0 @30934 ]
"2751
[v _CLC2SEL0bits `VES2411  1 e 1 @3866 ]
"2756
[v _CLC2SEL1 `VEuc  1 e 1 @3867 ]
"2758
[v _LC2D3S0 `VEb  1 e 0 @30936 ]
"2759
[v _LC2D3S1 `VEb  1 e 0 @30937 ]
"2760
[v _LC2D3S2 `VEb  1 e 0 @30938 ]
"2761
[v _LC2D4S0 `VEb  1 e 0 @30940 ]
"2762
[v _LC2D4S1 `VEb  1 e 0 @30941 ]
"2763
[v _LC2D4S2 `VEb  1 e 0 @30942 ]
"2795
[v _CLC2SEL1bits `VES2466  1 e 1 @3867 ]
"2800
[v _CLC2GLS0 `VEuc  1 e 1 @3868 ]
"2802
[v _LC2G1D1N `VEb  1 e 0 @30944 ]
"2803
[v _LC2G1D1T `VEb  1 e 0 @30945 ]
"2804
[v _LC2G1D2N `VEb  1 e 0 @30946 ]
"2805
[v _LC2G1D2T `VEb  1 e 0 @30947 ]
"2806
[v _LC2G1D3N `VEb  1 e 0 @30948 ]
"2807
[v _LC2G1D3T `VEb  1 e 0 @30949 ]
"2808
[v _LC2G1D4N `VEb  1 e 0 @30950 ]
"2809
[v _LC2G1D4T `VEb  1 e 0 @30951 ]
"2840
[v _CLC2GLS0bits `VES2518  1 e 1 @3868 ]
"2845
[v _CLC2GLS1 `VEuc  1 e 1 @3869 ]
"2847
[v _LC2G2D1N `VEb  1 e 0 @30952 ]
"2848
[v _LC2G2D1T `VEb  1 e 0 @30953 ]
"2849
[v _LC2G2D2N `VEb  1 e 0 @30954 ]
"2850
[v _LC2G2D2T `VEb  1 e 0 @30955 ]
"2851
[v _LC2G2D3N `VEb  1 e 0 @30956 ]
"2852
[v _LC2G2D3T `VEb  1 e 0 @30957 ]
"2853
[v _LC2G2D4N `VEb  1 e 0 @30958 ]
"2854
[v _LC2G2D4T `VEb  1 e 0 @30959 ]
"2885
[v _CLC2GLS1bits `VES2518  1 e 1 @3869 ]
"2890
[v _CLC2GLS2 `VEuc  1 e 1 @3870 ]
"2892
[v _LC2G3D1N `VEb  1 e 0 @30960 ]
"2893
[v _LC2G3D1T `VEb  1 e 0 @30961 ]
"2894
[v _LC2G3D2N `VEb  1 e 0 @30962 ]
"2895
[v _LC2G3D2T `VEb  1 e 0 @30963 ]
"2896
[v _LC2G3D3N `VEb  1 e 0 @30964 ]
"2897
[v _LC2G3D3T `VEb  1 e 0 @30965 ]
"2898
[v _LC2G3D4N `VEb  1 e 0 @30966 ]
"2899
[v _LC2G3D4T `VEb  1 e 0 @30967 ]
"2930
[v _CLC2GLS2bits `VES2518  1 e 1 @3870 ]
"2935
[v _CLC2GLS3 `VEuc  1 e 1 @3871 ]
"2937
[v _LC2G4D1N `VEb  1 e 0 @30968 ]
"2938
[v _LC2G4D1T `VEb  1 e 0 @30969 ]
"2939
[v _LC2G4D2N `VEb  1 e 0 @30970 ]
"2940
[v _LC2G4D2T `VEb  1 e 0 @30971 ]
"2941
[v _LC2G4D3N `VEb  1 e 0 @30972 ]
"2942
[v _LC2G4D3T `VEb  1 e 0 @30973 ]
"2943
[v _LC2G4D4N `VEb  1 e 0 @30974 ]
"2944
[v _LC2G4D4T `VEb  1 e 0 @30975 ]
"2975
[v _CLC2GLS3bits `VES2518  1 e 1 @3871 ]
"2983
[v _BSR_ICDSHAD `VEuc  1 e 1 @4067 ]
"2990
[v _BSR_ICDSHADbits `VES3088  1 e 1 @4067 ]
"2994
[v _STATUS_SHAD `VEuc  1 e 1 @4068 ]
"2996
[v _C_SHAD `VEb  1 e 0 @32544 ]
"2997
[v _DC_SHAD `VEb  1 e 0 @32545 ]
"2998
[v _Z_SHAD `VEb  1 e 0 @32546 ]
"3006
[v _STATUS_SHADbits `VES3101  1 e 1 @4068 ]
"3010
[v _WREG_SHAD `VEuc  1 e 1 @4069 ]
"3014
[v _BSR_SHAD `VEuc  1 e 1 @4070 ]
"3021
[v _BSR_SHADbits `VES3088  1 e 1 @4070 ]
"3025
[v _PCLATH_SHAD `VEuc  1 e 1 @4071 ]
"3032
[v _PCLATH_SHADbits `VES83  1 e 1 @4071 ]
"3036
[v _FSR0L_SHAD `VEuc  1 e 1 @4072 ]
"3040
[v _FSR0H_SHAD `VEuc  1 e 1 @4073 ]
"3044
[v _FSR1L_SHAD `VEuc  1 e 1 @4074 ]
"3048
[v _FSR1H_SHAD `VEuc  1 e 1 @4075 ]
"3053
[v _STKPTR `VEuc  1 e 1 @4077 ]
"3060
[v _STKPTRbits `VES3088  1 e 1 @4077 ]
"3065
[v _TOSL `VEuc  1 e 1 @4078 ]
"3070
[v _TOSH `VEuc  1 e 1 @4079 ]
"3077
[v _TOSHbits `VES83  1 e 1 @4079 ]
"16 main.c
[v _ADDRESS `uc  1 e 1 0 ]
"17
[v _DATA_OUT `[4]uc  1 e 4 0 ]
"26
[v _main `(v  1 e 0 0 ]
{
"42
} 0
"284 user.c
[v _StartSystem `(v  1 e 0 0 ]
{
"293
[v StartSystem@tc `ul  1 a 4 20 ]
"292
[v StartSystem@adc `ui  1 a 2 14 ]
"287
[v StartSystem@data `uc  1 a 1 24 ]
"289
[v StartSystem@temp_data `uc  1 a 1 19 ]
"290
[v StartSystem@i `uc  1 a 1 18 ]
"286
[v StartSystem@command `uc  1 a 1 17 ]
"285
[v StartSystem@address `uc  1 a 1 16 ]
"288
[v StartSystem@rw `uc  1 a 1 13 ]
"291
[v StartSystem@j `uc  1 a 1 12 ]
"423
} 0
"203
[v _CommandSetAddress `(v  1 e 0 0 ]
{
[v CommandSetAddress@data `uc  1 a 1 wreg ]
[v CommandSetAddress@data `uc  1 a 1 wreg ]
"210
} 0
"21
[v _InitApp `(v  1 e 0 0 ]
{
"49
} 0
"181
[v _CommandGetTemp `(ul  1 e 4 0 ]
{
"182
[v CommandGetTemp@temp `ul  1 a 4 8 ]
"185
} 0
"103
[v _WriteFlash `(v  1 e 0 0 ]
{
[v WriteFlash@data `ui  1 p 2 0 ]
[v WriteFlash@address `ui  1 p 2 2 ]
"119
} 0
"80
[v _EraseFlash `(v  1 e 0 0 ]
{
[v EraseFlash@address `ui  1 p 2 0 ]
"91
} 0
"8 MAX31855.c
[v _InitSPI `(v  1 e 0 0 ]
{
"17
} 0
"52 user.c
[v _InitAddress `(v  1 e 0 0 ]
{
"53
[v InitAddress@address `ui  1 a 2 4 ]
"60
} 0
"20 MAX31855.c
[v _DelaySPI `(v  1 e 0 0 ]
{
"21
[v DelaySPI@i `i  1 a 2 0 ]
"23
} 0
"30 i2c.c
[v _StopI2C `(v  1 e 0 0 ]
{
"32
} 0
"35
[v _ReadByteI2C `(uc  1 e 1 0 ]
{
"36
[v ReadByteI2C@i `uc  1 a 1 1 ]
[v ReadByteI2C@data `uc  1 a 1 0 ]
"51
} 0
"19
[v _StartI2C `(v  1 e 0 0 ]
{
"27
} 0
"213 user.c
[v _CommandGetAn `(ui  1 e 2 0 ]
{
[v CommandGetAn@channel `uc  1 a 1 wreg ]
"214
[v CommandGetAn@data `ui  1 a 2 3 ]
"213
[v CommandGetAn@channel `uc  1 a 1 wreg ]
"281
} 0
"26 MAX31855.c
[v _ReadDataSPI `(ul  1 e 4 0 ]
{
"27
[v ReadDataSPI@i `ul  1 a 4 4 ]
[v ReadDataSPI@data `ul  1 a 4 0 ]
"42
} 0
"160 user.c
[v _CommandGetPort `(uc  1 e 1 0 ]
{
"162
[v CommandGetPort@data `uc  1 a 1 1 ]
"178
} 0
"94
[v _UnlockFlash `(v  1 e 0 0 ]
{
"100
} 0
"63
[v _ReadFlash `(ui  1 e 2 0 ]
{
"64
[v ReadFlash@data `ui  1 a 2 2 ]
"63
[v ReadFlash@address `ui  1 p 2 0 ]
"77
} 0
"188
[v _CommandSetPullUps `(v  1 e 0 0 ]
{
[v CommandSetPullUps@data `uc  1 a 1 wreg ]
[v CommandSetPullUps@data `uc  1 a 1 wreg ]
"200
} 0
"122
[v _CommandSetTris `(v  1 e 0 0 ]
{
[v CommandSetTris@data `uc  1 a 1 wreg ]
[v CommandSetTris@data `uc  1 a 1 wreg ]
"138
} 0
"141
[v _CommandSetLat `(v  1 e 0 0 ]
{
[v CommandSetLat@data `uc  1 a 1 wreg ]
[v CommandSetLat@data `uc  1 a 1 wreg ]
"157
} 0
"11 system.c
[v _ConfigureOscillator `(v  1 e 0 0 ]
{
"16
} 0
"14 interrupts.c
[v _isr `I(v  1 e 0 0 ]
{
"40
} 0
