
---------- Begin Simulation Statistics ----------
simSeconds                                   0.476841                       # Number of seconds simulated (Second)
simTicks                                 476841169000                       # Number of ticks simulated (Tick)
finalTick                                476841169000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    696.30                       # Real time elapsed on the host (Second)
hostTickRate                                684818926                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     724504                       # Number of bytes of host memory used (Byte)
simInsts                                    205546565                       # Number of instructions simulated (Count)
simOps                                      351508316                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   295197                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     504821                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        476841170                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.319869                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.431059                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       491745522                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  9981402                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      412757293                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1295165                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            150218526                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         414754460                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved             5608362                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           476816323                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.865653                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.412131                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 308887395     64.78%     64.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  43415670      9.11%     73.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  51311831     10.76%     84.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  45793860      9.60%     94.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  17699499      3.71%     97.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4298620      0.90%     98.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1957484      0.41%     99.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   2315331      0.49%     99.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1136633      0.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             476816323                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   30196      2.06%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      9      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%      2.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      2.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1431879     97.88%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   827      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          927      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     295902158     71.69%     71.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1570820      0.38%     72.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         78286      0.02%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          328      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1610      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1818      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3232      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     72.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     75229772     18.23%     90.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     39967226      9.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          936      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          180      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      412757293                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.865607                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1462926                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003544                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1305070472                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               653679722                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       410615970                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     18522                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     9354                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             9220                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   414210024                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         9268                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1120806                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             660                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           24847                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      100212059                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      57754858                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     89591402                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     46780650                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                42971827                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          41269028                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            525521                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             39091719                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               348634                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                39091164                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999986                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  172788                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1363                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1072                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              291                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          252                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct     24664466                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong      1907982                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.statistical_corrector.correct     26387622                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.statistical_corrector.wrong       184826                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect     20811055                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect       117619                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          158                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      5463088                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        64377                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong       115592                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           40                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          519                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1611                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit       110306                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1      2707257                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        59521                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       938595                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4      3898500                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       258672                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6      3864692                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7      4426296                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8       509035                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9       803807                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10      1286694                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11       764546                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12       423934                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::13       526410                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::14       253467                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::15       387217                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      2809481                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       902630                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       138414                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3      3773200                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4      4057457                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       832585                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6      3860044                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7       799724                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8       836229                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9       919217                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10       824610                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11       418767                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12       556923                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::13       160171                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::14       219191                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts       150216000                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         4373040                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            181114                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    456999673                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.769165                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.576405                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       329362775     72.07%     72.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        39479373      8.64%     80.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        30965314      6.78%     87.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        28450714      6.23%     93.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          363862      0.08%     93.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        18961091      4.15%     97.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3419148      0.75%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            8786      0.00%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5988610      1.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    456999673                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                     4373040                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                166530                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          629      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    244078416     69.44%     69.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1567327      0.45%     69.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        77315      0.02%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          328      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         1602      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         1814      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3230      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     68069707     19.37%     89.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     37706866     10.73%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          922      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    351508316                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5988610                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            205546565                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              351508316                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      205546565                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        351508316                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.319869                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.431059                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          105777655                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               9194                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         347116057                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         68070629                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        37707026                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          629      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    244078416     69.44%     69.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1567327      0.45%     69.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        77315      0.02%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          328      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1602      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1814      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         3230      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     68069707     19.37%     89.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     37706866     10.73%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          922      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          160      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    351508316                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     27993930                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     27826381                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       167549                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     26572448                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1421482                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       166530                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       166525                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       57574652                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          57574652                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      57574652                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         57574652                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1672178                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1672178                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1672178                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1672178                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 161503423999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 161503423999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 161503423999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 161503423999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     59246830                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      59246830                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     59246830                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     59246830                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.028224                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.028224                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.028224                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.028224                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 96582.674810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 96582.674810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 96582.674810                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 96582.674810                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          374                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            1                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      37.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            1                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        17890                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             17890                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        77252                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         77252                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        77252                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        77252                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1594926                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1594926                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1594926                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1594926                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 157013111000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 157013111000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 157013111000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 157013111000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.026920                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026920                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.026920                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026920                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 98445.389316                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98445.389316                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 98445.389316                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98445.389316                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 752231                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data  45450809000                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total  45450809000                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data      1567280                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total      1567280                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data  81499135000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total  81499135000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 52000.366878                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 52000.366878                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     21437133                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        21437133                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1669911                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1669911                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 161282462000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 161282462000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     23107044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     23107044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.072268                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.072268                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 96581.471707                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 96581.471707                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        77250                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        77250                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1592661                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1592661                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 156796853000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 156796853000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.068925                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.068925                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 98449.609176                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 98449.609176                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     36137519                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       36137519                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2267                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2267                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    220961999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    220961999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     36139786                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     36139786                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000063                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000063                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 97468.901191                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 97468.901191                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2265                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2265                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    216258000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    216258000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000063                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000063                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 95478.145695                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 95478.145695                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           965.707751                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             60011249                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1594926                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              37.626353                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   965.707751                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.943074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.943074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          876                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          123223146                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         123223146                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 26018490                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             375923103                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  38806328                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              34308424                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1759978                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             34860658                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                352146                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              518604138                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1371623                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           411636481                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         30256421                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        75045071                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       39470729                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.863257                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      156581442                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     140944703                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          16973                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          8113                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     425411249                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    309034989                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         114515800                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    188658080                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           39265024                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     440142346                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 4208800                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           120                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  34099371                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8620                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          476816323                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.214842                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.576247                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                369966381     77.59%     77.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   670381      0.14%     77.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 23068312      4.84%     82.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 17271860      3.62%     86.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  5100680      1.07%     87.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3781401      0.79%     88.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  6785460      1.42%     89.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   763515      0.16%     89.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 49408333     10.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            476816323                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             329136148                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.690243                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           42971827                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.090118                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     34569414                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       34097151                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          34097151                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      34097151                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         34097151                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2220                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2220                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2220                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2220                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    109945000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    109945000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    109945000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    109945000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     34099371                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      34099371                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     34099371                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     34099371                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000065                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000065                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000065                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000065                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 49524.774775                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 49524.774775                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 49524.774775                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 49524.774775                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          165                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             33                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          265                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           265                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          265                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          265                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1955                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1955                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1955                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1955                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     91810000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     91810000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     91810000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     91810000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000057                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000057                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000057                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000057                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 46961.636829                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 46961.636829                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 46961.636829                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 46961.636829                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1702                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     34097151                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        34097151                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2220                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2220                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    109945000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    109945000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     34099371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     34099371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000065                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000065                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 49524.774775                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 49524.774775                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          265                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          265                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1955                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1955                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     91810000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     91810000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000057                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000057                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 46961.636829                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 46961.636829                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           251.594694                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             34099106                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1955                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           17441.997954                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   251.594694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.982792                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.982792                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          253                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          204                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           68200697                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          68200697                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1759978                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  107987720                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2974572                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              501726924                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3535                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                100212059                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                57754858                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    29                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   1409776                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      646                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents        1743655                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         176808                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         4526                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               181334                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                411620964                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               410625190                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 314200289                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 381622489                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.861136                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.823327                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    51937949                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                32141430                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  969                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation             1743655                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               20047832                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           68070629                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.661752                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            15.782941                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               66428471     97.59%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                38597      0.06%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                36301      0.05%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   92      0.00%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    9      0.00%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  302      0.00%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               108048      0.16%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  172      0.00%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   43      0.00%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               946536      1.39%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 13      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             473991      0.70%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               4388      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                262      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                239      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                211      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                240      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                229      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                919      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                196      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                208      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                181      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                259      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1864      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                537      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                953      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               3133      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                944      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                974      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1521      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            20796      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              384                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             68070629                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                75045054                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                39470772                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        69                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        52                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                34099396                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        71                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1759978                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 34835108                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               121332526                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles      205798121                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  62523056                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              50567534                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              504916002                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1219                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               42926283                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 234662                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 370554                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           891300460                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1647447343                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                568414920                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     17049                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             612320236                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                278980105                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 2814480                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 128288746                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        952734690                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1023266206                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                205546565                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  351508316                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    51                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              1594616                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          17893                       # Transaction distribution (Count)
system.l2bus.transDist::WriteClean                256                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             736047                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2265                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2265                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1594616                       # Transaction distribution (Count)
system.l2bus.transDist::CleanInvalidReq       1567280                       # Transaction distribution (Count)
system.l2bus.transDist::CleanInvalidResp      1567280                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5612                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      7076758                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  7082370                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       125120                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    103227584                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 103352704                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                               148                       # Total snoops (Count)
system.l2bus.snoopTraffic                        9216                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             3164309                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000046                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.006792                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   3164163    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       146      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               3164309                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           3954219000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5865000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          6352058000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         3918094                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1595604                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               145                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst              1386                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             25355                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                26741                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst             1386                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            25355                       # number of overall hits (Count)
system.l2cache.overallHits::total               26741                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             569                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         1569571                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1570140                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            569                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        1569571                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1570140                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     56823000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 151695777000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  151752600000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     56823000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 151695777000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 151752600000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1955                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       1594926                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1596881                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1955                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      1594926                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1596881                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.291049                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.984103                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.983254                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.291049                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.984103                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.983254                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99864.674868                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 96647.922904                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 96649.088616                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99864.674868                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 96647.922904                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 96649.088616                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks               3                       # number of writebacks (Count)
system.l2cache.writebacks::total                    3                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          569                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      1569571                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1570140                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          569                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      1569571                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       1570140                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     45443000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 120304357000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 120349800000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     45443000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 120304357000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 120349800000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.291049                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.984103                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.983254                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.291049                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.984103                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.983254                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79864.674868                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 76647.922904                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 76649.088616                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79864.674868                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 76647.922904                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 76649.088616                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                         7                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanInvalidReq.missLatency::cpu.data  76797295000                       # number of CleanInvalidReq miss ticks (Tick)
system.l2cache.CleanInvalidReq.missLatency::total  76797295000                       # number of CleanInvalidReq miss ticks (Tick)
system.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l2cache.CleanInvalidReq.mshrMisses::cpu.data      1567280                       # number of CleanInvalidReq MSHR misses (Count)
system.l2cache.CleanInvalidReq.mshrMisses::total      1567280                       # number of CleanInvalidReq MSHR misses (Count)
system.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data  45451695000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l2cache.CleanInvalidReq.mshrMissLatency::total  45451695000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 29000.366878                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l2cache.CleanInvalidReq.avgMshrMissLatency::total 29000.366878                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data            86                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               86                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         2179                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           2179                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    207655000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    207655000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         2265                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2265                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.962031                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.962031                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 95298.301973                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 95298.301973                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         2179                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         2179                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    164075000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    164075000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.962031                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.962031                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 75298.301973                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 75298.301973                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst         1386                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        25269                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        26655                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          569                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      1567392                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1567961                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     56823000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 151488122000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 151544945000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1955                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data      1592661                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1594616                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.291049                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.984134                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.983284                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99864.674868                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 96649.799157                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 96650.965808                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          569                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      1567392                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1567961                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     45443000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 120140282000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 120185725000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.291049                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.984134                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.983284                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79864.674868                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76649.799157                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 76650.965808                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WriteClean.hits::writebacks          115                       # number of WriteClean hits (Count)
system.l2cache.WriteClean.hits::total             115                       # number of WriteClean hits (Count)
system.l2cache.WriteClean.accesses::writebacks          115                       # number of WriteClean accesses(hits+misses) (Count)
system.l2cache.WriteClean.accesses::total          115                       # number of WriteClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        17890                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        17890                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        17890                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        17890                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2653.806564                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 3918206                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1570140                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.495450                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst   531.634802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2122.171762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.129794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.518108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.647902                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         2853                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              58                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             247                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            2548                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.696533                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              32915804                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             32915804                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       259.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       569.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1465451.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000007826750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            13                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            13                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3054758                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 224                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1570140                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         259                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1570140                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       259                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  104120                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       18.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1570140                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   259                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1465432                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      513                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       59                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      210.307692                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     758.275168                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             12     92.31%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2688-2815            1      7.69%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             13                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.230769                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.214710                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.832050                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                12     92.31%     92.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      7.69%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             13                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  6663680                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                100488960                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 16576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               210738850.86461568                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               34762.09915927                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   476841058000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      303643.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        36416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     93788864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        15168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 76369.244871136529                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 196687849.324520051479                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 31809.333979717678                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          569                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1569571                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          259                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     16228500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  40806169250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks    553615000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28521.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25998.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   2137509.65                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        36416                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    100452544                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       100488960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        36416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        36416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        16576                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        16576                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           569                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1569571                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1570140                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          259                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             259                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           76369                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       210662482                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          210738851                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        76369                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          76369                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks        34762                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total             34762                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks        34762                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          76369                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      210662482                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         210773613                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1466020                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  237                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         87896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         87847                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         87855                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         87824                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         87808                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         87821                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        197513                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         38547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         87852                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         87867                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        87911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        87891                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        87833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        87861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        87835                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        87859                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              13334522750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             7330100000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         40822397750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9095.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27845.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               953154                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 219                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             65.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       512878                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   182.965867                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   158.118588                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   115.355742                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        75802     14.78%     14.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       285119     55.59%     70.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       137881     26.88%     97.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1868      0.36%     97.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1808      0.35%     97.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1794      0.35%     98.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         8493      1.66%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            7      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          106      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       512878                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               93825280                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten               15168                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               196.764219                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.031809                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                65.02                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1818686520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        966639630                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      5448612540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         568980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 37641168240.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 156296014950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  51489312480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   253661003340                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    531.961206                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 132583020750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  15922660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 328335488250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1843305240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        979732380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      5018770260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         668160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 37641168240.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 119673120510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  82329644640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   247486409430                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    519.012253                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 213029816500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  15922660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 247888692500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1567961                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             3                       # Transaction distribution (Count)
system.membus.transDist::WriteClean               256                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2179                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2179                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1567961                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq      1567280                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      4707821                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      4707821                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4707821                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    100505536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    100505536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                100505536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3137420                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3137420    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3137420                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 476841169000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          3138717000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         8342129000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3137425                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1567285                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
