{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/DVP_Capture/DVP_Capture.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/camera_init.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/ov5640_init_table_jpeg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/ov5640_init_table_rgb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/i2c_control/i2c_bit_shift.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_init/i2c_control/i2c_control.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_ctrl_2port/ddr3_ctrl_2port.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_ctrl_2port/fifo_ddr3_adapter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr3_memory_interface/ddr3_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/ddr_pll/ddr_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/gowin_ddr/gowin_ddr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/rd_data_fifo/rd_data_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/disp_driver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/disp_parameter_cfg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/vga/dvi_encoder.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/wr_data_fifo/wr_data_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/src/camera_pll/camera_pll.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/BaiduSyncdisk/TongjiRubbishBin/ISP/FPGA_ISP/ISP_project/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}