# Verilog-based-CPU-implementation
Verilog based Implementation of:
 <br/> Datapath of a CPU
 <br /> single-cycled-CPU
 <br /> Pipelined-CPU
