// This code snippet is a 4-bit ripple carry adder in VERILOG
module ripple_carry_adder (
    input [3:0] A, B,     // 4-bit inputs
    input Cin,            // Carry in
    output [3:0] Sum,     // 4-bit sum output
    output Cout           // Carry out
    );

    wire [3:0] temp;      // wire for intermediate sum
    assign temp = A + B;  // perform binary addition on inputs A and B and assign it to temp
    assign Sum = temp + Cin; // add Cin to temp and assign the result to output Sum
    assign Cout = (temp[3] & Cin) | (A[3] & B[3]) | (A[3] & Cin); // calculate Carry out using bitwise operators

endmodule