/* Generated by Yosys 0.38 (git sha1 44af79f65, gcc 11.2.1 -fPIC -Os) */

module sudoku_check(clk, rst, num_correct, num_wrong, cycles);
  input clk;
  output [9:0] num_correct;
  output [31:0] cycles;
  output [9:0] num_wrong;
  input rst;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247413 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247412 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247411 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247410 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247409 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247408 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247407 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247406 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247405 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247404 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247403 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247402 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247401 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247400 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247399 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247398 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247397 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247396 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247395 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247394 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247393 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247392 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.11-3.14" *)
  wire \$auto$rs_design_edit.cc:1146:execute$247415.rst ;
  (* hdlname = "p clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/puz_bank3.v:2.7-2.10|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:24.11-24.91" *)
  wire \$auto$rs_design_edit.cc:1146:execute$247415.p.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:6.14-6.23" *)
  wire [9:0] \$auto$rs_design_edit.cc:1146:execute$247415.num_wrong ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:5.14-5.25" *)
  wire [9:0] \$auto$rs_design_edit.cc:1146:execute$247415.num_correct ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:7.15-7.21" *)
  wire [31:0] \$auto$rs_design_edit.cc:1146:execute$247415.cycles ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.7-3.10" *)
  wire \$auto$rs_design_edit.cc:1146:execute$247415.clk ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$rst ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[3] ;
  wire \$iopadmap$cycles[22] ;
  wire \$iopadmap$cycles[26] ;
  wire \$iopadmap$cycles[25] ;
  wire \$iopadmap$cycles[27] ;
  wire \$iopadmap$cycles[30] ;
  wire \$iopadmap$cycles[5] ;
  wire \$iopadmap$cycles[8] ;
  wire \$iopadmap$cycles[31] ;
  wire \$iopadmap$cycles[7] ;
  wire \$iopadmap$rst ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.7-3.10" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.7-3.10" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:5.14-5.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:5.14-5.25" *)
  wire [9:0] num_correct;
  wire \$iopadmap$cycles[1] ;
  wire \$iopadmap$cycles[19] ;
  wire \$iopadmap$cycles[18] ;
  wire \$iopadmap$cycles[14] ;
  wire \$iopadmap$cycles[13] ;
  wire \$iopadmap$cycles[12] ;
  wire \$iopadmap$cycles[10] ;
  wire \$iopadmap$cycles[11] ;
  wire \$iopadmap$cycles[0] ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$cycles[21] ;
  wire \$iopadmap$cycles[23] ;
  wire \$iopadmap$cycles[16] ;
  wire \$iopadmap$cycles[28] ;
  wire \$iopadmap$cycles[3] ;
  wire \$iopadmap$cycles[15] ;
  wire \$iopadmap$cycles[29] ;
  wire \$iopadmap$cycles[6] ;
  wire \$iopadmap$cycles[9] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:7.15-7.21" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:7.15-7.21" *)
  wire [31:0] cycles;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:6.14-6.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:6.14-6.23" *)
  wire [9:0] num_wrong;
  wire \$iopadmap$cycles[24] ;
  wire \$iopadmap$cycles[17] ;
  wire \$iopadmap$cycles[2] ;
  wire \$iopadmap$cycles[4] ;
  (* hdlname = "p clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:24.11-24.91|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/puz_bank3.v:2.7-2.10" *)
  wire \p.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.11-3.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.11-3.14" *)
  wire rst;
  wire \$iopadmap$cycles[20] ;
  wire \$auto$rs_design_edit.cc:878:execute$247392 ;
  wire \$auto$rs_design_edit.cc:878:execute$247393 ;
  wire \$auto$rs_design_edit.cc:878:execute$247394 ;
  wire \$auto$rs_design_edit.cc:878:execute$247395 ;
  wire \$auto$rs_design_edit.cc:878:execute$247396 ;
  wire \$auto$rs_design_edit.cc:878:execute$247397 ;
  wire \$auto$rs_design_edit.cc:878:execute$247398 ;
  wire \$auto$rs_design_edit.cc:878:execute$247399 ;
  wire \$auto$rs_design_edit.cc:878:execute$247400 ;
  wire \$auto$rs_design_edit.cc:878:execute$247401 ;
  wire \$auto$rs_design_edit.cc:878:execute$247402 ;
  wire \$auto$rs_design_edit.cc:878:execute$247403 ;
  wire \$auto$rs_design_edit.cc:878:execute$247404 ;
  wire \$auto$rs_design_edit.cc:878:execute$247405 ;
  wire \$auto$rs_design_edit.cc:878:execute$247406 ;
  wire \$auto$rs_design_edit.cc:878:execute$247407 ;
  wire \$auto$rs_design_edit.cc:878:execute$247408 ;
  wire \$auto$rs_design_edit.cc:878:execute$247409 ;
  wire \$auto$rs_design_edit.cc:878:execute$247410 ;
  wire \$auto$rs_design_edit.cc:878:execute$247411 ;
  wire \$auto$rs_design_edit.cc:878:execute$247412 ;
  wire \$auto$rs_design_edit.cc:878:execute$247413 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247397 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247398 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247399 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247400 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247401 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247402 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247403 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247404 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247405 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247406 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247407 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247408 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247409 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247410 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247411 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_wrong_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247412 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_wrong [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.rst  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247413 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$247415.rst ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$rst )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$clkbufmap.cc:284:execute$247294  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$clk ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.p.clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247392 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$247415.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[0] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[1] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[10] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[11] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[12] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[13] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[14] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[15] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[16] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[17] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[18] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[19] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[2] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[20] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[21] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[22] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[23] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[24] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[25] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[26] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[27] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[28] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[29] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[3] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[30] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[31] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[4] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[5] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[6] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[7] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[8] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.cycles_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[9] ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.cycles [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247393 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247394 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247395 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$sudoku_check.num_correct_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247396 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$247415.num_correct [3])
  );
  fabric_sudoku_check \$auto$rs_design_edit.cc:1144:execute$247414  (
    .\$auto$rs_design_edit.cc:878:execute$247413 (\$auto$rs_design_edit.cc:878:execute$247413 ),
    .\$auto$rs_design_edit.cc:878:execute$247412 (\$auto$rs_design_edit.cc:878:execute$247412 ),
    .\$auto$rs_design_edit.cc:878:execute$247411 (\$auto$rs_design_edit.cc:878:execute$247411 ),
    .\$auto$rs_design_edit.cc:878:execute$247410 (\$auto$rs_design_edit.cc:878:execute$247410 ),
    .\$auto$rs_design_edit.cc:878:execute$247409 (\$auto$rs_design_edit.cc:878:execute$247409 ),
    .\$auto$rs_design_edit.cc:878:execute$247408 (\$auto$rs_design_edit.cc:878:execute$247408 ),
    .\$auto$rs_design_edit.cc:878:execute$247407 (\$auto$rs_design_edit.cc:878:execute$247407 ),
    .\$auto$rs_design_edit.cc:878:execute$247406 (\$auto$rs_design_edit.cc:878:execute$247406 ),
    .\$auto$rs_design_edit.cc:878:execute$247405 (\$auto$rs_design_edit.cc:878:execute$247405 ),
    .\$auto$rs_design_edit.cc:878:execute$247404 (\$auto$rs_design_edit.cc:878:execute$247404 ),
    .\$auto$rs_design_edit.cc:878:execute$247403 (\$auto$rs_design_edit.cc:878:execute$247403 ),
    .\$auto$rs_design_edit.cc:878:execute$247402 (\$auto$rs_design_edit.cc:878:execute$247402 ),
    .\$auto$rs_design_edit.cc:878:execute$247401 (\$auto$rs_design_edit.cc:878:execute$247401 ),
    .\$auto$rs_design_edit.cc:878:execute$247400 (\$auto$rs_design_edit.cc:878:execute$247400 ),
    .\$auto$rs_design_edit.cc:878:execute$247399 (\$auto$rs_design_edit.cc:878:execute$247399 ),
    .\$auto$rs_design_edit.cc:878:execute$247398 (\$auto$rs_design_edit.cc:878:execute$247398 ),
    .\$auto$rs_design_edit.cc:878:execute$247397 (\$auto$rs_design_edit.cc:878:execute$247397 ),
    .\$auto$rs_design_edit.cc:878:execute$247396 (\$auto$rs_design_edit.cc:878:execute$247396 ),
    .\$auto$rs_design_edit.cc:878:execute$247395 (\$auto$rs_design_edit.cc:878:execute$247395 ),
    .\$auto$rs_design_edit.cc:878:execute$247394 (\$auto$rs_design_edit.cc:878:execute$247394 ),
    .\$auto$rs_design_edit.cc:878:execute$247393 (\$auto$rs_design_edit.cc:878:execute$247393 ),
    .\$auto$rs_design_edit.cc:878:execute$247392 (\$auto$rs_design_edit.cc:878:execute$247392 ),
    .\$iopadmap$cycles[0] (\$iopadmap$cycles[0] ),
    .\$iopadmap$cycles[10] (\$iopadmap$cycles[10] ),
    .\$iopadmap$cycles[11] (\$iopadmap$cycles[11] ),
    .\$iopadmap$cycles[12] (\$iopadmap$cycles[12] ),
    .\$iopadmap$cycles[13] (\$iopadmap$cycles[13] ),
    .\$iopadmap$cycles[14] (\$iopadmap$cycles[14] ),
    .\$iopadmap$cycles[15] (\$iopadmap$cycles[15] ),
    .\$iopadmap$cycles[16] (\$iopadmap$cycles[16] ),
    .\$iopadmap$cycles[17] (\$iopadmap$cycles[17] ),
    .\$iopadmap$cycles[18] (\$iopadmap$cycles[18] ),
    .\$iopadmap$cycles[19] (\$iopadmap$cycles[19] ),
    .\$iopadmap$cycles[1] (\$iopadmap$cycles[1] ),
    .\$iopadmap$cycles[20] (\$iopadmap$cycles[20] ),
    .\$iopadmap$cycles[21] (\$iopadmap$cycles[21] ),
    .\$iopadmap$cycles[22] (\$iopadmap$cycles[22] ),
    .\$iopadmap$cycles[23] (\$iopadmap$cycles[23] ),
    .\$iopadmap$cycles[24] (\$iopadmap$cycles[24] ),
    .\$iopadmap$cycles[25] (\$iopadmap$cycles[25] ),
    .\$iopadmap$cycles[26] (\$iopadmap$cycles[26] ),
    .\$iopadmap$cycles[27] (\$iopadmap$cycles[27] ),
    .\$iopadmap$cycles[28] (\$iopadmap$cycles[28] ),
    .\$iopadmap$cycles[29] (\$iopadmap$cycles[29] ),
    .\$iopadmap$cycles[2] (\$iopadmap$cycles[2] ),
    .\$iopadmap$cycles[30] (\$iopadmap$cycles[30] ),
    .\$iopadmap$cycles[31] (\$iopadmap$cycles[31] ),
    .\$iopadmap$cycles[3] (\$iopadmap$cycles[3] ),
    .\$iopadmap$cycles[4] (\$iopadmap$cycles[4] ),
    .\$iopadmap$cycles[5] (\$iopadmap$cycles[5] ),
    .\$iopadmap$cycles[6] (\$iopadmap$cycles[6] ),
    .\$iopadmap$cycles[7] (\$iopadmap$cycles[7] ),
    .\$iopadmap$cycles[8] (\$iopadmap$cycles[8] ),
    .\$iopadmap$cycles[9] (\$iopadmap$cycles[9] ),
    .\$iopadmap$rst (\$iopadmap$rst ),
    .\p.clk (\p.clk )
  );
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247413  = \$auto$rs_design_edit.cc:878:execute$247413 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247412  = \$auto$rs_design_edit.cc:878:execute$247412 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247411  = \$auto$rs_design_edit.cc:878:execute$247411 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247410  = \$auto$rs_design_edit.cc:878:execute$247410 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247409  = \$auto$rs_design_edit.cc:878:execute$247409 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247408  = \$auto$rs_design_edit.cc:878:execute$247408 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247407  = \$auto$rs_design_edit.cc:878:execute$247407 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247406  = \$auto$rs_design_edit.cc:878:execute$247406 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247405  = \$auto$rs_design_edit.cc:878:execute$247405 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247404  = \$auto$rs_design_edit.cc:878:execute$247404 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247403  = \$auto$rs_design_edit.cc:878:execute$247403 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247402  = \$auto$rs_design_edit.cc:878:execute$247402 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247401  = \$auto$rs_design_edit.cc:878:execute$247401 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247400  = \$auto$rs_design_edit.cc:878:execute$247400 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247399  = \$auto$rs_design_edit.cc:878:execute$247399 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247398  = \$auto$rs_design_edit.cc:878:execute$247398 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247397  = \$auto$rs_design_edit.cc:878:execute$247397 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247396  = \$auto$rs_design_edit.cc:878:execute$247396 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247395  = \$auto$rs_design_edit.cc:878:execute$247395 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247394  = \$auto$rs_design_edit.cc:878:execute$247394 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247393  = \$auto$rs_design_edit.cc:878:execute$247393 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$auto$rs_design_edit.cc:878:execute$247392  = \$auto$rs_design_edit.cc:878:execute$247392 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[0]  = \$iopadmap$cycles[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[10]  = \$iopadmap$cycles[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[11]  = \$iopadmap$cycles[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[12]  = \$iopadmap$cycles[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[13]  = \$iopadmap$cycles[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[14]  = \$iopadmap$cycles[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[15]  = \$iopadmap$cycles[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[16]  = \$iopadmap$cycles[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[17]  = \$iopadmap$cycles[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[18]  = \$iopadmap$cycles[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[19]  = \$iopadmap$cycles[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[1]  = \$iopadmap$cycles[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[20]  = \$iopadmap$cycles[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[21]  = \$iopadmap$cycles[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[22]  = \$iopadmap$cycles[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[23]  = \$iopadmap$cycles[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[24]  = \$iopadmap$cycles[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[25]  = \$iopadmap$cycles[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[26]  = \$iopadmap$cycles[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[27]  = \$iopadmap$cycles[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[28]  = \$iopadmap$cycles[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[29]  = \$iopadmap$cycles[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[2]  = \$iopadmap$cycles[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[30]  = \$iopadmap$cycles[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[31]  = \$iopadmap$cycles[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[3]  = \$iopadmap$cycles[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[4]  = \$iopadmap$cycles[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[5]  = \$iopadmap$cycles[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[6]  = \$iopadmap$cycles[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[7]  = \$iopadmap$cycles[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[8]  = \$iopadmap$cycles[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$cycles[9]  = \$iopadmap$cycles[9] ;
  assign \$iopadmap$rst  = \$flatten$auto$rs_design_edit.cc:1146:execute$247415.$iopadmap$rst ;
  assign \$auto$rs_design_edit.cc:1146:execute$247415.clk  = clk;
  assign cycles = \$auto$rs_design_edit.cc:1146:execute$247415.cycles ;
  assign num_correct = \$auto$rs_design_edit.cc:1146:execute$247415.num_correct ;
  assign num_wrong = \$auto$rs_design_edit.cc:1146:execute$247415.num_wrong ;
  assign \p.clk  = \$auto$rs_design_edit.cc:1146:execute$247415.p.clk ;
  assign \$auto$rs_design_edit.cc:1146:execute$247415.rst  = rst;
endmodule
