# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../esercizio_6.srcs/sources_1/new/CU.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/M.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/MEM.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/ROM.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/cont_mod_16.vhd" \
"../../../../esercizio_6.srcs/sim_1/new/CU_tb.vhd" \

# Do not sort compile order
nosort
