#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Sep 19 14:23:37 2018
# Process ID: 1069400
# Current directory: M:/pc/work/inf4431/lab2/delivery/stopwatch2/stopwatch2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: M:/pc/work/inf4431/lab2/delivery/stopwatch2/stopwatch2.runs/synth_1/top.vds
# Journal file: M:/pc/work/inf4431/lab2/delivery/stopwatch2/stopwatch2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1072584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 286.590 ; gain = 75.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [M:/pc/work/inf4431/lab2/delivery/top_str.vhd:4]
INFO: [Synth 8-3491] module 'seg7ctrl' declared at 'M:/pc/work/inf4431/lab2/delivery/seg7ctrl_ent.vhd:4' bound to instance 'seg' of component 'seg7ctrl' [M:/pc/work/inf4431/lab2/delivery/top_str.vhd:40]
INFO: [Synth 8-638] synthesizing module 'seg7ctrl' [M:/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:5]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'TIMER' declared at 'M:/pc/work/inf4431/lab2/delivery/timer.vhd:6' bound to instance 'counter' of component 'timer' [M:/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:35]
INFO: [Synth 8-638] synthesizing module 'TIMER' [M:/pc/work/inf4431/lab2/delivery/timer.vhd:16]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (1#1) [M:/pc/work/inf4431/lab2/delivery/timer.vhd:16]
INFO: [Synth 8-3491] module 'DECODER' declared at 'M:/pc/work/inf4431/lab2/delivery/decoder.vhd:5' bound to instance 'dec2to4' of component 'decoder' [M:/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:42]
INFO: [Synth 8-638] synthesizing module 'DECODER' [M:/pc/work/inf4431/lab2/delivery/decoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'DECODER' (2#1) [M:/pc/work/inf4431/lab2/delivery/decoder.vhd:15]
INFO: [Synth 8-226] default block is never used [M:/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [M:/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [M:/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-226] default block is never used [M:/pc/work/inf4431/lab2/delivery/subprog_bdy.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'seg7ctrl' (3#1) [M:/pc/work/inf4431/lab2/delivery/seg7ctrl_rtl.vhd:5]
INFO: [Synth 8-3491] module 'clock' declared at 'M:/pc/work/inf4431/lab2/delivery/clock_ent.vhd:4' bound to instance 'sec_clk' of component 'clock' [M:/pc/work/inf4431/lab2/delivery/top_str.vhd:51]
INFO: [Synth 8-638] synthesizing module 'clock' [M:/pc/work/inf4431/lab2/delivery/clock_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'clock' (4#1) [M:/pc/work/inf4431/lab2/delivery/clock_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [M:/pc/work/inf4431/lab2/delivery/top_str.vhd:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 324.051 ; gain = 113.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 324.051 ; gain = 113.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [M:/pc/work/inf4431/lab2/delivery/stopwatch2/stopwatch2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [M:/pc/work/inf4431/lab2/delivery/stopwatch2/stopwatch2.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/pc/work/inf4431/lab2/delivery/stopwatch2/stopwatch2.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 641.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 641.363 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 641.363 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 641.363 ; gain = 430.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sec_tic" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'dec_reg' [M:/pc/work/inf4431/lab2/delivery/clock_rtl.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 641.363 ; gain = 430.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DECODER 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module seg7ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sec_clk/sec_tic" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'sec_clk/dec_reg[3]' (LD) to 'sec_clk/dec_reg[2]'
INFO: [Synth 8-3886] merging instance 'sec_clk/dec_reg[1]' (LD) to 'sec_clk/dec_reg[2]'
INFO: [Synth 8-3886] merging instance 'sec_clk/dec_reg[2]' (LD) to 'sec_clk/dec_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sec_clk/dec_reg[0] )
WARNING: [Synth 8-3332] Sequential element (sec_clk/dec_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 641.363 ; gain = 430.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 641.363 ; gain = 430.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 641.363 ; gain = 430.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 645.148 ; gain = 434.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 645.148 ; gain = 434.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 645.148 ; gain = 434.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 645.148 ; gain = 434.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 645.148 ; gain = 434.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 645.148 ; gain = 434.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 645.148 ; gain = 434.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    48|
|3     |LUT1   |    74|
|4     |LUT2   |    73|
|5     |LUT3   |    47|
|6     |LUT4   |    95|
|7     |LUT5   |    57|
|8     |LUT6   |   370|
|9     |MUXF7  |    33|
|10    |MUXF8  |     6|
|11    |FDCE   |    90|
|12    |IBUF   |     5|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   911|
|2     |  sec_clk   |clock    |   841|
|3     |  seg       |seg7ctrl |    52|
|4     |    counter |TIMER    |    40|
|5     |    dec2to4 |DECODER  |     4|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 645.148 ; gain = 434.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 645.148 ; gain = 114.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 645.148 ; gain = 434.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 645.555 ; gain = 434.805
INFO: [Common 17-1381] The checkpoint 'M:/pc/work/inf4431/lab2/delivery/stopwatch2/stopwatch2.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 645.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 19 14:24:07 2018...
