{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 21:35:07 2017 " "Info: Processing started: Mon Jun 19 21:35:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off logicPr2 -c logicPr2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off logicPr2 -c logicPr2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B1 t17 16.295 ns Longest " "Info: Longest tpd from source pin \"B1\" to destination pin \"t17\" is 16.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns B1 1 PIN PIN_99 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 4; PIN Node = 'B1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "logicPr2.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/logicPr2/logicPr2.bdf" { { 296 -64 104 312 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.404 ns) + CELL(0.370 ns) 7.709 ns 74138:inst8\|16~0 2 COMB LCCOMB_X19_Y18_N28 8 " "Info: 2: + IC(6.404 ns) + CELL(0.370 ns) = 7.709 ns; Loc. = LCCOMB_X19_Y18_N28; Fanout = 8; COMB Node = '74138:inst8\|16~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { B1 74138:inst8|16~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.616 ns) 10.105 ns 74138:inst11\|16 3 COMB LCCOMB_X28_Y18_N24 1 " "Info: 3: + IC(1.780 ns) + CELL(0.616 ns) = 10.105 ns; Loc. = LCCOMB_X28_Y18_N24; Fanout = 1; COMB Node = '74138:inst11\|16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { 74138:inst8|16~0 74138:inst11|16 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.134 ns) + CELL(3.056 ns) 16.295 ns t17 4 PIN PIN_28 0 " "Info: 4: + IC(3.134 ns) + CELL(3.056 ns) = 16.295 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 't17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.190 ns" { 74138:inst11|16 t17 } "NODE_NAME" } } { "logicPr2.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/logicPr2/logicPr2.bdf" { { 872 912 1088 888 "t17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.977 ns ( 30.54 % ) " "Info: Total cell delay = 4.977 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.318 ns ( 69.46 % ) " "Info: Total interconnect delay = 11.318 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.295 ns" { B1 74138:inst8|16~0 74138:inst11|16 t17 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.295 ns" { B1 {} B1~combout {} 74138:inst8|16~0 {} 74138:inst11|16 {} t17 {} } { 0.000ns 0.000ns 6.404ns 1.780ns 3.134ns } { 0.000ns 0.935ns 0.370ns 0.616ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 21:35:08 2017 " "Info: Processing ended: Mon Jun 19 21:35:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
