INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/Vivado-Projects/project_4/project_4.srcs/sources_1/new/no1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module no1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/Vivado-Projects/project_4/project_4.srcs/sim_1/new/no1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module no1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/Vivado-Projects/project_4/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
