#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 10 09:46:51 2021
# Process ID: 12312
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_ila_0_1_synth_1
# Command line: vivado.exe -log design_2_ila_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_ila_0_1.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_ila_0_1_synth_1/design_2_ila_0_1.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_ila_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_ila_0_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_2_ila_0_1, cache-ID = a02d3fd4a8015627.
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 09:47:00 2021...
