library ieee;
use ieee.std_logic_1164.all;

entity multiplexerTB is
end entity multiplexerTB;

architecture tb_arch of multiplexerTB is
    -- Component Declaration for the Unit Under Test (UUT)
    component mutiplexer
        port(
            A : in std_logic_vector(3 downto 0);
            S : in std_logic_vector(1 downto 0);
            Y : out std_logic
        );
    end component;

    -- Testbench Signals
    signal A_tb : std_logic_vector(3 downto 0);
    signal S_tb : std_logic_vector(1 downto 0);
    signal Y_tb : std_logic;

begin
    -- Instantiate the Unit Under Test (UUT)
    UUT: multiplexerTB port map (
        A => A_tb,
        S => S_tb,
        Y => Y_tb
    );

    -- Stimulus process
    stimulus: process
    begin
        -- Test case 1: Select input 0
        A_tb <= "0101";
        S_tb <= "00";
        wait for 10 ns;

        -- Test case 2: Select input 1
        A_tb <= "0101";
        S_tb <= "01";
        wait for 10 ns;

        -- Test case 3: Select input 2
        A_tb <= "0101";
        S_tb <= "10";
        wait for 10 ns;

        -- Test case 4: Select input 3
        A_tb <= "0101";
        S_tb <= "11";
        wait for 10 ns;

        wait;
    end process stimulus;

end architecture tb_arch;

