$date
	Thu Oct  1 07:57:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module counter_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var reg 4 % count [3:0] $end
$scope begin COUNTER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
x#
1"
bx !
$end
#10
0#
1$
#50
1#
#100
0"
#200
1"
#210
b0 !
b0 %
#290
0$
#300
0"
#400
1"
#410
b1 !
b1 %
#500
0"
#600
1"
#610
b10 !
b10 %
#700
0"
#800
1"
#810
b11 !
b11 %
#900
0"
#1000
1"
#1010
b100 !
b100 %
#1100
0"
#1200
1"
#1210
b101 !
b101 %
#1300
0"
#1400
1"
#1410
b110 !
b110 %
#1500
0"
#1600
1"
#1610
b111 !
b111 %
#1700
0"
#1800
1"
#1810
b1000 !
b1000 %
#1900
0"
#1990
1$
#2000
1"
#2010
b0 !
b0 %
#2100
0"
#2190
0$
#2200
1"
#2210
b1 !
b1 %
#2300
0"
#2400
1"
#2410
b10 !
b10 %
#2500
0"
#2600
1"
#2610
b11 !
b11 %
#2700
0"
#2800
1"
#2810
b100 !
b100 %
#2900
0"
#2990
0#
#3000
1"
#3100
0"
#3200
1"
#3300
0"
#3400
1"
#3500
0"
#3600
1"
#3700
0"
#3800
1"
#3900
0"
#3990
1#
#4000
1"
#4010
b101 !
b101 %
#4100
0"
#4200
1"
#4210
b110 !
b110 %
#4300
0"
#4400
1"
#4410
b111 !
b111 %
#4500
0"
#4600
1"
#4610
b1000 !
b1000 %
#4700
0"
#4800
1"
#4810
b1001 !
b1001 %
#4900
0"
#4990
