<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="E:/temp/platforms/z_turn20/vivado/z_turn20.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="67a56dd1476d4ff392569b01f18dbedc"/>
    <Option Name="Part" Val="xc7z020clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../Vivado/tmp/ip"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/z_turn.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../z_turn/vivado/z_turn/z_turn.srcs/sources_1/bd/z_turn/z_turn.bd"/>
          <Attr Name="ImportTime" Val="1436341728"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="hw_handoff/z_turn.hwh"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="hdl/z_turn.hwdef"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="hw_handoff/z_turn_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_xlconcat_0_0/z_turn_xlconcat_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_ps_7_axi_periph_1/z_turn_ps_7_axi_periph_1.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_ps_7_axi_periph_0/z_turn_ps_7_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_processing_system7_0_0/z_turn_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_xlconcat_1_0/z_turn_xlconcat_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_xlconcat_0_2/z_turn_xlconcat_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_xlconcat_0_1/z_turn_xlconcat_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_util_vector_logic_1_0/z_turn_util_vector_logic_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_util_vector_logic_0_0/z_turn_util_vector_logic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="hdl/z_turn.v"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_util_vector_logic_0_1/z_turn_util_vector_logic_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="z_turn.bd" FileRelPathName="z_turn_ooc.xdc"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/hdl/z_turn_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../z_turn/vivado/z_turn/z_turn.srcs/sources_1/bd/z_turn/hdl/z_turn_wrapper.v"/>
          <Attr Name="ImportTime" Val="1436341727"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset1_0/z_turn_proc_sys_reset1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_1_0/z_turn_proc_sys_reset_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_proc_sys_reset_3_0/z_turn_proc_sys_reset_3_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_processing_system7_0_0/z_turn_processing_system7_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_ps_7_axi_periph_0/z_turn_ps_7_axi_periph_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_ps_7_axi_periph_1/z_turn_ps_7_axi_periph_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_rst_ps_7_166M_0/z_turn_rst_ps_7_166M_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_util_vector_logic_0_0/z_turn_util_vector_logic_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_util_vector_logic_0_1/z_turn_util_vector_logic_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_util_vector_logic_1_0/z_turn_util_vector_logic_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_xlconcat_0_0/z_turn_xlconcat_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_xlconcat_0_1/z_turn_xlconcat_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_xlconcat_0_2/z_turn_xlconcat_0_2.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/z_turn/ip/z_turn_xlconcat_1_0/z_turn_xlconcat_1_0.upgrade_log"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="z_turn_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/system.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Vivado/z7010-1-clg400/myir_custom/system/system.srcs/constrs_1/new/system.xdc"/>
          <Attr Name="ImportTime" Val="1402970942"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/system.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopLib" Val="work"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../../../Vivado/z7010-1-clg400/mys_xc7z010/mys-xc7z010-arm-hmmi-xylon/mys-xc7z010-arm-hmmi-xylon.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
