#include <verilated.h>
#include "VmkSimpleIOCapKeyManager_Tb.h"

#include "key_manager.h"
#include "tb.h"
#include "util.h"

#include <random>

using namespace key_manager;

template<class DUT>
using KeyManagerCycleTest = CycleTest<DUT, KeyManagerInput, KeyManagerOutput>;

template<class DUT>
struct WriteAndEnableKeyTest : public KeyManagerCycleTest<DUT> {
    virtual std::string name() override {
        return "Write and enable key over AXI";
    }
    virtual std::pair<KeyManagerInputs, KeyManagerOutputs> stimuli() {
        KeyManagerInputs inputs = {
            // Initialize a key's contents
            KeyManagerInput {
                .time = 100,
                .writeReq = some(AxiWriteReq {
                    .address = 0x1040,
                    .data = 0xdeadbeef,
                    .write_enable = 0b1111,
                }),
            },
            KeyManagerInput {
                .time = 110,
                .writeReq = some(AxiWriteReq {
                    .address = 0x1044,
                    .data = 0xdeadbeef,
                    .write_enable = 0b1111,
                }),
            },
            KeyManagerInput {
                .time = 120,
                .writeReq = some(AxiWriteReq {
                    .address = 0x1048,
                    .data = 0xf2edbeef,
                    .write_enable = 0b1111,
                }),
            },
            KeyManagerInput {
                .time = 130,
                .writeReq = some(AxiWriteReq {
                    .address = 0x104C,
                    .data = 0xf1edbeef,
                    .write_enable = 0b1111,
                }),
            },
            // Request it (should still be null because that status hasn't been set)
            KeyManagerInput {
                .time = 140,
                .keyRequest = some(0x4),
                .readReq = some(AxiReadReq {
                    .address = 0x40,
                })
            },
            // Set the status to valid
            KeyManagerInput {
                .time = 150,
                .writeReq = some(AxiWriteReq {
                    .address = 0x40,
                    .data = 0x1,
                    .write_enable = 0b1111,
                })
            },
            // Then request it again
            KeyManagerInput {
                .time = 160,
                .keyRequest = some(0x4),
                .readReq = some(AxiReadReq {
                    .address = 0x40,
                })
            }
        };
        KeyManagerOutputs expectedOut = {
            // Key writes must succeed, there are four of them
            KeyManagerOutput {
                .time = 120,
                .writeResp = some(AxiWriteResp {
                    .good = true,
                }),
            },
            KeyManagerOutput {
                .time = 130,
                .writeResp = some(AxiWriteResp {
                    .good = true,
                }),
            },
            KeyManagerOutput {
                .time = 140,
                .writeResp = some(AxiWriteResp {
                    .good = true,
                }),
            },
            KeyManagerOutput {
                .time = 150,
                .writeResp = some(AxiWriteResp {
                    .good = true,
                }),
            },
            // The key status read request should complete immediately (2 cycle latency from 140 when enqueued)
            // The data should be zero, because the key hasn't been activated yet
            KeyManagerOutput {
                .time = 160,
                .readResp = some(AxiReadResp {
                    .good = true,
                    .data = 0,
                }),
            },
            // The key status write request should complete immediately (2 cycle latency from 150 when enqueued)
            KeyManagerOutput {
                .time = 170,
                .writeResp = some(AxiWriteResp {
                    .good = true,
                }),
            },
            // Get the key response back from BRAM after 4 cycles, and get the readReq of that status back too.
            // the key was invalid at the time of request, so it's invalid i.e. std::nullopt here.
            // the writeResp from the last cycle was for enabling it, so the readResp says it *is* valid.
            KeyManagerOutput {
                .time = 180,
                .keyResponse = some(KeyResponse {
                    .keyId = 0x4,
                    .key = std::nullopt,
                }),
                .readResp = some(AxiReadResp {
                    .good = true,
                    .data = 0x1,
                })
            },
            // Get the second key response back from BRAM after 4 cycles
            // The key was valid at 160 at the time of request, so it's valid here
            KeyManagerOutput {
                .time = 200,
                .keyResponse = some(KeyResponse {
                    .keyId = 0x4,
                    .key = some(Key {
                        .top = 0xf1edbeeff2edbeef,
                        .bottom = 0xdeadbeefdeadbeef,
                    }),
                }),
            },
        };

        return {inputs, expectedOut};
    }
};

template<class DUT>
struct WriteAndEnableKeyTest_EventBased : public KeyManagerCycleTest<DUT> {
    virtual std::string name() override {
        return "Write and enable key over AXI - event-based construction";
    }
    virtual std::pair<KeyManagerInputs, KeyManagerOutputs> stimuli() {
        KeyManagerInputsMaker inputs;
        KeyManagerOutputsMaker outputs;

        // Initialize a key's contents - all write responses are delayed by 2 cycles and must return true
        inputs[100].writeReq = some(AxiWriteReq {
            .address = 0x1040,
            .data = 0xdeadbeef,
            .write_enable = 0b1111,
        });
        outputs[120].writeResp = some(AxiWriteResp { .good = true });

        inputs[110].writeReq = some(AxiWriteReq {
            .address = 0x1044,
            .data = 0xdeadbeef,
            .write_enable = 0b1111,
        });
        outputs[130].writeResp = some(AxiWriteResp { .good = true });

        inputs[120].writeReq = some(AxiWriteReq {
            .address = 0x1048,
            .data = 0xf2edbeef,
            .write_enable = 0b1111,
        });
        outputs[140].writeResp = some(AxiWriteResp { .good = true });

        inputs[130].writeReq = some(AxiWriteReq {
            .address = 0x104C,
            .data = 0xf1edbeef,
            .write_enable = 0b1111,
        });
        outputs[150].writeResp = some(AxiWriteResp { .good = true });

        // Request the key's status through the keyRequests (includes key value) and AXI read (status only) ports.
        inputs[140].keyRequest = some(0x4);
        inputs[140].readReq = some(AxiReadReq { .address = 0x40 });
        // The keyResponse will arrive in 4 cycles (the latency of the BRAM) and will have the validity-at-point-of-request
        // i.e. the key data will be invalid, because at tick 140 we hadn't set it valid yet.
        outputs[180].keyResponse = some(KeyResponse { .keyId = 0x4, .key = std::nullopt });
        // The AXI read response will return with 2 cycle latency and will be 0 (key invalid)
        outputs[160].readResp = some(AxiReadResp { .good = true, .data = 0 });

        // Try setting the key's status to Valid, now the data has gone through.
        inputs[150].writeReq = some(AxiWriteReq {
            .address = 0x40,
            .data = 0x1,
            .write_enable = 0b1111,
        });
        // The AXI write response will return with 2 cycle latency
        outputs[170].writeResp = some(AxiWriteResp { .good = true });

        // Try reading the key status in both ways again
        inputs[160].keyRequest = some(0x4);
        inputs[160].readReq = some(AxiReadReq { .address = 0x40 });
        // The keyResponse will arrive in 4 cycles (the latency of the BRAM) and will have the validity-at-point-of-request
        // i.e. the key data will be invalid, because at tick 140 we hadn't set it valid yet.
        outputs[200].keyResponse = some(KeyResponse {
            .keyId = 0x4,
            .key = some(Key {
                .top = 0xf1edbeeff2edbeef,
                .bottom = 0xdeadbeefdeadbeef,
            }),
        });
        // The AXI read response will return with 2 cycle latency and will be 1 (key valid)
        outputs[180].readResp = some(AxiReadResp { .good = true, .data = 1 });

        return {inputs.asVec(), outputs.asVec()};
    }
};

template<class DUT>
struct InvalidationEpochs : public KeyManagerCycleTest<DUT> {
    virtual std::string name() override {
        return "Invalidation Epochs";
    }
    virtual std::pair<KeyManagerInputs, KeyManagerOutputs> stimuli() {
        KeyManagerInputsMaker inputs;
        KeyManagerOutputsMaker outputs;

        // Initialize some keys
        for (uint16_t i = 0; i < 10; i++) {
            uint64_t time = 100 + (i * 50);

            // Use 4 cycles to write each key data
            for (uint16_t word = 0; word < 4; word++) {
                inputs[time + (word * 10)].writeReq = some(AxiWriteReq {
                    .address = uint16_t(0x1000 + (i * 0x10) + (word * 4)),
                    .data = i,
                    .write_enable = 0b1111,
                });
                // Write responses have 2-cycle latency
                outputs[time + (word * 10) + 20].writeResp = some(AxiWriteResp { .good = true });
            }
            // Set the key to valid
            inputs[time + 40].writeReq = some(AxiWriteReq {
                .address = uint16_t(i * 0x10),
                .data = 1,
                .write_enable = 0b1111,
            });
            // writes have a 2-cycle latency
            outputs[time + 40 + 20].writeResp = some(AxiWriteResp { .good = true });
        }

        // At time = 600 we should have all the keys initialized 
        uint64_t init_time = 600;

        // Request a key's data before revoking it
        inputs[init_time + 0].keyRequest = some(0x4);
        // 4-cycle response latency, will be valid because it was requested before the revoke
        outputs[init_time + 40].keyResponse = some(KeyResponse {
            .keyId = 0x4,
            .key = some(Key {
                .top = 0x00000004'00000004,
                .bottom = 0x00000004'00000004,
            })
        });

        // Request a key revoke via write 1 cycle later
        // Can't request it on the same cycle as the previous request - the write would take priority over the read, there's only one BRAM port
        inputs[init_time + 10].writeReq = some(AxiWriteReq {
            .address = 0x40,
            .data = 0,
            .write_enable = 0b1111,
        });
        // Get the write response 2 cycles later
        outputs[init_time + 10 + 20].writeResp = some(AxiWriteResp {
            .good = true
        });
        // Should immediately (2 cycles) trigger a new epoch request
        // 2 cycles because there's a 1 cycle delay from putting the data in (handle .put on cycle #1, then do the computation from .deq on cycle #2).
        outputs[init_time + 10 + 20].newEpochRequest = some(1);
        // Reading the status on the same cycle as writing it will return the old status
        inputs[init_time + 10].readReq = some(AxiReadReq {
            .address = 0x40,
        });
        outputs[init_time + 10 + 20].readResp = some(AxiReadResp {
            .good = true,
            .data = 1, // valid key
        });

        // Request a key's data immediately (1 cycle after revoking)
        inputs[init_time + 20].keyRequest = some(0x4);
        // 4-cycle response latency, key will be invalid because it was requested after the revoke
        // Once a revoke happens, all subsequent key requests return data from the "new epoch".
        outputs[init_time + 20 + 40].keyResponse = some(KeyResponse {
            .keyId = 0x4,
            .key = std::nullopt // invalid
        });

        // The key's AXI status is 0x2 because it's currently being revoked, but hasn't been revoked yet - we haven't posted the finishedEpoch().
        // All other keys status should be 0x1.
        // Read 0x40 as soon as possible after revoking (1 cycle later)
        inputs[init_time + 20].readReq = some(AxiReadReq {
            .address = 0x40
        });
        outputs[init_time + 20 + 20].readResp = some(AxiReadResp {
            .good = true,
            .data = 2, // invalid in next epoch, current epoch still ongoing => key may still be authenticating accesses
        });

        for (uint16_t i = 0; i < 10; i++) {
            if (i == 0x4) continue;
            inputs[init_time + 30 + i*10].readReq = some(AxiReadReq {
                .address = uint16_t(i * 0x10),
            });
            outputs[init_time + 30 + i*10 + 20].readResp = some(AxiReadResp {
                .good = true,
                .data = 1,
            });
        }

        // Once we complete the epoch, the revoked key will return a status of 0 over AXI.
        uint64_t complete_epoch_time = 800;
        inputs[complete_epoch_time].finishedEpoch = some(0);

        inputs[complete_epoch_time + 10].readReq = some(AxiReadReq {
            .address = 0x40,
        });
        // 2-cycle latency
        outputs[complete_epoch_time + 10 + 20].readResp = some(AxiReadResp {
            .good = true,
            .data = 0,
        });

        return {inputs.asVec(), outputs.asVec()};
    }
};

template<class DUT>
struct OneKeyRequestPerCycle : public KeyManagerCycleTest<DUT> {
    virtual std::string name() override {
        return "Key Request - 1/cycle Throughput";
    }
    virtual std::pair<KeyManagerInputs, KeyManagerOutputs> stimuli() {
        KeyManagerInputsMaker inputs;
        KeyManagerOutputsMaker outputs;

        // Request a key on every cycle - the BRAM should be able to sustain this throughput.
        for (uint16_t i = 0; i < 256; i++) {
            // Request the given key (should always be invalid)
            inputs[100 + (i * 10)].keyRequest = some(i);
            // Get the given key back 4 cycles later
            outputs[140 + (i * 10)].keyResponse = some(KeyResponse {
                .keyId = uint8_t(i),
                .key = std::nullopt,
            });
        }

        return {inputs.asVec(), outputs.asVec()};
    }
};

template<class DUT>
struct PerformanceCounting : public CycleTest<DUT, KeyManagerInput, KeyManagerOutput> {
    virtual std::string name() override {
        return "Performance Counting";
    }
    virtual std::pair<KeyManagerInputs, KeyManagerOutputs> stimuli() override {
        KeyManagerInputsMaker inputs;
        KeyManagerOutputsMaker outputs;

        // Make an int in [0, 1] for each counter
        std::uniform_int_distribution<> distrib(0, 1);
        // Make an int in [0, 3] to figure out which counter to read every cycle
        std::uniform_int_distribution<> readDistrib(0, 3);

        uint32_t stats[4] = {
            0, // goodWrite
            0, // badWrite
            0, // goodRead
            0, // badRead
        };

        for (uint64_t time = 100; time < 2000; time += 10) {
            if (distrib(this->rng) == 1) {
                stats[0]++; // goodWrite++;
                inputs[time].bumpPerfCounterGoodWrite = true;
            }
            if (distrib(this->rng) == 1) {
                stats[1]++; // badWrite++;
                inputs[time].bumpPerfCounterBadWrite = true;
            }
            if (distrib(this->rng) == 1) {
                stats[2]++; // goodRead++;
                inputs[time].bumpPerfCounterGoodRead = true;
            }
            if (distrib(this->rng) == 1) {
                stats[3]++; // badRead++;
                inputs[time].bumpPerfCounterBadRead = true;
            }

            // Read a random status.
            // The read is processed one cycle after we put() it in the FIFO, at which point the perf counter will have been bumped.
            int toRead = readDistrib(this->rng);
            inputs[time].readReq = some(AxiReadReq {
                .address = uint16_t(0x1000 + (8 * toRead)),
            });
            outputs[time + 20].readResp = some(AxiReadResp {
                .good = true,
                .data = stats[toRead],
            });
        }

        return {inputs.asVec(), outputs.asVec()};
    }
};

// TODO test write_enable

// Template for further test creation

// struct TODO : public KeyManagerCycleTest {
//     virtual std::string name() override {
//         return "TODO";
//     }
//     virtual std::pair<KeyManagerInputs, KeyManagerOutputs> stimuli() {
//         KeyManagerInputsMaker inputs;
//         KeyManagerOutputsMaker outputs;
//
//         // TODO
//
//         return {inputs.asVec(), outputs.asVec()};
//     }
// };

int main(int argc, char** argv) {
    return tb_main(
        {
            new WriteAndEnableKeyTest<VmkSimpleIOCapKeyManager_Tb>(),
            new WriteAndEnableKeyTest_EventBased<VmkSimpleIOCapKeyManager_Tb>(),
            new InvalidationEpochs<VmkSimpleIOCapKeyManager_Tb>(),
            new OneKeyRequestPerCycle<VmkSimpleIOCapKeyManager_Tb>(),
            new PerformanceCounting<VmkSimpleIOCapKeyManager_Tb>(),
        },
        argc, argv
    );
}