

================================================================
== Vitis HLS Report for 'receiver_Pipeline_2'
================================================================
* Date:           Sat May 11 11:31:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.503 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      238|      238|  1.904 us|  1.904 us|  238|  238|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      236|      236|         1|          1|          1|   236|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar7 = alloca i32 1"   --->   Operation 4 'alloca' 'indvar7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar7"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop6"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar7_load = load i8 %indvar7" [receiver.cpp:51]   --->   Operation 7 'load' 'indvar7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.91ns)   --->   "%add_ln51 = add i8 %indvar7_load, i8 1" [receiver.cpp:51]   --->   Operation 9 'add' 'add_ln51' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i8 %indvar7_load" [receiver.cpp:51]   --->   Operation 10 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %zext_ln51" [receiver.cpp:51]   --->   Operation 11 'getelementptr' 'imag_output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 0, i8 %imag_output_addr" [receiver.cpp:51]   --->   Operation 12 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 236> <RAM>
ST_1 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln51 = icmp_eq  i8 %indvar7_load, i8 235" [receiver.cpp:51]   --->   Operation 13 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 236, i64 236, i64 236"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %arrayctor.loop6.arrayctor.loop6_crit_edge, void %entry14.exitStub" [receiver.cpp:51]   --->   Operation 15 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln51 = store i8 %add_ln51, i8 %indvar7" [receiver.cpp:51]   --->   Operation 16 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayctor.loop6" [receiver.cpp:51]   --->   Operation 17 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imag_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar7          (alloca           ) [ 01]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
indvar7_load     (load             ) [ 00]
specpipeline_ln0 (specpipeline     ) [ 00]
add_ln51         (add              ) [ 00]
zext_ln51        (zext             ) [ 00]
imag_output_addr (getelementptr    ) [ 00]
store_ln51       (store            ) [ 00]
icmp_ln51        (icmp             ) [ 01]
empty            (speclooptripcount) [ 00]
br_ln51          (br               ) [ 00]
store_ln51       (store            ) [ 00]
br_ln51          (br               ) [ 00]
ret_ln0          (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imag_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="indvar7_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar7/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="imag_output_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="8" slack="0"/>
<pin id="32" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="store_ln51_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="8" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="0"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="store_ln0_store_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="indvar7_load_load_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="8" slack="0"/>
<pin id="49" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar7_load/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="add_ln51_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln51_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="icmp_ln51_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="6" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln51_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="indvar7_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="16" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="41"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="54"><net_src comp="47" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="47" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="65"><net_src comp="47" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="50" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="24" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="77"><net_src comp="72" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="78"><net_src comp="72" pin="1"/><net_sink comp="67" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imag_output | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		indvar7_load : 1
		add_ln51 : 2
		zext_ln51 : 2
		imag_output_addr : 3
		store_ln51 : 4
		icmp_ln51 : 2
		br_ln51 : 3
		store_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |  add_ln51_fu_50 |    0    |    15   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln51_fu_61 |    0    |    11   |
|----------|-----------------|---------|---------|
|   zext   | zext_ln51_fu_56 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    26   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|indvar7_reg_72|    8   |
+--------------+--------+
|     Total    |    8   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   26   |
+-----------+--------+--------+
