HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Kart_Board
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sda_proxy (1 to 0)||Kart_Board.srr(25);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/25||Kart.vhd(514);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/514
Implementation;Synthesis|| CD328 ||@W:Port proxysdain of entity work.kartcontroller has a width of 0||Kart_Board.srr(26);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/26||Kart.vhd(9827);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9827
Implementation;Synthesis|| CD328 ||@W:Port proxysclin of entity work.kartcontroller has a width of 0||Kart_Board.srr(27);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/27||Kart.vhd(9827);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9827
Implementation;Synthesis|| CD638 ||@W:Signal proxysclout is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(28);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/28||Kart.vhd(9518);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9518
Implementation;Synthesis|| CD638 ||@W:Signal proxysclin is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(29);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/29||Kart.vhd(9519);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9519
Implementation;Synthesis|| CD638 ||@W:Signal proxysdain is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(30);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/30||Kart.vhd(9520);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9520
Implementation;Synthesis|| CD638 ||@W:Signal proxysdaout is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(31);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/31||Kart.vhd(9521);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9521
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclin (1 to 0)||Kart_Board.srr(37);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/37||Kart.vhd(1220);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1220
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdain (1 to 0)||Kart_Board.srr(38);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/38||Kart.vhd(1221);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1221
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclout (1 to 0)||Kart_Board.srr(39);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/39||Kart.vhd(1235);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1235
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdaout (1 to 0)||Kart_Board.srr(40);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/40||Kart.vhd(1236);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1236
Implementation;Synthesis|| CD328 ||@W:Port proxysdain of entity work.sensorscontroller has a width of 0||Kart_Board.srr(41);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/41||Kart.vhd(9409);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9409
Implementation;Synthesis|| CD328 ||@W:Port proxysclin of entity work.sensorscontroller has a width of 0||Kart_Board.srr(42);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/42||Kart.vhd(9409);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9409
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(69);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/69||Kart.vhd(6865);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6865
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(72);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/72||Kart.vhd(6847);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6847
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(73);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/73||Kart.vhd(6847);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6847
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(74);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/74||Kart.vhd(6847);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6847
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 2 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(75);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/75||Kart.vhd(6847);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6847
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(79);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/79||Kart.vhd(6613);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6613
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(80);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/80||Kart.vhd(6614);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6614
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(83);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/83||Kart.vhd(6613);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6613
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(84);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/84||Kart.vhd(6614);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6614
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(87);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/87||Kart.vhd(1457);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1457
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Kart_Board.srr(100);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/100||Kart.vhd(6212);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6212
Implementation;Synthesis|| CG290 ||@W:Referenced variable reset is not in sensitivity list.||Kart_Board.srr(101);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/101||Kart.vhd(6214);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6214
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclin (1 to 0)||Kart_Board.srr(111);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/111||Kart.vhd(2280);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2280
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdain (1 to 0)||Kart_Board.srr(112);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/112||Kart.vhd(2281);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2281
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclout (1 to 0)||Kart_Board.srr(113);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/113||Kart.vhd(2288);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2288
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdaout (1 to 0)||Kart_Board.srr(114);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/114||Kart.vhd(2289);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2289
Implementation;Synthesis|| CD328 ||@W:Port proximity of entity work.sensorsregisters has a width of 0||Kart_Board.srr(115);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/115||Kart.vhd(5779);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5779
Implementation;Synthesis|| CD328 ||@W:Port ambientlight of entity work.sensorsregisters has a width of 0||Kart_Board.srr(116);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/116||Kart.vhd(5779);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5779
Implementation;Synthesis|| CD638 ||@W:Signal ambientlight is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(117);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/117||Kart.vhd(5583);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5583
Implementation;Synthesis|| CD638 ||@W:Signal proximity is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(118);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/118||Kart.vhd(5592);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5592
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: ambientlight (-1 to 0)||Kart_Board.srr(123);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/123||Kart.vhd(3700);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3700
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proximity (-1 to 0)||Kart_Board.srr(124);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/124||Kart.vhd(3707);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3707
Implementation;Synthesis|| CD328 ||@W:Port sendproximities of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(125);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/125||Kart.vhd(4994);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4994
Implementation;Synthesis|| CD328 ||@W:Port sendambients of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(126);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/126||Kart.vhd(4994);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4994
Implementation;Synthesis|| CD328 ||@W:Port proximity of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(127);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/127||Kart.vhd(4994);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4994
Implementation;Synthesis|| CD328 ||@W:Port ambientlight of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(128);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/128||Kart.vhd(4994);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4994
Implementation;Synthesis|| CD638 ||@W:Signal sendambients is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(129);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/129||Kart.vhd(4707);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4707
Implementation;Synthesis|| CD638 ||@W:Signal sendproximities is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(130);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/130||Kart.vhd(4712);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4712
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: ambientlight (-1 to 0)||Kart_Board.srr(141);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/141||Kart.vhd(4290);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4290
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proximity (-1 to 0)||Kart_Board.srr(142);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/142||Kart.vhd(4297);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4297
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sendambients (-1 to 0)||Kart_Board.srr(143);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/143||Kart.vhd(4301);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4301
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sendproximities (-1 to 0)||Kart_Board.srr(144);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/144||Kart.vhd(4306);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4306
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 4 downto 0. ||Kart_Board.srr(145);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/145||Kart.vhd(4378);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4378
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(148);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/148||Kart.vhd(4359);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4359
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Kart_Board.srr(149);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/149||Kart.vhd(4359);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4359
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(153);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/153||Kart.vhd(4102);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4102
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(154);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/154||Kart.vhd(4103);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4103
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(157);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/157||Kart.vhd(4102);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4102
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(158);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/158||Kart.vhd(4103);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4103
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(161);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/161||Kart.vhd(4102);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4102
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(162);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/162||Kart.vhd(4103);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4103
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of rangerOut(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(168);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/168||Kart.vhd(4240);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4240
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 4 downto 0. ||Kart_Board.srr(172);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/172||Kart.vhd(1457);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1457
Implementation;Synthesis|| CD638 ||@W:Signal p_ok is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(191);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/191||Kart.vhd(2575);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2575
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_curr_high_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(193);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/193||Kart.vhd(2730);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2730
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_volt_high_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(194);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/194||Kart.vhd(2730);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2730
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(197);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/197||Kart.vhd(2594);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2594
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(198);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/198||Kart.vhd(2594);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2594
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(199);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/199||Kart.vhd(2594);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2594
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(200);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/200||Kart.vhd(2594);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2594
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_volt(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(201);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/201||Kart.vhd(2594);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2594
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_curr(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(202);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/202||Kart.vhd(2594);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2594
Implementation;Synthesis|| CD434 ||@W:Signal send1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Kart_Board.srr(204);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/204||Kart.vhd(2866);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2866
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(231);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/231||Kart.vhd(1953);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1953
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(234);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/234||Kart.vhd(1936);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1936
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(235);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/235||Kart.vhd(1936);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1936
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(236);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/236||Kart.vhd(1936);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1936
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(237);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/237||Kart.vhd(1936);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1936
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 1 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(238);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/238||Kart.vhd(1936);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1936
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 0 downto 0. ||Kart_Board.srr(248);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/248||Kart.vhd(1457);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1457
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(270);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/270||Kart.vhd(1338);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1338
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(271);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/271||Kart.vhd(1405);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1405
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(272);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/272||Kart.vhd(1338);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1338
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 6 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(273);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/273||Kart.vhd(1648);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1648
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 1 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(274);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/274||Kart.vhd(1648);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1648
Implementation;Synthesis|| CL169 ||@W:Pruning unused register once. Make sure that there are no unused intermediate registers.||Kart_Board.srr(291);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/291||Kart.vhd(3207);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3207
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count(24 downto 0). Make sure that there are no unused intermediate registers.||Kart_Board.srr(292);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/292||Kart.vhd(3207);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3207
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(295);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/295||Kart.vhd(1338);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1338
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(296);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/296||Kart.vhd(1405);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1405
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(319);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/319||Kart.vhd(1338);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1338
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(320);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/320||Kart.vhd(1405);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1405
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(321);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/321||Kart.vhd(5866);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5866
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of hworientation(15 downto 0) is unused ||Kart_Board.srr(322);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/322||Kart.vhd(5866);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5866
Implementation;Synthesis|| CL246 ||@W:Input port bits 39 to 8 of frame(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(335);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/335||Kart.vhd(7827);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/7827
Implementation;Synthesis|| CL158 ||@W:Inout SDA_proxy is unused||Kart_Board.srr(346);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/346||Kart.vhd(514);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/514
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Kart_Board|clock which controls 1126 sequential elements including I4.i_coil4. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(430);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/430||kart.vhd(1079);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/1079
Implementation;Synthesis|| MT530 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock which controls 4 sequential elements including I_board.I_stepperController.I_angleControl.I_phases.coil3. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(431);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/431||kart.vhd(6214);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6214
Implementation;Synthesis|| MO160 ||@W:Register bit p_addr[4] (in view view:work.txRouter(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(563);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/563||kart.vhd(9044);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/9044
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(604);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/604||kart.vhd(7359);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7359
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(605);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/605||kart.vhd(7359);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7359
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(611);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/611||kart.vhd(7359);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7359
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(612);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/612||kart.vhd(7359);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7359
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(631);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/631||kart.vhd(4110);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4110
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(632);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/632||kart.vhd(4110);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4110
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_100(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(635);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/635||kart.vhd(4110);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4110
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_100(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(636);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/636||kart.vhd(4110);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4110
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(639);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/639||kart.vhd(4110);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4110
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(640);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/640||kart.vhd(4110);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4110
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[23] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(701);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/701||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[22] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(702);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/702||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[21] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(703);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/703||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[20] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(704);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/704||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[19] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(705);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/705||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[18] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(706);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/706||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[17] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(707);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/707||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[16] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(708);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/708||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[15] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(709);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/709||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[14] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(710);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/710||null;null
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_stepperController.I_registers.U_sender.p_addr_out[7] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(720);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/720||kart.vhd(6847);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6847
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_regs.U_sender.p_addr_out[6] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(721);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/721||kart.vhd(4359);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4359
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_battery.U_tx.sendStop (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(722);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/722||kart.vhd(2833);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/2833
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Kart_Board|clock with period 10.00ns. Please declare a user-defined clock on object "p:clock"||Kart_Board.srr(847);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/847||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:I_board.I_stepperController.I_angleControl.I_phases.stepdelayed"||Kart_Board.srr(848);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/848||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Kart_Board.srr(864);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/864||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Kart_Board.srr(866);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/866||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Kart_Board.srr(882);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/882||null;null
Implementation;Compile;RootName:Kart_Board
Implementation;Compile||(null)||Please refer to the log file for details about 25 Warning(s) , 1 Info(s)||Kart_Board_compile_log.rpt;liberoaction://open_report/file/Kart_Board_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (2) out of (4) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:Kart_Board
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||Kart_Board_placeroute_log.rpt;liberoaction://open_report/file/Kart_Board_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Kart_Board
