0.6
2018.2
Jun 14 2018
20:41:02
D:/FPGA/multicycle_mips_cpu/multicycle_mips_cpu.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA/multicycle_mips_cpu/src/divider.sv,1658777567,systemVerilog,,D:/FPGA/multicycle_mips_cpu/src/divider_tb.sv,,divider,,,,,,,,
D:/FPGA/multicycle_mips_cpu/src/divider_tb.sv,1658776596,systemVerilog,,,,divider_tb,,,,,,,,
