// Seed: 2157333247
module module_0 #(
    parameter id_10 = 32'd27,
    parameter id_24 = 32'd67,
    parameter id_30 = 32'd56,
    parameter id_36 = 32'd97,
    parameter id_38 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    _id_36,
    id_37,
    _id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47
);
  input id_47;
  input id_46;
  input id_45;
  output id_44;
  output id_43;
  output id_42;
  input id_41;
  input id_40;
  output id_39;
  output _id_38;
  output id_37;
  output _id_36;
  input id_35;
  output id_34;
  output id_33;
  output id_32;
  output id_31;
  input _id_30;
  output id_29;
  input id_28;
  input id_27;
  output id_26;
  output id_25;
  output _id_24;
  output id_23;
  output id_22;
  input id_21;
  output id_20;
  input id_19;
  output id_18;
  output id_17;
  input id_16;
  output id_15;
  input id_14;
  output id_13;
  input id_12;
  output id_11;
  input _id_10;
  input id_9;
  input id_8;
  output id_7;
  input id_6;
  output id_5;
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  assign id_46[id_38][1-id_24][1&id_10] = 1'b0;
  assign id_8 = id_25;
  always id_32 <= id_4;
  type_53(
      1, id_30[1], id_10[id_30 : 1], 1, id_40
  );
  assign id_4.id_37 = 1;
  assign id_19 = id_29;
  assign id_44[1==id_36 : 1] = 1;
  logic id_48;
  generate
    assign id_27 = 1;
  endgenerate
  logic id_49, id_50, id_51;
  logic id_52;
endmodule
