// Seed: 706607341
module module_0 (
    output uwire id_0,
    output wire id_1,
    input uwire id_2,
    input uwire id_3,
    output wor id_4,
    input wand id_5,
    output supply0 id_6,
    input tri1 id_7
);
  supply1 id_9 = 1, id_10;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4
    , id_11,
    input wand id_5,
    output wire id_6,
    inout tri id_7,
    input wor id_8,
    output tri0 id_9
);
  logic id_12;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_5,
      id_6,
      id_5,
      id_4,
      id_7
  );
endmodule
