Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep  2 18:29:22 2024
| Host         : DESKTOP-25V70GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_mobileRemoteRobotArm_timing_summary_routed.rpt -pb top_mobileRemoteRobotArm_timing_summary_routed.pb -rpx top_mobileRemoteRobotArm_timing_summary_routed.rpx -warn_on_violation
| Design       : top_mobileRemoteRobotArm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/ARCCOS/r_radVal_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/SIN/r_sinVal_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/SIN/r_sinVal_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/SIN/r_sinVal_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/SIN/r_sinVal_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/SIN/r_sinVal_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/SIN/r_sinVal_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/SIN/r_sinVal_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/SIN/r_sinVal_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: MRRA_BODY/SOLVER/SIN/r_sinVal_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: MRRA_RX/CMD_DECODER/r_coord_x_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: MRRA_RX/CMD_DECODER/r_coord_x_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: MRRA_RX/CMD_DECODER/r_coord_x_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: MRRA_RX/CMD_DECODER/r_coord_x_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: MRRA_RX/CMD_DECODER/r_coord_y_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: MRRA_RX/CMD_DECODER/r_coord_y_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: MRRA_RX/CMD_DECODER/r_coord_y_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: MRRA_RX/CMD_DECODER/r_coord_y_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.398        0.000                      0                  588        0.171        0.000                      0                  588        4.500        0.000                       0                   435  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.398        0.000                      0                  588        0.171        0.000                      0                  588        4.500        0.000                       0                   435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/r_coord_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.387ns  (logic 0.831ns (24.532%)  route 2.556ns (75.468%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.571    10.092    MRRA_RX/CMD_DECODER/i_s_clk/ed1000/i_clk_IBUF_BUFG
    SLICE_X57Y4          FDCE                                         r  MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.459    10.551 r  MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/Q
                         net (fo=4, routed)           0.899    11.450    MRRA_RX/CMD_DECODER/UART/p_0_in[0]
    SLICE_X58Y4          LUT6 (Prop_lut6_I4_O)        0.124    11.574 f  MRRA_RX/CMD_DECODER/UART/r_coord_x[3]_i_8/O
                         net (fo=2, routed)           0.687    12.261    MRRA_RX/CMD_DECODER/UART/r_coord_x[3]_i_8_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.385 f  MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_5/O
                         net (fo=1, routed)           0.406    12.791    MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_5_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.915 r  MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_1/O
                         net (fo=4, routed)           0.565    13.480    MRRA_RX/CMD_DECODER/UART_n_15
    SLICE_X58Y7          FDCE                                         r  MRRA_RX/CMD_DECODER/r_coord_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.517    14.858    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X58Y7          FDCE                                         r  MRRA_RX/CMD_DECODER/r_coord_y_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y7          FDCE (Setup_fdce_C_CE)      -0.205    14.878    MRRA_RX/CMD_DECODER/r_coord_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/r_coord_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.387ns  (logic 0.831ns (24.532%)  route 2.556ns (75.468%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.571    10.092    MRRA_RX/CMD_DECODER/i_s_clk/ed1000/i_clk_IBUF_BUFG
    SLICE_X57Y4          FDCE                                         r  MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.459    10.551 r  MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/Q
                         net (fo=4, routed)           0.899    11.450    MRRA_RX/CMD_DECODER/UART/p_0_in[0]
    SLICE_X58Y4          LUT6 (Prop_lut6_I4_O)        0.124    11.574 f  MRRA_RX/CMD_DECODER/UART/r_coord_x[3]_i_8/O
                         net (fo=2, routed)           0.687    12.261    MRRA_RX/CMD_DECODER/UART/r_coord_x[3]_i_8_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.385 f  MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_5/O
                         net (fo=1, routed)           0.406    12.791    MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_5_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.915 r  MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_1/O
                         net (fo=4, routed)           0.565    13.480    MRRA_RX/CMD_DECODER/UART_n_15
    SLICE_X58Y7          FDCE                                         r  MRRA_RX/CMD_DECODER/r_coord_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.517    14.858    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X58Y7          FDCE                                         r  MRRA_RX/CMD_DECODER/r_coord_y_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y7          FDCE (Setup_fdce_C_CE)      -0.205    14.878    MRRA_RX/CMD_DECODER/r_coord_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/r_coord_y_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.387ns  (logic 0.831ns (24.532%)  route 2.556ns (75.468%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.571    10.092    MRRA_RX/CMD_DECODER/i_s_clk/ed1000/i_clk_IBUF_BUFG
    SLICE_X57Y4          FDCE                                         r  MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.459    10.551 r  MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/Q
                         net (fo=4, routed)           0.899    11.450    MRRA_RX/CMD_DECODER/UART/p_0_in[0]
    SLICE_X58Y4          LUT6 (Prop_lut6_I4_O)        0.124    11.574 f  MRRA_RX/CMD_DECODER/UART/r_coord_x[3]_i_8/O
                         net (fo=2, routed)           0.687    12.261    MRRA_RX/CMD_DECODER/UART/r_coord_x[3]_i_8_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.385 f  MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_5/O
                         net (fo=1, routed)           0.406    12.791    MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_5_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.915 r  MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_1/O
                         net (fo=4, routed)           0.565    13.480    MRRA_RX/CMD_DECODER/UART_n_15
    SLICE_X58Y7          FDPE                                         r  MRRA_RX/CMD_DECODER/r_coord_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.517    14.858    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X58Y7          FDPE                                         r  MRRA_RX/CMD_DECODER/r_coord_y_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y7          FDPE (Setup_fdpe_C_CE)      -0.205    14.878    MRRA_RX/CMD_DECODER/r_coord_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/r_coord_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.166ns  (logic 0.831ns (26.245%)  route 2.335ns (73.755%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.571    10.092    MRRA_RX/CMD_DECODER/i_s_clk/ed1000/i_clk_IBUF_BUFG
    SLICE_X57Y4          FDCE                                         r  MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.459    10.551 r  MRRA_RX/CMD_DECODER/i_s_clk/ed1000/ff_old_reg/Q
                         net (fo=4, routed)           0.899    11.450    MRRA_RX/CMD_DECODER/UART/p_0_in[0]
    SLICE_X58Y4          LUT6 (Prop_lut6_I4_O)        0.124    11.574 f  MRRA_RX/CMD_DECODER/UART/r_coord_x[3]_i_8/O
                         net (fo=2, routed)           0.687    12.261    MRRA_RX/CMD_DECODER/UART/r_coord_x[3]_i_8_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.385 f  MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_5/O
                         net (fo=1, routed)           0.406    12.791    MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_5_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.915 r  MRRA_RX/CMD_DECODER/UART/r_coord_y[3]_i_1/O
                         net (fo=4, routed)           0.344    13.259    MRRA_RX/CMD_DECODER/UART_n_15
    SLICE_X57Y8          FDCE                                         r  MRRA_RX/CMD_DECODER/r_coord_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.452    14.793    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X57Y8          FDCE                                         r  MRRA_RX/CMD_DECODER/r_coord_y_reg[0]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.826    MRRA_RX/CMD_DECODER/r_coord_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 MRRA_RX/CMD_DECODER/present_state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.987ns  (logic 0.707ns (23.670%)  route 2.280ns (76.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.571    10.092    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/present_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.459    10.551 r  MRRA_RX/CMD_DECODER/present_state_reg[3]/Q
                         net (fo=9, routed)           0.874    11.426    MRRA_RX/CMD_DECODER/present_state[3]
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.550 r  MRRA_RX/CMD_DECODER/next_state[5]_i_4/O
                         net (fo=1, routed)           0.676    12.226    MRRA_RX/CMD_DECODER/UART/next_state_reg[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    12.350 r  MRRA_RX/CMD_DECODER/UART/next_state[5]_i_1/O
                         net (fo=6, routed)           0.729    13.079    MRRA_RX/CMD_DECODER/UART_n_24
    SLICE_X57Y7          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.452    14.793    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X57Y7          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[2]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y7          FDCE (Setup_fdce_C_CE)      -0.205    14.826    MRRA_RX/CMD_DECODER/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 MRRA_RX/CMD_DECODER/present_state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.988ns  (logic 0.707ns (23.663%)  route 2.281ns (76.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.571    10.092    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/present_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.459    10.551 r  MRRA_RX/CMD_DECODER/present_state_reg[3]/Q
                         net (fo=9, routed)           0.874    11.426    MRRA_RX/CMD_DECODER/present_state[3]
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.550 r  MRRA_RX/CMD_DECODER/next_state[5]_i_4/O
                         net (fo=1, routed)           0.676    12.226    MRRA_RX/CMD_DECODER/UART/next_state_reg[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    12.350 r  MRRA_RX/CMD_DECODER/UART/next_state[5]_i_1/O
                         net (fo=6, routed)           0.730    13.080    MRRA_RX/CMD_DECODER/UART_n_24
    SLICE_X56Y5          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.453    14.794    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X56Y5          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[4]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y5          FDCE (Setup_fdce_C_CE)      -0.169    14.863    MRRA_RX/CMD_DECODER/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 MRRA_RX/CMD_DECODER/present_state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.986ns  (logic 0.707ns (23.675%)  route 2.279ns (76.325%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.571    10.092    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/present_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.459    10.551 r  MRRA_RX/CMD_DECODER/present_state_reg[3]/Q
                         net (fo=9, routed)           0.874    11.426    MRRA_RX/CMD_DECODER/present_state[3]
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.550 r  MRRA_RX/CMD_DECODER/next_state[5]_i_4/O
                         net (fo=1, routed)           0.676    12.226    MRRA_RX/CMD_DECODER/UART/next_state_reg[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    12.350 r  MRRA_RX/CMD_DECODER/UART/next_state[5]_i_1/O
                         net (fo=6, routed)           0.729    13.079    MRRA_RX/CMD_DECODER/UART_n_24
    SLICE_X56Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.453    14.794    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X56Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[1]/C
                         clock pessimism              0.276    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.169    14.866    MRRA_RX/CMD_DECODER/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 MRRA_RX/CMD_DECODER/present_state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.986ns  (logic 0.707ns (23.675%)  route 2.279ns (76.325%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.571    10.092    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/present_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.459    10.551 r  MRRA_RX/CMD_DECODER/present_state_reg[3]/Q
                         net (fo=9, routed)           0.874    11.426    MRRA_RX/CMD_DECODER/present_state[3]
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.550 r  MRRA_RX/CMD_DECODER/next_state[5]_i_4/O
                         net (fo=1, routed)           0.676    12.226    MRRA_RX/CMD_DECODER/UART/next_state_reg[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    12.350 r  MRRA_RX/CMD_DECODER/UART/next_state[5]_i_1/O
                         net (fo=6, routed)           0.729    13.079    MRRA_RX/CMD_DECODER/UART_n_24
    SLICE_X56Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.453    14.794    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X56Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[3]/C
                         clock pessimism              0.276    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.169    14.866    MRRA_RX/CMD_DECODER/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 MRRA_RX/CMD_DECODER/present_state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.986ns  (logic 0.707ns (23.675%)  route 2.279ns (76.325%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.571    10.092    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/present_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.459    10.551 r  MRRA_RX/CMD_DECODER/present_state_reg[3]/Q
                         net (fo=9, routed)           0.874    11.426    MRRA_RX/CMD_DECODER/present_state[3]
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.550 r  MRRA_RX/CMD_DECODER/next_state[5]_i_4/O
                         net (fo=1, routed)           0.676    12.226    MRRA_RX/CMD_DECODER/UART/next_state_reg[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124    12.350 r  MRRA_RX/CMD_DECODER/UART/next_state[5]_i_1/O
                         net (fo=6, routed)           0.729    13.079    MRRA_RX/CMD_DECODER/UART_n_24
    SLICE_X56Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.453    14.794    MRRA_RX/CMD_DECODER/i_clk_IBUF_BUFG
    SLICE_X56Y6          FDCE                                         r  MRRA_RX/CMD_DECODER/next_state_reg[5]/C
                         clock pessimism              0.276    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X56Y6          FDCE (Setup_fdce_C_CE)      -0.169    14.866    MRRA_RX/CMD_DECODER/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_z_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/r_count_duty_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.882ns  (logic 0.583ns (20.227%)  route 2.299ns (79.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566    10.087    MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/i_clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_z_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.459    10.546 r  MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_z_reg/Q
                         net (fo=1, routed)           0.510    11.056    MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_z
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124    11.180 r  MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_pwm_i_1__0/O
                         net (fo=13, routed)          1.790    12.970    MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/w_count_freq_negedge
    SLICE_X12Y15         FDCE                                         r  MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/r_count_duty_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.444    14.785    MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/i_clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/r_count_duty_reg[4]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X12Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.769    MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/r_count_duty_reg[4]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MRRA_RX/CMD_DECODER/UART/T_rate_ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/UART/T_rate_ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.641%)  route 0.137ns (48.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.596     6.479    MRRA_RX/CMD_DECODER/UART/T_rate_ed/i_clk_IBUF_BUFG
    SLICE_X62Y0          FDCE                                         r  MRRA_RX/CMD_DECODER/UART/T_rate_ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDCE (Prop_fdce_C_Q)         0.146     6.625 r  MRRA_RX/CMD_DECODER/UART/T_rate_ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.137     6.762    MRRA_RX/CMD_DECODER/UART/T_rate_ed/p_0_in[1]
    SLICE_X58Y0          FDCE                                         r  MRRA_RX/CMD_DECODER/UART/T_rate_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.865     6.992    MRRA_RX/CMD_DECODER/UART/T_rate_ed/i_clk_IBUF_BUFG
    SLICE_X58Y0          FDCE                                         r  MRRA_RX/CMD_DECODER/UART/T_rate_ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.514    
    SLICE_X58Y0          FDCE (Hold_fdce_C_D)         0.077     6.591    MRRA_RX/CMD_DECODER/UART/T_rate_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MRRA_RX/CMD_DECODER/i_us_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/i_us_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.191ns (66.703%)  route 0.095ns (33.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 6.450 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.567     6.450    MRRA_RX/CMD_DECODER/i_us_clk/i_clk_IBUF_BUFG
    SLICE_X48Y0          FDCE                                         r  MRRA_RX/CMD_DECODER/i_us_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDCE (Prop_fdce_C_Q)         0.146     6.596 r  MRRA_RX/CMD_DECODER/i_us_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.095     6.691    MRRA_RX/CMD_DECODER/i_us_clk/ed/Q[3]
    SLICE_X49Y0          LUT6 (Prop_lut6_I3_O)        0.045     6.736 r  MRRA_RX/CMD_DECODER/i_us_clk/ed/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.736    MRRA_RX/CMD_DECODER/i_us_clk/ed/cp
    SLICE_X49Y0          FDCE                                         r  MRRA_RX/CMD_DECODER/i_us_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.837     6.964    MRRA_RX/CMD_DECODER/i_us_clk/ed/i_clk_IBUF_BUFG
    SLICE_X49Y0          FDCE                                         r  MRRA_RX/CMD_DECODER/i_us_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.463    
    SLICE_X49Y0          FDCE (Hold_fdce_C_D)         0.099     6.562    MRRA_RX/CMD_DECODER/i_us_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.562    
                         arrival time                           6.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.235ns  (logic 0.167ns (71.054%)  route 0.068ns (28.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 6.965 - 5.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 6.452 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.569     6.452    MRRA_RX/CMD_DECODER/i_s_clk/ed/i_clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.167     6.619 r  MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.068     6.687    MRRA_RX/CMD_DECODER/i_s_clk/ed/p_0_in[1]
    SLICE_X56Y1          FDCE                                         r  MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.838     6.965    MRRA_RX/CMD_DECODER/i_s_clk/ed/i_clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.452    
    SLICE_X56Y1          FDCE (Hold_fdce_C_D)         0.057     6.509    MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.509    
                         arrival time                           6.687    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MRRA_BASE/BASE_HEIGHT_CTRL/r_count_usec_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_BASE/BASE_HEIGHT_CTRL/r_count_usec_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.567     1.450    MRRA_BASE/BASE_HEIGHT_CTRL/i_clk_IBUF_BUFG
    SLICE_X54Y1          FDCE                                         r  MRRA_BASE/BASE_HEIGHT_CTRL/r_count_usec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MRRA_BASE/BASE_HEIGHT_CTRL/r_count_usec_reg[7]/Q
                         net (fo=4, routed)           0.073     1.687    MRRA_BASE/BASE_HEIGHT_CTRL/r_count_usec_reg[7]
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  MRRA_BASE/BASE_HEIGHT_CTRL/r_count_usec[8]_i_1/O
                         net (fo=1, routed)           0.000     1.732    MRRA_BASE/BASE_HEIGHT_CTRL/p_0_in__3[8]
    SLICE_X55Y1          FDCE                                         r  MRRA_BASE/BASE_HEIGHT_CTRL/r_count_usec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.838     1.965    MRRA_BASE/BASE_HEIGHT_CTRL/i_clk_IBUF_BUFG
    SLICE_X55Y1          FDCE                                         r  MRRA_BASE/BASE_HEIGHT_CTRL/r_count_usec_reg[8]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X55Y1          FDCE (Hold_fdce_C_D)         0.091     1.554    MRRA_BASE/BASE_HEIGHT_CTRL/r_count_usec_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MRRA_RX/CMD_DECODER/i_ms_clk/ed1000/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.249ns (81.304%)  route 0.057ns (18.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 6.965 - 5.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 6.452 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.569     6.452    MRRA_RX/CMD_DECODER/i_ms_clk/ed1000/i_clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  MRRA_RX/CMD_DECODER/i_ms_clk/ed1000/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.151     6.603 r  MRRA_RX/CMD_DECODER/i_ms_clk/ed1000/ff_old_reg/Q
                         net (fo=1, routed)           0.057     6.660    MRRA_RX/CMD_DECODER/i_ms_clk/ed1000/p_0_in[0]
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.098     6.758 r  MRRA_RX/CMD_DECODER/i_ms_clk/ed1000/ff_cur_i_1__2/O
                         net (fo=1, routed)           0.000     6.758    MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_cur_reg_0
    SLICE_X56Y1          FDCE                                         r  MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.838     6.965    MRRA_RX/CMD_DECODER/i_s_clk/ed/i_clk_IBUF_BUFG
    SLICE_X56Y1          FDCE                                         r  MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.452    
    SLICE_X56Y1          FDCE (Hold_fdce_C_D)         0.125     6.577    MRRA_RX/CMD_DECODER/i_s_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.758    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MRRA_RX/CMD_DECODER/UART/r_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/UART/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.595     1.478    MRRA_RX/CMD_DECODER/UART/i_clk_IBUF_BUFG
    SLICE_X58Y2          FDCE                                         r  MRRA_RX/CMD_DECODER/UART/r_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MRRA_RX/CMD_DECODER/UART/r_data_reg[2]/Q
                         net (fo=2, routed)           0.126     1.745    MRRA_RX/CMD_DECODER/UART/r_data_reg_n_0_[2]
    SLICE_X59Y3          FDRE                                         r  MRRA_RX/CMD_DECODER/UART/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.864     1.991    MRRA_RX/CMD_DECODER/UART/i_clk_IBUF_BUFG
    SLICE_X59Y3          FDRE                                         r  MRRA_RX/CMD_DECODER/UART/led_reg[2]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y3          FDRE (Hold_fdre_C_D)         0.070     1.563    MRRA_RX/CMD_DECODER/UART/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MRRA_RX/CMD_DECODER/UART/r_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/UART/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.595     1.478    MRRA_RX/CMD_DECODER/UART/i_clk_IBUF_BUFG
    SLICE_X58Y2          FDCE                                         r  MRRA_RX/CMD_DECODER/UART/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MRRA_RX/CMD_DECODER/UART/r_data_reg[0]/Q
                         net (fo=2, routed)           0.128     1.747    MRRA_RX/CMD_DECODER/UART/r_data_reg_n_0_[0]
    SLICE_X59Y3          FDRE                                         r  MRRA_RX/CMD_DECODER/UART/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.864     1.991    MRRA_RX/CMD_DECODER/UART/i_clk_IBUF_BUFG
    SLICE_X59Y3          FDRE                                         r  MRRA_RX/CMD_DECODER/UART/led_reg[0]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y3          FDRE (Hold_fdre_C_D)         0.070     1.563    MRRA_RX/CMD_DECODER/UART/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_z_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.807%)  route 0.130ns (47.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     6.447    MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/i_clk_IBUF_BUFG
    SLICE_X48Y11         FDCE                                         r  MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.146     6.593 r  MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_reg/Q
                         net (fo=2, routed)           0.130     6.724    MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp
    SLICE_X48Y12         FDCE                                         r  MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     6.959    MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/i_clk_IBUF_BUFG
    SLICE_X48Y12         FDCE                                         r  MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_z_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.461    
    SLICE_X48Y12         FDCE (Hold_fdce_C_D)         0.077     6.538    MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_z_reg
  -------------------------------------------------------------------
                         required time                         -6.538    
                         arrival time                           6.724    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MRRA_RX/CMD_DECODER/UART/r_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/UART/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.438%)  route 0.133ns (48.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.595     1.478    MRRA_RX/CMD_DECODER/UART/i_clk_IBUF_BUFG
    SLICE_X58Y1          FDCE                                         r  MRRA_RX/CMD_DECODER/UART/r_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MRRA_RX/CMD_DECODER/UART/r_data_reg[7]/Q
                         net (fo=2, routed)           0.133     1.752    MRRA_RX/CMD_DECODER/UART/r_data_reg_n_0_[7]
    SLICE_X58Y3          FDRE                                         r  MRRA_RX/CMD_DECODER/UART/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.864     1.991    MRRA_RX/CMD_DECODER/UART/i_clk_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  MRRA_RX/CMD_DECODER/UART/led_reg[7]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X58Y3          FDRE (Hold_fdre_C_D)         0.072     1.565    MRRA_RX/CMD_DECODER/UART/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MRRA_RX/CMD_DECODER/UART/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MRRA_RX/CMD_DECODER/UART/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.911%)  route 0.136ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.595     1.478    MRRA_RX/CMD_DECODER/UART/i_clk_IBUF_BUFG
    SLICE_X58Y2          FDCE                                         r  MRRA_RX/CMD_DECODER/UART/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MRRA_RX/CMD_DECODER/UART/r_data_reg[3]/Q
                         net (fo=2, routed)           0.136     1.755    MRRA_RX/CMD_DECODER/UART/r_data_reg_n_0_[3]
    SLICE_X58Y3          FDRE                                         r  MRRA_RX/CMD_DECODER/UART/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.864     1.991    MRRA_RX/CMD_DECODER/UART/i_clk_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  MRRA_RX/CMD_DECODER/UART/led_reg[3]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X58Y3          FDRE (Hold_fdre_C_D)         0.070     1.563    MRRA_RX/CMD_DECODER/UART/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y7    MRRA_BASE/BASE_HEIGHT_CTRL/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y3    MRRA_BASE/BASE_HEIGHT_CTRL/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y7    MRRA_BASE/BASE_HEIGHT_CTRL/FSM_sequential_next_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y8    MRRA_BASE/BASE_HEIGHT_CTRL/FSM_sequential_present_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y3    MRRA_BASE/BASE_HEIGHT_CTRL/FSM_sequential_present_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y8    MRRA_BASE/BASE_HEIGHT_CTRL/FSM_sequential_present_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y1    MRRA_BASE/BASE_HEIGHT_CTRL/USEC/ED_OUTPUT_TICK/r_cp_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y2    MRRA_BASE/BASE_HEIGHT_CTRL/USEC/ED_OUTPUT_TICK/r_cp_z_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y7    MRRA_BODY/SHOULDER_DT/ED_DELAY_COUNTER/r_cp_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    MRRA_BODY/SHOULDER_DT/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    MRRA_BODY/SHOULDER_DT/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y5    MRRA_BODY/SHOULDER_DT/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y5    MRRA_BODY/SHOULDER_DT/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y5    MRRA_BODY/SHOULDER_DT/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y5    MRRA_BODY/SHOULDER_DT/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y6    MRRA_BODY/SHOULDER_DT/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y6    MRRA_BODY/SHOULDER_DT/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y6    MRRA_BODY/SHOULDER_DT/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    MRRA_BODY/SHOULDER_DT/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y7    MRRA_BODY/SHOULDER_DT/ED_DELAY_COUNTER/r_cp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   MRRA_BODY/ELBOW_JOINT/SERVO_DRIVER/ED_COUNT_freq/r_cp_z_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y7    MRRA_BODY/SHOULDER_DT/ED_DELAY_COUNTER/r_cp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   MRRA_BODY/SHOULDER_DT/ED_DELAY_COUNTER/r_cp_z_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   MRRA_BODY/SHOULDER_DT/ED_DELAY_COUNTER/r_cp_z_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    MRRA_BODY/SHOULDER_DT/r_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y0    MRRA_END_EFFECTOR/GRIP_CTRL/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y2    MRRA_END_EFFECTOR/GRIP_CTRL/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y2    MRRA_END_EFFECTOR/GRIP_CTRL/clk_div_reg[11]/C



