/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 15:18:16 2010
 *                 MD5 Checksum         bdf8d5080847df3bd92848d5b0a3a329
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_WFE_MICRO_H__
#define BCHP_DS_WFE_MICRO_H__

/***************************************************************************
 *DS_WFE_MICRO - WFE Micro Clock Domain Registers
 ***************************************************************************/
#define BCHP_DS_WFE_MICRO_CTRL                   0x00090000 /* WFE Control Register 1 */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE              0x00090004 /* WFE Control Register 2 */
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL             0x00090008 /* WFE TEST Register */
#define BCHP_DS_WFE_MICRO_IRQSTS                 0x00090010 /* Interrupt Status Register */
#define BCHP_DS_WFE_MICRO_IRQSET                 0x00090014 /* Set Interrupt Status Register */
#define BCHP_DS_WFE_MICRO_IRQCLR                 0x00090018 /* Clear Interrupt Status Register */
#define BCHP_DS_WFE_MICRO_IRQMSK                 0x00090020 /* Interrupt Mask Register */
#define BCHP_DS_WFE_MICRO_IRQMSET                0x00090024 /* Set Interrupt Mask Register */
#define BCHP_DS_WFE_MICRO_IRQMCLR                0x0009002c /* Clear Interrupt Mask Register */
#define BCHP_DS_WFE_MICRO_SPARE_00               0x00090030 /* WFE Micro SPARE_00 Register */
#define BCHP_DS_WFE_MICRO_SPARE_01               0x00090034 /* WFE Micro SPARE_01 Register */

/***************************************************************************
 *CTRL - WFE Control Register 1
 ***************************************************************************/
/* DS_WFE_MICRO :: CTRL :: CTRL [31:01] */
#define BCHP_DS_WFE_MICRO_CTRL_CTRL_MASK                           0xfffffffe
#define BCHP_DS_WFE_MICRO_CTRL_CTRL_SHIFT                          1

/* DS_WFE_MICRO :: CTRL :: BROADCAST_EN [00:00] */
#define BCHP_DS_WFE_MICRO_CTRL_BROADCAST_EN_MASK                   0x00000001
#define BCHP_DS_WFE_MICRO_CTRL_BROADCAST_EN_SHIFT                  0

/***************************************************************************
 *SUBSAMPLE - WFE Control Register 2
 ***************************************************************************/
/* DS_WFE_MICRO :: SUBSAMPLE :: reserved_for_eco0 [31:11] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_reserved_for_eco0_MASK         0xfffff800
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_reserved_for_eco0_SHIFT        11

/* DS_WFE_MICRO :: SUBSAMPLE :: FACTOR [10:04] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_FACTOR_MASK                    0x000007f0
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_FACTOR_SHIFT                   4

/* DS_WFE_MICRO :: SUBSAMPLE :: MARK [03:02] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_MARK_MASK                      0x0000000c
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_MARK_SHIFT                     2

/* DS_WFE_MICRO :: SUBSAMPLE :: INV_CLK [01:01] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_INV_CLK_MASK                   0x00000002
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_INV_CLK_SHIFT                  1

/* DS_WFE_MICRO :: SUBSAMPLE :: ENABLE [00:00] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_ENABLE_MASK                    0x00000001
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_ENABLE_SHIFT                   0

/***************************************************************************
 *TPOUT_CTRL - WFE TEST Register
 ***************************************************************************/
/* DS_WFE_MICRO :: TPOUT_CTRL :: reserved_for_eco0 [31:16] */
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_reserved_for_eco0_MASK        0xffff0000
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_reserved_for_eco0_SHIFT       16

/* DS_WFE_MICRO :: TPOUT_CTRL :: TPOUT_BLK_SEL [15:08] */
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_BLK_SEL_MASK            0x0000ff00
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_BLK_SEL_SHIFT           8

/* DS_WFE_MICRO :: TPOUT_CTRL :: TPOUT_SIG_SEL [07:00] */
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_SIG_SEL_MASK            0x000000ff
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_SIG_SEL_SHIFT           0

/***************************************************************************
 *IRQSTS - Interrupt Status Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQSTS :: LANE_REF_CLPDTR_IS [31:31] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_REF_CLPDTR_IS_MASK           0x80000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_REF_CLPDTR_IS_SHIFT          31

/* DS_WFE_MICRO :: IRQSTS :: LANE_3_CLPDTR_IS [30:30] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_3_CLPDTR_IS_MASK             0x40000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_3_CLPDTR_IS_SHIFT            30

/* DS_WFE_MICRO :: IRQSTS :: LANE_2_CLPDTR_IS [29:29] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_2_CLPDTR_IS_MASK             0x20000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_2_CLPDTR_IS_SHIFT            29

/* DS_WFE_MICRO :: IRQSTS :: LANE_1_CLPDTR_IS [28:28] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_1_CLPDTR_IS_MASK             0x10000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_1_CLPDTR_IS_SHIFT            28

/* DS_WFE_MICRO :: IRQSTS :: LANE_0_CLPDTR_IS [27:27] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_0_CLPDTR_IS_MASK             0x08000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_0_CLPDTR_IS_SHIFT            27

/* DS_WFE_MICRO :: IRQSTS :: reserved0 [26:09] */
#define BCHP_DS_WFE_MICRO_IRQSTS_reserved0_MASK                    0x07fffe00
#define BCHP_DS_WFE_MICRO_IRQSTS_reserved0_SHIFT                   9

/* DS_WFE_MICRO :: IRQSTS :: CP8_AGF_IS [08:08] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP8_AGF_IS_MASK                   0x00000100
#define BCHP_DS_WFE_MICRO_IRQSTS_CP8_AGF_IS_SHIFT                  8

/* DS_WFE_MICRO :: IRQSTS :: CP7_AGF_IS [07:07] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP7_AGF_IS_MASK                   0x00000080
#define BCHP_DS_WFE_MICRO_IRQSTS_CP7_AGF_IS_SHIFT                  7

/* DS_WFE_MICRO :: IRQSTS :: CP6_AGF_IS [06:06] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP6_AGF_IS_MASK                   0x00000040
#define BCHP_DS_WFE_MICRO_IRQSTS_CP6_AGF_IS_SHIFT                  6

/* DS_WFE_MICRO :: IRQSTS :: CP5_AGF_IS [05:05] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP5_AGF_IS_MASK                   0x00000020
#define BCHP_DS_WFE_MICRO_IRQSTS_CP5_AGF_IS_SHIFT                  5

/* DS_WFE_MICRO :: IRQSTS :: CP4_AGF_IS [04:04] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP4_AGF_IS_MASK                   0x00000010
#define BCHP_DS_WFE_MICRO_IRQSTS_CP4_AGF_IS_SHIFT                  4

/* DS_WFE_MICRO :: IRQSTS :: CP3_AGF_IS [03:03] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP3_AGF_IS_MASK                   0x00000008
#define BCHP_DS_WFE_MICRO_IRQSTS_CP3_AGF_IS_SHIFT                  3

/* DS_WFE_MICRO :: IRQSTS :: CP2_AGF_IS [02:02] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP2_AGF_IS_MASK                   0x00000004
#define BCHP_DS_WFE_MICRO_IRQSTS_CP2_AGF_IS_SHIFT                  2

/* DS_WFE_MICRO :: IRQSTS :: CP1_AGF_IS [01:01] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP1_AGF_IS_MASK                   0x00000002
#define BCHP_DS_WFE_MICRO_IRQSTS_CP1_AGF_IS_SHIFT                  1

/* DS_WFE_MICRO :: IRQSTS :: CP0_AGF_IS [00:00] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP0_AGF_IS_MASK                   0x00000001
#define BCHP_DS_WFE_MICRO_IRQSTS_CP0_AGF_IS_SHIFT                  0

/***************************************************************************
 *IRQSET - Set Interrupt Status Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQSET :: LANE_REF_CLPDTR_ISET [31:31] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_REF_CLPDTR_ISET_MASK         0x80000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_REF_CLPDTR_ISET_SHIFT        31

/* DS_WFE_MICRO :: IRQSET :: LANE_3_CLPDTR_ISET [30:30] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_3_CLPDTR_ISET_MASK           0x40000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_3_CLPDTR_ISET_SHIFT          30

/* DS_WFE_MICRO :: IRQSET :: LANE_2_CLPDTR_ISET [29:29] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_2_CLPDTR_ISET_MASK           0x20000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_2_CLPDTR_ISET_SHIFT          29

/* DS_WFE_MICRO :: IRQSET :: LANE_1_CLPDTR_ISET [28:28] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_1_CLPDTR_ISET_MASK           0x10000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_1_CLPDTR_ISET_SHIFT          28

/* DS_WFE_MICRO :: IRQSET :: LANE_0_CLPDTR_ISET [27:27] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_0_CLPDTR_ISET_MASK           0x08000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_0_CLPDTR_ISET_SHIFT          27

/* DS_WFE_MICRO :: IRQSET :: reserved0 [26:09] */
#define BCHP_DS_WFE_MICRO_IRQSET_reserved0_MASK                    0x07fffe00
#define BCHP_DS_WFE_MICRO_IRQSET_reserved0_SHIFT                   9

/* DS_WFE_MICRO :: IRQSET :: CP8_AGF_ISET [08:08] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP8_AGF_ISET_MASK                 0x00000100
#define BCHP_DS_WFE_MICRO_IRQSET_CP8_AGF_ISET_SHIFT                8

/* DS_WFE_MICRO :: IRQSET :: CP7_AGF_ISET [07:07] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP7_AGF_ISET_MASK                 0x00000080
#define BCHP_DS_WFE_MICRO_IRQSET_CP7_AGF_ISET_SHIFT                7

/* DS_WFE_MICRO :: IRQSET :: CP6_AGF_ISET [06:06] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP6_AGF_ISET_MASK                 0x00000040
#define BCHP_DS_WFE_MICRO_IRQSET_CP6_AGF_ISET_SHIFT                6

/* DS_WFE_MICRO :: IRQSET :: CP5_AGF_ISET [05:05] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP5_AGF_ISET_MASK                 0x00000020
#define BCHP_DS_WFE_MICRO_IRQSET_CP5_AGF_ISET_SHIFT                5

/* DS_WFE_MICRO :: IRQSET :: CP4_AGF_ISET [04:04] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP4_AGF_ISET_MASK                 0x00000010
#define BCHP_DS_WFE_MICRO_IRQSET_CP4_AGF_ISET_SHIFT                4

/* DS_WFE_MICRO :: IRQSET :: CP3_AGF_ISET [03:03] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP3_AGF_ISET_MASK                 0x00000008
#define BCHP_DS_WFE_MICRO_IRQSET_CP3_AGF_ISET_SHIFT                3

/* DS_WFE_MICRO :: IRQSET :: CP2_AGF_ISET [02:02] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP2_AGF_ISET_MASK                 0x00000004
#define BCHP_DS_WFE_MICRO_IRQSET_CP2_AGF_ISET_SHIFT                2

/* DS_WFE_MICRO :: IRQSET :: CP1_AGF_ISET [01:01] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP1_AGF_ISET_MASK                 0x00000002
#define BCHP_DS_WFE_MICRO_IRQSET_CP1_AGF_ISET_SHIFT                1

/* DS_WFE_MICRO :: IRQSET :: CP0_AGF_ISET [00:00] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP0_AGF_ISET_MASK                 0x00000001
#define BCHP_DS_WFE_MICRO_IRQSET_CP0_AGF_ISET_SHIFT                0

/***************************************************************************
 *IRQCLR - Clear Interrupt Status Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQCLR :: LANE_REF_CLPDTR_ICLR [31:31] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_REF_CLPDTR_ICLR_MASK         0x80000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_REF_CLPDTR_ICLR_SHIFT        31

/* DS_WFE_MICRO :: IRQCLR :: LANE_3_CLPDTR_ICLR [30:30] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_3_CLPDTR_ICLR_MASK           0x40000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_3_CLPDTR_ICLR_SHIFT          30

/* DS_WFE_MICRO :: IRQCLR :: LANE_2_CLPDTR_ICLR [29:29] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_2_CLPDTR_ICLR_MASK           0x20000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_2_CLPDTR_ICLR_SHIFT          29

/* DS_WFE_MICRO :: IRQCLR :: LANE_1_CLPDTR_ICLR [28:28] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_1_CLPDTR_ICLR_MASK           0x10000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_1_CLPDTR_ICLR_SHIFT          28

/* DS_WFE_MICRO :: IRQCLR :: LANE_0_CLPDTR_ICLR [27:27] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_0_CLPDTR_ICLR_MASK           0x08000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_0_CLPDTR_ICLR_SHIFT          27

/* DS_WFE_MICRO :: IRQCLR :: reserved0 [26:09] */
#define BCHP_DS_WFE_MICRO_IRQCLR_reserved0_MASK                    0x07fffe00
#define BCHP_DS_WFE_MICRO_IRQCLR_reserved0_SHIFT                   9

/* DS_WFE_MICRO :: IRQCLR :: CP8_AGF_ICLR [08:08] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP8_AGF_ICLR_MASK                 0x00000100
#define BCHP_DS_WFE_MICRO_IRQCLR_CP8_AGF_ICLR_SHIFT                8

/* DS_WFE_MICRO :: IRQCLR :: CP7_AGF_ICLR [07:07] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP7_AGF_ICLR_MASK                 0x00000080
#define BCHP_DS_WFE_MICRO_IRQCLR_CP7_AGF_ICLR_SHIFT                7

/* DS_WFE_MICRO :: IRQCLR :: CP6_AGF_ICLR [06:06] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP6_AGF_ICLR_MASK                 0x00000040
#define BCHP_DS_WFE_MICRO_IRQCLR_CP6_AGF_ICLR_SHIFT                6

/* DS_WFE_MICRO :: IRQCLR :: CP5_AGF_ICLR [05:05] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP5_AGF_ICLR_MASK                 0x00000020
#define BCHP_DS_WFE_MICRO_IRQCLR_CP5_AGF_ICLR_SHIFT                5

/* DS_WFE_MICRO :: IRQCLR :: CP4_AGF_ICLR [04:04] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP4_AGF_ICLR_MASK                 0x00000010
#define BCHP_DS_WFE_MICRO_IRQCLR_CP4_AGF_ICLR_SHIFT                4

/* DS_WFE_MICRO :: IRQCLR :: CP3_AGF_ICLR [03:03] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP3_AGF_ICLR_MASK                 0x00000008
#define BCHP_DS_WFE_MICRO_IRQCLR_CP3_AGF_ICLR_SHIFT                3

/* DS_WFE_MICRO :: IRQCLR :: CP2_AGF_ICLR [02:02] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP2_AGF_ICLR_MASK                 0x00000004
#define BCHP_DS_WFE_MICRO_IRQCLR_CP2_AGF_ICLR_SHIFT                2

/* DS_WFE_MICRO :: IRQCLR :: CP1_AGF_ICLR [01:01] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP1_AGF_ICLR_MASK                 0x00000002
#define BCHP_DS_WFE_MICRO_IRQCLR_CP1_AGF_ICLR_SHIFT                1

/* DS_WFE_MICRO :: IRQCLR :: CP0_AGF_ICLR [00:00] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP0_AGF_ICLR_MASK                 0x00000001
#define BCHP_DS_WFE_MICRO_IRQCLR_CP0_AGF_ICLR_SHIFT                0

/***************************************************************************
 *IRQMSK - Interrupt Mask Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQMSK :: LANE_REF_CLPDTR_IMSK [31:31] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_REF_CLPDTR_IMSK_MASK         0x80000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_REF_CLPDTR_IMSK_SHIFT        31

/* DS_WFE_MICRO :: IRQMSK :: LANE_3_CLPDTR_IMSK [30:30] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_3_CLPDTR_IMSK_MASK           0x40000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_3_CLPDTR_IMSK_SHIFT          30

/* DS_WFE_MICRO :: IRQMSK :: LANE_2_CLPDTR_IMSK [29:29] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_2_CLPDTR_IMSK_MASK           0x20000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_2_CLPDTR_IMSK_SHIFT          29

/* DS_WFE_MICRO :: IRQMSK :: LANE_1_CLPDTR_IMSK [28:28] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_1_CLPDTR_IMSK_MASK           0x10000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_1_CLPDTR_IMSK_SHIFT          28

/* DS_WFE_MICRO :: IRQMSK :: LANE_0_CLPDTR_IMSK [27:27] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_0_CLPDTR_IMSK_MASK           0x08000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_0_CLPDTR_IMSK_SHIFT          27

/* DS_WFE_MICRO :: IRQMSK :: reserved0 [26:09] */
#define BCHP_DS_WFE_MICRO_IRQMSK_reserved0_MASK                    0x07fffe00
#define BCHP_DS_WFE_MICRO_IRQMSK_reserved0_SHIFT                   9

/* DS_WFE_MICRO :: IRQMSK :: CP8_AGF_IMSK [08:08] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP8_AGF_IMSK_MASK                 0x00000100
#define BCHP_DS_WFE_MICRO_IRQMSK_CP8_AGF_IMSK_SHIFT                8

/* DS_WFE_MICRO :: IRQMSK :: CP7_AGF_IMSK [07:07] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP7_AGF_IMSK_MASK                 0x00000080
#define BCHP_DS_WFE_MICRO_IRQMSK_CP7_AGF_IMSK_SHIFT                7

/* DS_WFE_MICRO :: IRQMSK :: CP6_AGF_IMSK [06:06] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP6_AGF_IMSK_MASK                 0x00000040
#define BCHP_DS_WFE_MICRO_IRQMSK_CP6_AGF_IMSK_SHIFT                6

/* DS_WFE_MICRO :: IRQMSK :: CP5_AGF_IMSK [05:05] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP5_AGF_IMSK_MASK                 0x00000020
#define BCHP_DS_WFE_MICRO_IRQMSK_CP5_AGF_IMSK_SHIFT                5

/* DS_WFE_MICRO :: IRQMSK :: CP4_AGF_IMSK [04:04] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP4_AGF_IMSK_MASK                 0x00000010
#define BCHP_DS_WFE_MICRO_IRQMSK_CP4_AGF_IMSK_SHIFT                4

/* DS_WFE_MICRO :: IRQMSK :: CP3_AGF_IMSK [03:03] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP3_AGF_IMSK_MASK                 0x00000008
#define BCHP_DS_WFE_MICRO_IRQMSK_CP3_AGF_IMSK_SHIFT                3

/* DS_WFE_MICRO :: IRQMSK :: CP2_AGF_IMSK [02:02] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP2_AGF_IMSK_MASK                 0x00000004
#define BCHP_DS_WFE_MICRO_IRQMSK_CP2_AGF_IMSK_SHIFT                2

/* DS_WFE_MICRO :: IRQMSK :: CP1_AGF_IMSK [01:01] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP1_AGF_IMSK_MASK                 0x00000002
#define BCHP_DS_WFE_MICRO_IRQMSK_CP1_AGF_IMSK_SHIFT                1

/* DS_WFE_MICRO :: IRQMSK :: CP0_AGF_IMSK [00:00] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP0_AGF_IMSK_MASK                 0x00000001
#define BCHP_DS_WFE_MICRO_IRQMSK_CP0_AGF_IMSK_SHIFT                0

/***************************************************************************
 *IRQMSET - Set Interrupt Mask Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQMSET :: LANE_REF_CLPDTR_IMSET [31:31] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_REF_CLPDTR_IMSET_MASK       0x80000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_REF_CLPDTR_IMSET_SHIFT      31

/* DS_WFE_MICRO :: IRQMSET :: LANE_3_CLPDTR_IMSET [30:30] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_3_CLPDTR_IMSET_MASK         0x40000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_3_CLPDTR_IMSET_SHIFT        30

/* DS_WFE_MICRO :: IRQMSET :: LANE_2_CLPDTR_IMSET [29:29] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_2_CLPDTR_IMSET_MASK         0x20000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_2_CLPDTR_IMSET_SHIFT        29

/* DS_WFE_MICRO :: IRQMSET :: LANE_1_CLPDTR_IMSET [28:28] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_1_CLPDTR_IMSET_MASK         0x10000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_1_CLPDTR_IMSET_SHIFT        28

/* DS_WFE_MICRO :: IRQMSET :: LANE_0_CLPDTR_IMSET [27:27] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_0_CLPDTR_IMSET_MASK         0x08000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_0_CLPDTR_IMSET_SHIFT        27

/* DS_WFE_MICRO :: IRQMSET :: reserved0 [26:09] */
#define BCHP_DS_WFE_MICRO_IRQMSET_reserved0_MASK                   0x07fffe00
#define BCHP_DS_WFE_MICRO_IRQMSET_reserved0_SHIFT                  9

/* DS_WFE_MICRO :: IRQMSET :: CP8_AGF_IMSET [08:08] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP8_AGF_IMSET_MASK               0x00000100
#define BCHP_DS_WFE_MICRO_IRQMSET_CP8_AGF_IMSET_SHIFT              8

/* DS_WFE_MICRO :: IRQMSET :: CP7_AGF_IMSET [07:07] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP7_AGF_IMSET_MASK               0x00000080
#define BCHP_DS_WFE_MICRO_IRQMSET_CP7_AGF_IMSET_SHIFT              7

/* DS_WFE_MICRO :: IRQMSET :: CP6_AGF_IMSET [06:06] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP6_AGF_IMSET_MASK               0x00000040
#define BCHP_DS_WFE_MICRO_IRQMSET_CP6_AGF_IMSET_SHIFT              6

/* DS_WFE_MICRO :: IRQMSET :: CP5_AGF_IMSET [05:05] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP5_AGF_IMSET_MASK               0x00000020
#define BCHP_DS_WFE_MICRO_IRQMSET_CP5_AGF_IMSET_SHIFT              5

/* DS_WFE_MICRO :: IRQMSET :: CP4_AGF_IMSET [04:04] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP4_AGF_IMSET_MASK               0x00000010
#define BCHP_DS_WFE_MICRO_IRQMSET_CP4_AGF_IMSET_SHIFT              4

/* DS_WFE_MICRO :: IRQMSET :: CP3_AGF_IMSET [03:03] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP3_AGF_IMSET_MASK               0x00000008
#define BCHP_DS_WFE_MICRO_IRQMSET_CP3_AGF_IMSET_SHIFT              3

/* DS_WFE_MICRO :: IRQMSET :: CP2_AGF_IMSET [02:02] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP2_AGF_IMSET_MASK               0x00000004
#define BCHP_DS_WFE_MICRO_IRQMSET_CP2_AGF_IMSET_SHIFT              2

/* DS_WFE_MICRO :: IRQMSET :: CP1_AGF_IMSET [01:01] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP1_AGF_IMSET_MASK               0x00000002
#define BCHP_DS_WFE_MICRO_IRQMSET_CP1_AGF_IMSET_SHIFT              1

/* DS_WFE_MICRO :: IRQMSET :: CP0_AGF_IMSET [00:00] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP0_AGF_IMSET_MASK               0x00000001
#define BCHP_DS_WFE_MICRO_IRQMSET_CP0_AGF_IMSET_SHIFT              0

/***************************************************************************
 *IRQMCLR - Clear Interrupt Mask Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQMCLR :: LANE_REF_CLPDTR_IMCLR [31:31] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_REF_CLPDTR_IMCLR_MASK       0x80000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_REF_CLPDTR_IMCLR_SHIFT      31

/* DS_WFE_MICRO :: IRQMCLR :: LANE_3_CLPDTR_IMCLR [30:30] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_3_CLPDTR_IMCLR_MASK         0x40000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_3_CLPDTR_IMCLR_SHIFT        30

/* DS_WFE_MICRO :: IRQMCLR :: LANE_2_CLPDTR_IMCLR [29:29] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_2_CLPDTR_IMCLR_MASK         0x20000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_2_CLPDTR_IMCLR_SHIFT        29

/* DS_WFE_MICRO :: IRQMCLR :: LANE_1_CLPDTR_IMCLR [28:28] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_1_CLPDTR_IMCLR_MASK         0x10000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_1_CLPDTR_IMCLR_SHIFT        28

/* DS_WFE_MICRO :: IRQMCLR :: LANE_0_CLPDTR_IMCLR [27:27] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_0_CLPDTR_IMCLR_MASK         0x08000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_0_CLPDTR_IMCLR_SHIFT        27

/* DS_WFE_MICRO :: IRQMCLR :: reserved0 [26:09] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_reserved0_MASK                   0x07fffe00
#define BCHP_DS_WFE_MICRO_IRQMCLR_reserved0_SHIFT                  9

/* DS_WFE_MICRO :: IRQMCLR :: CP8_AGF_IMCLR [08:08] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP8_AGF_IMCLR_MASK               0x00000100
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP8_AGF_IMCLR_SHIFT              8

/* DS_WFE_MICRO :: IRQMCLR :: CP7_AGF_IMCLR [07:07] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP7_AGF_IMCLR_MASK               0x00000080
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP7_AGF_IMCLR_SHIFT              7

/* DS_WFE_MICRO :: IRQMCLR :: CP6_AGF_IMCLR [06:06] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP6_AGF_IMCLR_MASK               0x00000040
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP6_AGF_IMCLR_SHIFT              6

/* DS_WFE_MICRO :: IRQMCLR :: CP5_AGF_IMCLR [05:05] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP5_AGF_IMCLR_MASK               0x00000020
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP5_AGF_IMCLR_SHIFT              5

/* DS_WFE_MICRO :: IRQMCLR :: CP4_AGF_IMCLR [04:04] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP4_AGF_IMCLR_MASK               0x00000010
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP4_AGF_IMCLR_SHIFT              4

/* DS_WFE_MICRO :: IRQMCLR :: CP3_AGF_IMCLR [03:03] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP3_AGF_IMCLR_MASK               0x00000008
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP3_AGF_IMCLR_SHIFT              3

/* DS_WFE_MICRO :: IRQMCLR :: CP2_AGF_IMCLR [02:02] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP2_AGF_IMCLR_MASK               0x00000004
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP2_AGF_IMCLR_SHIFT              2

/* DS_WFE_MICRO :: IRQMCLR :: CP1_AGF_IMCLR [01:01] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP1_AGF_IMCLR_MASK               0x00000002
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP1_AGF_IMCLR_SHIFT              1

/* DS_WFE_MICRO :: IRQMCLR :: CP0_AGF_IMCLR [00:00] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP0_AGF_IMCLR_MASK               0x00000001
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP0_AGF_IMCLR_SHIFT              0

/***************************************************************************
 *SPARE_00 - WFE Micro SPARE_00 Register
 ***************************************************************************/
/* DS_WFE_MICRO :: SPARE_00 :: SPARE [31:00] */
#define BCHP_DS_WFE_MICRO_SPARE_00_SPARE_MASK                      0xffffffff
#define BCHP_DS_WFE_MICRO_SPARE_00_SPARE_SHIFT                     0

/***************************************************************************
 *SPARE_01 - WFE Micro SPARE_01 Register
 ***************************************************************************/
/* DS_WFE_MICRO :: SPARE_01 :: SPARE [31:00] */
#define BCHP_DS_WFE_MICRO_SPARE_01_SPARE_MASK                      0xffffffff
#define BCHP_DS_WFE_MICRO_SPARE_01_SPARE_SHIFT                     0

#endif /* #ifndef BCHP_DS_WFE_MICRO_H__ */

/* End of File */
