
F407-2019DCopy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006848  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  080069d8  080069d8  000169d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c38  08006c38  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08006c38  08006c38  00016c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c40  08006c40  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c40  08006c40  00016c40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c44  08006c44  00016c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08006c48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b5c  2000008c  08006cd4  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001be8  08006cd4  00021be8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000116bd  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a4d  00000000  00000000  00031779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  000341c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d40  00000000  00000000  00035030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023b80  00000000  00000000  00035d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001255c  00000000  00000000  000598f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8672  00000000  00000000  0006be4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001444be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d0  00000000  00000000  00144514  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080069c0 	.word	0x080069c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	080069c0 	.word	0x080069c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b96e 	b.w	8000e60 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9d08      	ldr	r5, [sp, #32]
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	468c      	mov	ip, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f040 8083 	bne.w	8000cb2 <__udivmoddi4+0x116>
 8000bac:	428a      	cmp	r2, r1
 8000bae:	4617      	mov	r7, r2
 8000bb0:	d947      	bls.n	8000c42 <__udivmoddi4+0xa6>
 8000bb2:	fab2 f282 	clz	r2, r2
 8000bb6:	b142      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb8:	f1c2 0020 	rsb	r0, r2, #32
 8000bbc:	fa24 f000 	lsr.w	r0, r4, r0
 8000bc0:	4091      	lsls	r1, r2
 8000bc2:	4097      	lsls	r7, r2
 8000bc4:	ea40 0c01 	orr.w	ip, r0, r1
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fbbc f6f8 	udiv	r6, ip, r8
 8000bd4:	fa1f fe87 	uxth.w	lr, r7
 8000bd8:	fb08 c116 	mls	r1, r8, r6, ip
 8000bdc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be0:	fb06 f10e 	mul.w	r1, r6, lr
 8000be4:	4299      	cmp	r1, r3
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x60>
 8000be8:	18fb      	adds	r3, r7, r3
 8000bea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bee:	f080 8119 	bcs.w	8000e24 <__udivmoddi4+0x288>
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	f240 8116 	bls.w	8000e24 <__udivmoddi4+0x288>
 8000bf8:	3e02      	subs	r6, #2
 8000bfa:	443b      	add	r3, r7
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c04:	fb08 3310 	mls	r3, r8, r0, r3
 8000c08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x8c>
 8000c14:	193c      	adds	r4, r7, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c1a:	f080 8105 	bcs.w	8000e28 <__udivmoddi4+0x28c>
 8000c1e:	45a6      	cmp	lr, r4
 8000c20:	f240 8102 	bls.w	8000e28 <__udivmoddi4+0x28c>
 8000c24:	3802      	subs	r0, #2
 8000c26:	443c      	add	r4, r7
 8000c28:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	2600      	movs	r6, #0
 8000c32:	b11d      	cbz	r5, 8000c3c <__udivmoddi4+0xa0>
 8000c34:	40d4      	lsrs	r4, r2
 8000c36:	2300      	movs	r3, #0
 8000c38:	e9c5 4300 	strd	r4, r3, [r5]
 8000c3c:	4631      	mov	r1, r6
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	b902      	cbnz	r2, 8000c46 <__udivmoddi4+0xaa>
 8000c44:	deff      	udf	#255	; 0xff
 8000c46:	fab2 f282 	clz	r2, r2
 8000c4a:	2a00      	cmp	r2, #0
 8000c4c:	d150      	bne.n	8000cf0 <__udivmoddi4+0x154>
 8000c4e:	1bcb      	subs	r3, r1, r7
 8000c50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c54:	fa1f f887 	uxth.w	r8, r7
 8000c58:	2601      	movs	r6, #1
 8000c5a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c5e:	0c21      	lsrs	r1, r4, #16
 8000c60:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c68:	fb08 f30c 	mul.w	r3, r8, ip
 8000c6c:	428b      	cmp	r3, r1
 8000c6e:	d907      	bls.n	8000c80 <__udivmoddi4+0xe4>
 8000c70:	1879      	adds	r1, r7, r1
 8000c72:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c76:	d202      	bcs.n	8000c7e <__udivmoddi4+0xe2>
 8000c78:	428b      	cmp	r3, r1
 8000c7a:	f200 80e9 	bhi.w	8000e50 <__udivmoddi4+0x2b4>
 8000c7e:	4684      	mov	ip, r0
 8000c80:	1ac9      	subs	r1, r1, r3
 8000c82:	b2a3      	uxth	r3, r4
 8000c84:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c88:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c8c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c90:	fb08 f800 	mul.w	r8, r8, r0
 8000c94:	45a0      	cmp	r8, r4
 8000c96:	d907      	bls.n	8000ca8 <__udivmoddi4+0x10c>
 8000c98:	193c      	adds	r4, r7, r4
 8000c9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x10a>
 8000ca0:	45a0      	cmp	r8, r4
 8000ca2:	f200 80d9 	bhi.w	8000e58 <__udivmoddi4+0x2bc>
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	eba4 0408 	sub.w	r4, r4, r8
 8000cac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cb0:	e7bf      	b.n	8000c32 <__udivmoddi4+0x96>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x12e>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80b1 	beq.w	8000e1e <__udivmoddi4+0x282>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x1cc>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0x140>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80b8 	bhi.w	8000e4c <__udivmoddi4+0x2b0>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0103 	sbc.w	r1, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	468c      	mov	ip, r1
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0a8      	beq.n	8000c3c <__udivmoddi4+0xa0>
 8000cea:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cee:	e7a5      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000cf0:	f1c2 0320 	rsb	r3, r2, #32
 8000cf4:	fa20 f603 	lsr.w	r6, r0, r3
 8000cf8:	4097      	lsls	r7, r2
 8000cfa:	fa01 f002 	lsl.w	r0, r1, r2
 8000cfe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d02:	40d9      	lsrs	r1, r3
 8000d04:	4330      	orrs	r0, r6
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d0c:	fa1f f887 	uxth.w	r8, r7
 8000d10:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d18:	fb06 f108 	mul.w	r1, r6, r8
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x19c>
 8000d24:	18fb      	adds	r3, r7, r3
 8000d26:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d2a:	f080 808d 	bcs.w	8000e48 <__udivmoddi4+0x2ac>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 808a 	bls.w	8000e48 <__udivmoddi4+0x2ac>
 8000d34:	3e02      	subs	r6, #2
 8000d36:	443b      	add	r3, r7
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b281      	uxth	r1, r0
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d48:	fb00 f308 	mul.w	r3, r0, r8
 8000d4c:	428b      	cmp	r3, r1
 8000d4e:	d907      	bls.n	8000d60 <__udivmoddi4+0x1c4>
 8000d50:	1879      	adds	r1, r7, r1
 8000d52:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d56:	d273      	bcs.n	8000e40 <__udivmoddi4+0x2a4>
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d971      	bls.n	8000e40 <__udivmoddi4+0x2a4>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	4439      	add	r1, r7
 8000d60:	1acb      	subs	r3, r1, r3
 8000d62:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d66:	e778      	b.n	8000c5a <__udivmoddi4+0xbe>
 8000d68:	f1c6 0c20 	rsb	ip, r6, #32
 8000d6c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d70:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d74:	431c      	orrs	r4, r3
 8000d76:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d82:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d86:	431f      	orrs	r7, r3
 8000d88:	0c3b      	lsrs	r3, r7, #16
 8000d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d8e:	fa1f f884 	uxth.w	r8, r4
 8000d92:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d96:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d9a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d9e:	458a      	cmp	sl, r1
 8000da0:	fa02 f206 	lsl.w	r2, r2, r6
 8000da4:	fa00 f306 	lsl.w	r3, r0, r6
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x220>
 8000daa:	1861      	adds	r1, r4, r1
 8000dac:	f109 30ff 	add.w	r0, r9, #4294967295
 8000db0:	d248      	bcs.n	8000e44 <__udivmoddi4+0x2a8>
 8000db2:	458a      	cmp	sl, r1
 8000db4:	d946      	bls.n	8000e44 <__udivmoddi4+0x2a8>
 8000db6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dba:	4421      	add	r1, r4
 8000dbc:	eba1 010a 	sub.w	r1, r1, sl
 8000dc0:	b2bf      	uxth	r7, r7
 8000dc2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dca:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dce:	fb00 f808 	mul.w	r8, r0, r8
 8000dd2:	45b8      	cmp	r8, r7
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x24a>
 8000dd6:	19e7      	adds	r7, r4, r7
 8000dd8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ddc:	d22e      	bcs.n	8000e3c <__udivmoddi4+0x2a0>
 8000dde:	45b8      	cmp	r8, r7
 8000de0:	d92c      	bls.n	8000e3c <__udivmoddi4+0x2a0>
 8000de2:	3802      	subs	r0, #2
 8000de4:	4427      	add	r7, r4
 8000de6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dea:	eba7 0708 	sub.w	r7, r7, r8
 8000dee:	fba0 8902 	umull	r8, r9, r0, r2
 8000df2:	454f      	cmp	r7, r9
 8000df4:	46c6      	mov	lr, r8
 8000df6:	4649      	mov	r1, r9
 8000df8:	d31a      	bcc.n	8000e30 <__udivmoddi4+0x294>
 8000dfa:	d017      	beq.n	8000e2c <__udivmoddi4+0x290>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x27a>
 8000dfe:	ebb3 020e 	subs.w	r2, r3, lr
 8000e02:	eb67 0701 	sbc.w	r7, r7, r1
 8000e06:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e0a:	40f2      	lsrs	r2, r6
 8000e0c:	ea4c 0202 	orr.w	r2, ip, r2
 8000e10:	40f7      	lsrs	r7, r6
 8000e12:	e9c5 2700 	strd	r2, r7, [r5]
 8000e16:	2600      	movs	r6, #0
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	462e      	mov	r6, r5
 8000e20:	4628      	mov	r0, r5
 8000e22:	e70b      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000e24:	4606      	mov	r6, r0
 8000e26:	e6e9      	b.n	8000bfc <__udivmoddi4+0x60>
 8000e28:	4618      	mov	r0, r3
 8000e2a:	e6fd      	b.n	8000c28 <__udivmoddi4+0x8c>
 8000e2c:	4543      	cmp	r3, r8
 8000e2e:	d2e5      	bcs.n	8000dfc <__udivmoddi4+0x260>
 8000e30:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e34:	eb69 0104 	sbc.w	r1, r9, r4
 8000e38:	3801      	subs	r0, #1
 8000e3a:	e7df      	b.n	8000dfc <__udivmoddi4+0x260>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e7d2      	b.n	8000de6 <__udivmoddi4+0x24a>
 8000e40:	4660      	mov	r0, ip
 8000e42:	e78d      	b.n	8000d60 <__udivmoddi4+0x1c4>
 8000e44:	4681      	mov	r9, r0
 8000e46:	e7b9      	b.n	8000dbc <__udivmoddi4+0x220>
 8000e48:	4666      	mov	r6, ip
 8000e4a:	e775      	b.n	8000d38 <__udivmoddi4+0x19c>
 8000e4c:	4630      	mov	r0, r6
 8000e4e:	e74a      	b.n	8000ce6 <__udivmoddi4+0x14a>
 8000e50:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e54:	4439      	add	r1, r7
 8000e56:	e713      	b.n	8000c80 <__udivmoddi4+0xe4>
 8000e58:	3802      	subs	r0, #2
 8000e5a:	443c      	add	r4, r7
 8000e5c:	e724      	b.n	8000ca8 <__udivmoddi4+0x10c>
 8000e5e:	bf00      	nop

08000e60 <__aeabi_idiv0>:
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop

08000e64 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e76:	4b22      	ldr	r3, [pc, #136]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000e78:	4a22      	ldr	r2, [pc, #136]	; (8000f04 <MX_ADC1_Init+0xa0>)
 8000e7a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e7c:	4b20      	ldr	r3, [pc, #128]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000e7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e82:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e84:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e90:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e96:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000e9e:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000ea0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ea4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000ea6:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000ea8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000eac:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eae:	4b14      	ldr	r3, [pc, #80]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000eb4:	4b12      	ldr	r3, [pc, #72]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eba:	4b11      	ldr	r3, [pc, #68]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ec2:	4b0f      	ldr	r3, [pc, #60]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ec8:	480d      	ldr	r0, [pc, #52]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000eca:	f001 ff6d 	bl	8002da8 <HAL_ADC_Init>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000ed4:	f001 fb8c 	bl	80025f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000edc:	2301      	movs	r3, #1
 8000ede:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ee4:	463b      	mov	r3, r7
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4805      	ldr	r0, [pc, #20]	; (8000f00 <MX_ADC1_Init+0x9c>)
 8000eea:	f002 f8c5 	bl	8003078 <HAL_ADC_ConfigChannel>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000ef4:	f001 fb7c 	bl	80025f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20000160 	.word	0x20000160
 8000f04:	40012000 	.word	0x40012000

08000f08 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f0e:	463b      	mov	r3, r7
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000f1a:	4b22      	ldr	r3, [pc, #136]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f1c:	4a22      	ldr	r2, [pc, #136]	; (8000fa8 <MX_ADC2_Init+0xa0>)
 8000f1e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f20:	4b20      	ldr	r3, [pc, #128]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f22:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f26:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000f28:	4b1e      	ldr	r3, [pc, #120]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000f34:	4b1b      	ldr	r3, [pc, #108]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f42:	4b18      	ldr	r3, [pc, #96]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f48:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000f4a:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f4c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000f50:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f52:	4b14      	ldr	r3, [pc, #80]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000f58:	4b12      	ldr	r3, [pc, #72]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f5e:	4b11      	ldr	r3, [pc, #68]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f66:	4b0f      	ldr	r3, [pc, #60]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f6c:	480d      	ldr	r0, [pc, #52]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f6e:	f001 ff1b 	bl	8002da8 <HAL_ADC_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8000f78:	f001 fb3a 	bl	80025f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f80:	2301      	movs	r3, #1
 8000f82:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f88:	463b      	mov	r3, r7
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4805      	ldr	r0, [pc, #20]	; (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f8e:	f002 f873 	bl	8003078 <HAL_ADC_ConfigChannel>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8000f98:	f001 fb2a 	bl	80025f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200000b8 	.word	0x200000b8
 8000fa8:	40012100 	.word	0x40012100

08000fac <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fb2:	463b      	mov	r3, r7
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000fbe:	4b22      	ldr	r3, [pc, #136]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000fc0:	4a22      	ldr	r2, [pc, #136]	; (800104c <MX_ADC3_Init+0xa0>)
 8000fc2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fc4:	4b20      	ldr	r3, [pc, #128]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000fc6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000fca:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000fcc:	4b1e      	ldr	r3, [pc, #120]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8000fd2:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000fde:	4b1a      	ldr	r3, [pc, #104]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000fe6:	4b18      	ldr	r3, [pc, #96]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000fe8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fec:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000fee:	4b16      	ldr	r3, [pc, #88]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000ff0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000ff4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ff6:	4b14      	ldr	r3, [pc, #80]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000ffc:	4b12      	ldr	r3, [pc, #72]	; (8001048 <MX_ADC3_Init+0x9c>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001002:	4b11      	ldr	r3, [pc, #68]	; (8001048 <MX_ADC3_Init+0x9c>)
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800100a:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <MX_ADC3_Init+0x9c>)
 800100c:	2201      	movs	r2, #1
 800100e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001010:	480d      	ldr	r0, [pc, #52]	; (8001048 <MX_ADC3_Init+0x9c>)
 8001012:	f001 fec9 	bl	8002da8 <HAL_ADC_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 800101c:	f001 fae8 	bl	80025f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001020:	2303      	movs	r3, #3
 8001022:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001024:	2301      	movs	r3, #1
 8001026:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001028:	2300      	movs	r3, #0
 800102a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800102c:	463b      	mov	r3, r7
 800102e:	4619      	mov	r1, r3
 8001030:	4805      	ldr	r0, [pc, #20]	; (8001048 <MX_ADC3_Init+0x9c>)
 8001032:	f002 f821 	bl	8003078 <HAL_ADC_ConfigChannel>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 800103c:	f001 fad8 	bl	80025f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001040:	bf00      	nop
 8001042:	3710      	adds	r7, #16
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	200001a8 	.word	0x200001a8
 800104c:	40012200 	.word	0x40012200

08001050 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08e      	sub	sp, #56	; 0x38
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a8d      	ldr	r2, [pc, #564]	; (80012a4 <HAL_ADC_MspInit+0x254>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d158      	bne.n	8001124 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	623b      	str	r3, [r7, #32]
 8001076:	4b8c      	ldr	r3, [pc, #560]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107a:	4a8b      	ldr	r2, [pc, #556]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 800107c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001080:	6453      	str	r3, [r2, #68]	; 0x44
 8001082:	4b89      	ldr	r3, [pc, #548]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800108a:	623b      	str	r3, [r7, #32]
 800108c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
 8001092:	4b85      	ldr	r3, [pc, #532]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	4a84      	ldr	r2, [pc, #528]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	6313      	str	r3, [r2, #48]	; 0x30
 800109e:	4b82      	ldr	r3, [pc, #520]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	61fb      	str	r3, [r7, #28]
 80010a8:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010aa:	2302      	movs	r3, #2
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ae:	2303      	movs	r3, #3
 80010b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ba:	4619      	mov	r1, r3
 80010bc:	487b      	ldr	r0, [pc, #492]	; (80012ac <HAL_ADC_MspInit+0x25c>)
 80010be:	f002 ff8f 	bl	8003fe0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80010c2:	4b7b      	ldr	r3, [pc, #492]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 80010c4:	4a7b      	ldr	r2, [pc, #492]	; (80012b4 <HAL_ADC_MspInit+0x264>)
 80010c6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80010c8:	4b79      	ldr	r3, [pc, #484]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010ce:	4b78      	ldr	r3, [pc, #480]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010d4:	4b76      	ldr	r3, [pc, #472]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010da:	4b75      	ldr	r3, [pc, #468]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 80010dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010e0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010e2:	4b73      	ldr	r3, [pc, #460]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 80010e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010e8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010ea:	4b71      	ldr	r3, [pc, #452]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 80010ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010f0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80010f2:	4b6f      	ldr	r3, [pc, #444]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80010f8:	4b6d      	ldr	r3, [pc, #436]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 80010fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010fe:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001100:	4b6b      	ldr	r3, [pc, #428]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 8001102:	2200      	movs	r2, #0
 8001104:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001106:	486a      	ldr	r0, [pc, #424]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 8001108:	f002 fb68 	bl	80037dc <HAL_DMA_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001112:	f001 fa6d 	bl	80025f0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a65      	ldr	r2, [pc, #404]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 800111a:	639a      	str	r2, [r3, #56]	; 0x38
 800111c:	4a64      	ldr	r2, [pc, #400]	; (80012b0 <HAL_ADC_MspInit+0x260>)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001122:	e0bb      	b.n	800129c <HAL_ADC_MspInit+0x24c>
  else if(adcHandle->Instance==ADC2)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a63      	ldr	r2, [pc, #396]	; (80012b8 <HAL_ADC_MspInit+0x268>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d159      	bne.n	80011e2 <HAL_ADC_MspInit+0x192>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
 8001132:	4b5d      	ldr	r3, [pc, #372]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001136:	4a5c      	ldr	r2, [pc, #368]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001138:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800113c:	6453      	str	r3, [r2, #68]	; 0x44
 800113e:	4b5a      	ldr	r3, [pc, #360]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001142:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001146:	61bb      	str	r3, [r7, #24]
 8001148:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
 800114e:	4b56      	ldr	r3, [pc, #344]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	4a55      	ldr	r2, [pc, #340]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	6313      	str	r3, [r2, #48]	; 0x30
 800115a:	4b53      	ldr	r3, [pc, #332]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001166:	2304      	movs	r3, #4
 8001168:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800116a:	2303      	movs	r3, #3
 800116c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001172:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001176:	4619      	mov	r1, r3
 8001178:	484c      	ldr	r0, [pc, #304]	; (80012ac <HAL_ADC_MspInit+0x25c>)
 800117a:	f002 ff31 	bl	8003fe0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800117e:	4b4f      	ldr	r3, [pc, #316]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 8001180:	4a4f      	ldr	r2, [pc, #316]	; (80012c0 <HAL_ADC_MspInit+0x270>)
 8001182:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8001184:	4b4d      	ldr	r3, [pc, #308]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 8001186:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800118a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800118c:	4b4b      	ldr	r3, [pc, #300]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001192:	4b4a      	ldr	r3, [pc, #296]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 8001194:	2200      	movs	r2, #0
 8001196:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001198:	4b48      	ldr	r3, [pc, #288]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 800119a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800119e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011a0:	4b46      	ldr	r3, [pc, #280]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 80011a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011a6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011a8:	4b44      	ldr	r3, [pc, #272]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 80011aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011ae:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 80011b0:	4b42      	ldr	r3, [pc, #264]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 80011b6:	4b41      	ldr	r3, [pc, #260]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 80011b8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011bc:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011be:	4b3f      	ldr	r3, [pc, #252]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80011c4:	483d      	ldr	r0, [pc, #244]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 80011c6:	f002 fb09 	bl	80037dc <HAL_DMA_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 80011d0:	f001 fa0e 	bl	80025f0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4a39      	ldr	r2, [pc, #228]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 80011d8:	639a      	str	r2, [r3, #56]	; 0x38
 80011da:	4a38      	ldr	r2, [pc, #224]	; (80012bc <HAL_ADC_MspInit+0x26c>)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6393      	str	r3, [r2, #56]	; 0x38
}
 80011e0:	e05c      	b.n	800129c <HAL_ADC_MspInit+0x24c>
  else if(adcHandle->Instance==ADC3)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a37      	ldr	r2, [pc, #220]	; (80012c4 <HAL_ADC_MspInit+0x274>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d157      	bne.n	800129c <HAL_ADC_MspInit+0x24c>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80011ec:	2300      	movs	r3, #0
 80011ee:	613b      	str	r3, [r7, #16]
 80011f0:	4b2d      	ldr	r3, [pc, #180]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 80011f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f4:	4a2c      	ldr	r2, [pc, #176]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 80011f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011fa:	6453      	str	r3, [r2, #68]	; 0x44
 80011fc:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 80011fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	2300      	movs	r3, #0
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 800120e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001210:	4a25      	ldr	r2, [pc, #148]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 8001212:	f043 0301 	orr.w	r3, r3, #1
 8001216:	6313      	str	r3, [r2, #48]	; 0x30
 8001218:	4b23      	ldr	r3, [pc, #140]	; (80012a8 <HAL_ADC_MspInit+0x258>)
 800121a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121c:	f003 0301 	and.w	r3, r3, #1
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001224:	2308      	movs	r3, #8
 8001226:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001228:	2303      	movs	r3, #3
 800122a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001234:	4619      	mov	r1, r3
 8001236:	481d      	ldr	r0, [pc, #116]	; (80012ac <HAL_ADC_MspInit+0x25c>)
 8001238:	f002 fed2 	bl	8003fe0 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 800123c:	4b22      	ldr	r3, [pc, #136]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 800123e:	4a23      	ldr	r2, [pc, #140]	; (80012cc <HAL_ADC_MspInit+0x27c>)
 8001240:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8001242:	4b21      	ldr	r3, [pc, #132]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001244:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001248:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800124a:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001256:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001258:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800125c:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800125e:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001260:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001264:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001266:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001268:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800126c:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001270:	2200      	movs	r2, #0
 8001272:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001276:	2200      	movs	r2, #0
 8001278:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800127a:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 800127c:	2200      	movs	r2, #0
 800127e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001280:	4811      	ldr	r0, [pc, #68]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001282:	f002 faab 	bl	80037dc <HAL_DMA_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <HAL_ADC_MspInit+0x240>
      Error_Handler();
 800128c:	f001 f9b0 	bl	80025f0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a0d      	ldr	r2, [pc, #52]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001294:	639a      	str	r2, [r3, #56]	; 0x38
 8001296:	4a0c      	ldr	r2, [pc, #48]	; (80012c8 <HAL_ADC_MspInit+0x278>)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800129c:	bf00      	nop
 800129e:	3738      	adds	r7, #56	; 0x38
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40012000 	.word	0x40012000
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40020000 	.word	0x40020000
 80012b0:	200001f0 	.word	0x200001f0
 80012b4:	40026410 	.word	0x40026410
 80012b8:	40012100 	.word	0x40012100
 80012bc:	20000250 	.word	0x20000250
 80012c0:	40026440 	.word	0x40026440
 80012c4:	40012200 	.word	0x40012200
 80012c8:	20000100 	.word	0x20000100
 80012cc:	40026428 	.word	0x40026428

080012d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	4b14      	ldr	r3, [pc, #80]	; (800132c <MX_DMA_Init+0x5c>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a13      	ldr	r2, [pc, #76]	; (800132c <MX_DMA_Init+0x5c>)
 80012e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b11      	ldr	r3, [pc, #68]	; (800132c <MX_DMA_Init+0x5c>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2100      	movs	r1, #0
 80012f6:	2038      	movs	r0, #56	; 0x38
 80012f8:	f002 fa39 	bl	800376e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012fc:	2038      	movs	r0, #56	; 0x38
 80012fe:	f002 fa52 	bl	80037a6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2100      	movs	r1, #0
 8001306:	2039      	movs	r0, #57	; 0x39
 8001308:	f002 fa31 	bl	800376e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800130c:	2039      	movs	r0, #57	; 0x39
 800130e:	f002 fa4a 	bl	80037a6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001312:	2200      	movs	r2, #0
 8001314:	2100      	movs	r1, #0
 8001316:	203a      	movs	r0, #58	; 0x3a
 8001318:	f002 fa29 	bl	800376e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800131c:	203a      	movs	r0, #58	; 0x3a
 800131e:	f002 fa42 	bl	80037a6 <HAL_NVIC_EnableIRQ>

}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800

08001330 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b08a      	sub	sp, #40	; 0x28
 8001334:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]
 8001342:	60da      	str	r2, [r3, #12]
 8001344:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	4b42      	ldr	r3, [pc, #264]	; (8001454 <MX_GPIO_Init+0x124>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a41      	ldr	r2, [pc, #260]	; (8001454 <MX_GPIO_Init+0x124>)
 8001350:	f043 0304 	orr.w	r3, r3, #4
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b3f      	ldr	r3, [pc, #252]	; (8001454 <MX_GPIO_Init+0x124>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f003 0304 	and.w	r3, r3, #4
 800135e:	613b      	str	r3, [r7, #16]
 8001360:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	4b3b      	ldr	r3, [pc, #236]	; (8001454 <MX_GPIO_Init+0x124>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	4a3a      	ldr	r2, [pc, #232]	; (8001454 <MX_GPIO_Init+0x124>)
 800136c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001370:	6313      	str	r3, [r2, #48]	; 0x30
 8001372:	4b38      	ldr	r3, [pc, #224]	; (8001454 <MX_GPIO_Init+0x124>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	60bb      	str	r3, [r7, #8]
 8001382:	4b34      	ldr	r3, [pc, #208]	; (8001454 <MX_GPIO_Init+0x124>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	4a33      	ldr	r2, [pc, #204]	; (8001454 <MX_GPIO_Init+0x124>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	6313      	str	r3, [r2, #48]	; 0x30
 800138e:	4b31      	ldr	r3, [pc, #196]	; (8001454 <MX_GPIO_Init+0x124>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	4b2d      	ldr	r3, [pc, #180]	; (8001454 <MX_GPIO_Init+0x124>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4a2c      	ldr	r2, [pc, #176]	; (8001454 <MX_GPIO_Init+0x124>)
 80013a4:	f043 0308 	orr.w	r3, r3, #8
 80013a8:	6313      	str	r3, [r2, #48]	; 0x30
 80013aa:	4b2a      	ldr	r3, [pc, #168]	; (8001454 <MX_GPIO_Init+0x124>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	f003 0308 	and.w	r3, r3, #8
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	603b      	str	r3, [r7, #0]
 80013ba:	4b26      	ldr	r3, [pc, #152]	; (8001454 <MX_GPIO_Init+0x124>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	4a25      	ldr	r2, [pc, #148]	; (8001454 <MX_GPIO_Init+0x124>)
 80013c0:	f043 0302 	orr.w	r3, r3, #2
 80013c4:	6313      	str	r3, [r2, #48]	; 0x30
 80013c6:	4b23      	ldr	r3, [pc, #140]	; (8001454 <MX_GPIO_Init+0x124>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	603b      	str	r3, [r7, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Choose_LOWFreq_GPIO_Port, Choose_LOWFreq_Pin, GPIO_PIN_RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013d8:	481f      	ldr	r0, [pc, #124]	; (8001458 <MX_GPIO_Init+0x128>)
 80013da:	f002 ff9d 	bl	8004318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Relay_RLoad_Pin|Choose_LOWFreqC11_Pin, GPIO_PIN_RESET);
 80013de:	2200      	movs	r2, #0
 80013e0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80013e4:	481d      	ldr	r0, [pc, #116]	; (800145c <MX_GPIO_Init+0x12c>)
 80013e6:	f002 ff97 	bl	8004318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_DAT_Pin|PIN_SCLK_Pin|PIN_FSYNC_Pin, GPIO_PIN_SET);
 80013ea:	2201      	movs	r2, #1
 80013ec:	2138      	movs	r1, #56	; 0x38
 80013ee:	481c      	ldr	r0, [pc, #112]	; (8001460 <MX_GPIO_Init+0x130>)
 80013f0:	f002 ff92 	bl	8004318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Choose_LOWFreq_Pin;
 80013f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fa:	2301      	movs	r3, #1
 80013fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001402:	2300      	movs	r3, #0
 8001404:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Choose_LOWFreq_GPIO_Port, &GPIO_InitStruct);
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	4619      	mov	r1, r3
 800140c:	4812      	ldr	r0, [pc, #72]	; (8001458 <MX_GPIO_Init+0x128>)
 800140e:	f002 fde7 	bl	8003fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Relay_RLoad_Pin|Choose_LOWFreqC11_Pin;
 8001412:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001416:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001418:	2301      	movs	r3, #1
 800141a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001420:	2300      	movs	r3, #0
 8001422:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	4619      	mov	r1, r3
 800142a:	480c      	ldr	r0, [pc, #48]	; (800145c <MX_GPIO_Init+0x12c>)
 800142c:	f002 fdd8 	bl	8003fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = PIN_DAT_Pin|PIN_SCLK_Pin|PIN_FSYNC_Pin;
 8001430:	2338      	movs	r3, #56	; 0x38
 8001432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001434:	2301      	movs	r3, #1
 8001436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143c:	2300      	movs	r3, #0
 800143e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	; (8001460 <MX_GPIO_Init+0x130>)
 8001448:	f002 fdca 	bl	8003fe0 <HAL_GPIO_Init>

}
 800144c:	bf00      	nop
 800144e:	3728      	adds	r7, #40	; 0x28
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40023800 	.word	0x40023800
 8001458:	40020000 	.word	0x40020000
 800145c:	40020800 	.word	0x40020800
 8001460:	40020400 	.word	0x40020400

08001464 <get_vpp>:
/* USER CODE BEGIN 0 */



void get_vpp(int flag)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	init_adc_val(flag);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	4618      	mov	r0, r3
 8001472:	f000 fa1f 	bl	80018b4 <init_adc_val>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	3b01      	subs	r3, #1
 800147a:	2b03      	cmp	r3, #3
 800147c:	f200 81fb 	bhi.w	8001876 <get_vpp+0x412>
 8001480:	a201      	add	r2, pc, #4	; (adr r2, 8001488 <get_vpp+0x24>)
 8001482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001486:	bf00      	nop
 8001488:	08001499 	.word	0x08001499
 800148c:	08001585 	.word	0x08001585
 8001490:	08001671 	.word	0x08001671
 8001494:	08001789 	.word	0x08001789
  switch (flag)
	{
		case 1:  //U1
		{
			HAL_ADC_Start_DMA(&hadc1,(uint32_t *)adc1.ADCb,256);
 8001498:	f44f 7280 	mov.w	r2, #256	; 0x100
 800149c:	49af      	ldr	r1, [pc, #700]	; (800175c <get_vpp+0x2f8>)
 800149e:	48b0      	ldr	r0, [pc, #704]	; (8001760 <get_vpp+0x2fc>)
 80014a0:	f001 fcc6 	bl	8002e30 <HAL_ADC_Start_DMA>
			while(!flag_adc)
 80014a4:	bf00      	nop
 80014a6:	4baf      	ldr	r3, [pc, #700]	; (8001764 <get_vpp+0x300>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0fb      	beq.n	80014a6 <get_vpp+0x42>
			{
			}
			flag_adc = 0;
 80014ae:	4bad      	ldr	r3, [pc, #692]	; (8001764 <get_vpp+0x300>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
			for(uint16_t i=0;i<256;i++)
 80014b4:	2300      	movs	r3, #0
 80014b6:	81fb      	strh	r3, [r7, #14]
 80014b8:	e055      	b.n	8001566 <get_vpp+0x102>
			{
				adc1.ADCf[i]=(float)(adc1.ADCb[i])/(float)(4096.0)*3;
 80014ba:	89fb      	ldrh	r3, [r7, #14]
 80014bc:	4aaa      	ldr	r2, [pc, #680]	; (8001768 <get_vpp+0x304>)
 80014be:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4413      	add	r3, r2
 80014c6:	889b      	ldrh	r3, [r3, #4]
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014d0:	eddf 6aa6 	vldr	s13, [pc, #664]	; 800176c <get_vpp+0x308>
 80014d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d8:	89fb      	ldrh	r3, [r7, #14]
 80014da:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80014de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e2:	4aa1      	ldr	r2, [pc, #644]	; (8001768 <get_vpp+0x304>)
 80014e4:	3302      	adds	r3, #2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4413      	add	r3, r2
 80014ea:	3304      	adds	r3, #4
 80014ec:	edc3 7a00 	vstr	s15, [r3]
				adc1.maxx = (adc1.maxx>adc1.ADCf[i]? adc1.maxx : adc1.ADCf[i]);
 80014f0:	4b9d      	ldr	r3, [pc, #628]	; (8001768 <get_vpp+0x304>)
 80014f2:	ed93 7a00 	vldr	s14, [r3]
 80014f6:	89fb      	ldrh	r3, [r7, #14]
 80014f8:	4a9b      	ldr	r2, [pc, #620]	; (8001768 <get_vpp+0x304>)
 80014fa:	3302      	adds	r3, #2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	4413      	add	r3, r2
 8001500:	3304      	adds	r3, #4
 8001502:	edd3 7a00 	vldr	s15, [r3]
 8001506:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800150a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150e:	dd02      	ble.n	8001516 <get_vpp+0xb2>
 8001510:	4b95      	ldr	r3, [pc, #596]	; (8001768 <get_vpp+0x304>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	e006      	b.n	8001524 <get_vpp+0xc0>
 8001516:	89fb      	ldrh	r3, [r7, #14]
 8001518:	4a93      	ldr	r2, [pc, #588]	; (8001768 <get_vpp+0x304>)
 800151a:	3302      	adds	r3, #2
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	4413      	add	r3, r2
 8001520:	3304      	adds	r3, #4
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a90      	ldr	r2, [pc, #576]	; (8001768 <get_vpp+0x304>)
 8001526:	6013      	str	r3, [r2, #0]
				adc1.minn = (adc1.minn<adc1.ADCf[i]? adc1.minn : adc1.ADCf[i]);
 8001528:	4b8f      	ldr	r3, [pc, #572]	; (8001768 <get_vpp+0x304>)
 800152a:	ed93 7a01 	vldr	s14, [r3, #4]
 800152e:	89fb      	ldrh	r3, [r7, #14]
 8001530:	4a8d      	ldr	r2, [pc, #564]	; (8001768 <get_vpp+0x304>)
 8001532:	3302      	adds	r3, #2
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4413      	add	r3, r2
 8001538:	3304      	adds	r3, #4
 800153a:	edd3 7a00 	vldr	s15, [r3]
 800153e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001546:	d502      	bpl.n	800154e <get_vpp+0xea>
 8001548:	4b87      	ldr	r3, [pc, #540]	; (8001768 <get_vpp+0x304>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	e006      	b.n	800155c <get_vpp+0xf8>
 800154e:	89fb      	ldrh	r3, [r7, #14]
 8001550:	4a85      	ldr	r2, [pc, #532]	; (8001768 <get_vpp+0x304>)
 8001552:	3302      	adds	r3, #2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	3304      	adds	r3, #4
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a82      	ldr	r2, [pc, #520]	; (8001768 <get_vpp+0x304>)
 800155e:	6053      	str	r3, [r2, #4]
			for(uint16_t i=0;i<256;i++)
 8001560:	89fb      	ldrh	r3, [r7, #14]
 8001562:	3301      	adds	r3, #1
 8001564:	81fb      	strh	r3, [r7, #14]
 8001566:	89fb      	ldrh	r3, [r7, #14]
 8001568:	2bff      	cmp	r3, #255	; 0xff
 800156a:	d9a6      	bls.n	80014ba <get_vpp+0x56>
			}
			adc1.vpp=adc1.maxx-adc1.minn;
 800156c:	4b7e      	ldr	r3, [pc, #504]	; (8001768 <get_vpp+0x304>)
 800156e:	ed93 7a00 	vldr	s14, [r3]
 8001572:	4b7d      	ldr	r3, [pc, #500]	; (8001768 <get_vpp+0x304>)
 8001574:	edd3 7a01 	vldr	s15, [r3, #4]
 8001578:	ee77 7a67 	vsub.f32	s15, s14, s15
 800157c:	4b7a      	ldr	r3, [pc, #488]	; (8001768 <get_vpp+0x304>)
 800157e:	edc3 7a02 	vstr	s15, [r3, #8]
			break;
 8001582:	e177      	b.n	8001874 <get_vpp+0x410>
		}

		case 2: //U2
		{
			HAL_ADC_Start_DMA(&hadc2,(uint32_t *)adc2.ADCb,256);
 8001584:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001588:	4979      	ldr	r1, [pc, #484]	; (8001770 <get_vpp+0x30c>)
 800158a:	487a      	ldr	r0, [pc, #488]	; (8001774 <get_vpp+0x310>)
 800158c:	f001 fc50 	bl	8002e30 <HAL_ADC_Start_DMA>
						while(!flag_adc)
 8001590:	bf00      	nop
 8001592:	4b74      	ldr	r3, [pc, #464]	; (8001764 <get_vpp+0x300>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d0fb      	beq.n	8001592 <get_vpp+0x12e>
						{
						}
						flag_adc = 0;
 800159a:	4b72      	ldr	r3, [pc, #456]	; (8001764 <get_vpp+0x300>)
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
			for(uint16_t i=0;i<256;i++)
 80015a0:	2300      	movs	r3, #0
 80015a2:	81bb      	strh	r3, [r7, #12]
 80015a4:	e055      	b.n	8001652 <get_vpp+0x1ee>
			{
				adc2.ADCf[i]=(float)(adc2.ADCb[i])/(float)(4096.0)*3;
 80015a6:	89bb      	ldrh	r3, [r7, #12]
 80015a8:	4a73      	ldr	r2, [pc, #460]	; (8001778 <get_vpp+0x314>)
 80015aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	4413      	add	r3, r2
 80015b2:	889b      	ldrh	r3, [r3, #4]
 80015b4:	ee07 3a90 	vmov	s15, r3
 80015b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015bc:	eddf 6a6b 	vldr	s13, [pc, #428]	; 800176c <get_vpp+0x308>
 80015c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015c4:	89bb      	ldrh	r3, [r7, #12]
 80015c6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80015ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ce:	4a6a      	ldr	r2, [pc, #424]	; (8001778 <get_vpp+0x314>)
 80015d0:	3302      	adds	r3, #2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	3304      	adds	r3, #4
 80015d8:	edc3 7a00 	vstr	s15, [r3]
				adc2.maxx = (adc2.maxx>adc2.ADCf[i]? adc2.maxx : adc2.ADCf[i]);
 80015dc:	4b66      	ldr	r3, [pc, #408]	; (8001778 <get_vpp+0x314>)
 80015de:	ed93 7a00 	vldr	s14, [r3]
 80015e2:	89bb      	ldrh	r3, [r7, #12]
 80015e4:	4a64      	ldr	r2, [pc, #400]	; (8001778 <get_vpp+0x314>)
 80015e6:	3302      	adds	r3, #2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	3304      	adds	r3, #4
 80015ee:	edd3 7a00 	vldr	s15, [r3]
 80015f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fa:	dd02      	ble.n	8001602 <get_vpp+0x19e>
 80015fc:	4b5e      	ldr	r3, [pc, #376]	; (8001778 <get_vpp+0x314>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	e006      	b.n	8001610 <get_vpp+0x1ac>
 8001602:	89bb      	ldrh	r3, [r7, #12]
 8001604:	4a5c      	ldr	r2, [pc, #368]	; (8001778 <get_vpp+0x314>)
 8001606:	3302      	adds	r3, #2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	3304      	adds	r3, #4
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a59      	ldr	r2, [pc, #356]	; (8001778 <get_vpp+0x314>)
 8001612:	6013      	str	r3, [r2, #0]
				adc2.minn = (adc2.minn<adc2.ADCf[i]? adc2.minn : adc2.ADCf[i]);
 8001614:	4b58      	ldr	r3, [pc, #352]	; (8001778 <get_vpp+0x314>)
 8001616:	ed93 7a01 	vldr	s14, [r3, #4]
 800161a:	89bb      	ldrh	r3, [r7, #12]
 800161c:	4a56      	ldr	r2, [pc, #344]	; (8001778 <get_vpp+0x314>)
 800161e:	3302      	adds	r3, #2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	3304      	adds	r3, #4
 8001626:	edd3 7a00 	vldr	s15, [r3]
 800162a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800162e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001632:	d502      	bpl.n	800163a <get_vpp+0x1d6>
 8001634:	4b50      	ldr	r3, [pc, #320]	; (8001778 <get_vpp+0x314>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	e006      	b.n	8001648 <get_vpp+0x1e4>
 800163a:	89bb      	ldrh	r3, [r7, #12]
 800163c:	4a4e      	ldr	r2, [pc, #312]	; (8001778 <get_vpp+0x314>)
 800163e:	3302      	adds	r3, #2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4413      	add	r3, r2
 8001644:	3304      	adds	r3, #4
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a4b      	ldr	r2, [pc, #300]	; (8001778 <get_vpp+0x314>)
 800164a:	6053      	str	r3, [r2, #4]
			for(uint16_t i=0;i<256;i++)
 800164c:	89bb      	ldrh	r3, [r7, #12]
 800164e:	3301      	adds	r3, #1
 8001650:	81bb      	strh	r3, [r7, #12]
 8001652:	89bb      	ldrh	r3, [r7, #12]
 8001654:	2bff      	cmp	r3, #255	; 0xff
 8001656:	d9a6      	bls.n	80015a6 <get_vpp+0x142>
			}
			adc2.vpp=adc2.maxx-adc2.minn;
 8001658:	4b47      	ldr	r3, [pc, #284]	; (8001778 <get_vpp+0x314>)
 800165a:	ed93 7a00 	vldr	s14, [r3]
 800165e:	4b46      	ldr	r3, [pc, #280]	; (8001778 <get_vpp+0x314>)
 8001660:	edd3 7a01 	vldr	s15, [r3, #4]
 8001664:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001668:	4b43      	ldr	r3, [pc, #268]	; (8001778 <get_vpp+0x314>)
 800166a:	edc3 7a02 	vstr	s15, [r3, #8]
			break;
 800166e:	e101      	b.n	8001874 <get_vpp+0x410>
		}

		case 3: //U3off
		{
			HAL_ADC_Start_DMA(&hadc3,(uint32_t *)adc3off.ADCb,256);
 8001670:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001674:	4941      	ldr	r1, [pc, #260]	; (800177c <get_vpp+0x318>)
 8001676:	4842      	ldr	r0, [pc, #264]	; (8001780 <get_vpp+0x31c>)
 8001678:	f001 fbda 	bl	8002e30 <HAL_ADC_Start_DMA>
						while(!flag_adc)
 800167c:	bf00      	nop
 800167e:	4b39      	ldr	r3, [pc, #228]	; (8001764 <get_vpp+0x300>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d0fb      	beq.n	800167e <get_vpp+0x21a>
						{
						}
						flag_adc = 0;
 8001686:	4b37      	ldr	r3, [pc, #220]	; (8001764 <get_vpp+0x300>)
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
			for(uint16_t i=0;i<256;i++)
 800168c:	2300      	movs	r3, #0
 800168e:	817b      	strh	r3, [r7, #10]
 8001690:	e055      	b.n	800173e <get_vpp+0x2da>
			{
				adc3off.ADCf[i]=(float)(adc3off.ADCb[i])/(float)(4096.0)*3;
 8001692:	897b      	ldrh	r3, [r7, #10]
 8001694:	4a3b      	ldr	r2, [pc, #236]	; (8001784 <get_vpp+0x320>)
 8001696:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	889b      	ldrh	r3, [r3, #4]
 80016a0:	ee07 3a90 	vmov	s15, r3
 80016a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016a8:	eddf 6a30 	vldr	s13, [pc, #192]	; 800176c <get_vpp+0x308>
 80016ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b0:	897b      	ldrh	r3, [r7, #10]
 80016b2:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80016b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ba:	4a32      	ldr	r2, [pc, #200]	; (8001784 <get_vpp+0x320>)
 80016bc:	3302      	adds	r3, #2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4413      	add	r3, r2
 80016c2:	3304      	adds	r3, #4
 80016c4:	edc3 7a00 	vstr	s15, [r3]
				adc3off.maxx = (adc3off.maxx>adc3off.ADCf[i]? adc3off.maxx : adc3off.ADCf[i]);
 80016c8:	4b2e      	ldr	r3, [pc, #184]	; (8001784 <get_vpp+0x320>)
 80016ca:	ed93 7a00 	vldr	s14, [r3]
 80016ce:	897b      	ldrh	r3, [r7, #10]
 80016d0:	4a2c      	ldr	r2, [pc, #176]	; (8001784 <get_vpp+0x320>)
 80016d2:	3302      	adds	r3, #2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	4413      	add	r3, r2
 80016d8:	3304      	adds	r3, #4
 80016da:	edd3 7a00 	vldr	s15, [r3]
 80016de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e6:	dd02      	ble.n	80016ee <get_vpp+0x28a>
 80016e8:	4b26      	ldr	r3, [pc, #152]	; (8001784 <get_vpp+0x320>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	e006      	b.n	80016fc <get_vpp+0x298>
 80016ee:	897b      	ldrh	r3, [r7, #10]
 80016f0:	4a24      	ldr	r2, [pc, #144]	; (8001784 <get_vpp+0x320>)
 80016f2:	3302      	adds	r3, #2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	3304      	adds	r3, #4
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a21      	ldr	r2, [pc, #132]	; (8001784 <get_vpp+0x320>)
 80016fe:	6013      	str	r3, [r2, #0]
				adc3off.minn = (adc3off.minn<adc3off.ADCf[i]? adc3off.minn : adc3off.ADCf[i]);
 8001700:	4b20      	ldr	r3, [pc, #128]	; (8001784 <get_vpp+0x320>)
 8001702:	ed93 7a01 	vldr	s14, [r3, #4]
 8001706:	897b      	ldrh	r3, [r7, #10]
 8001708:	4a1e      	ldr	r2, [pc, #120]	; (8001784 <get_vpp+0x320>)
 800170a:	3302      	adds	r3, #2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	4413      	add	r3, r2
 8001710:	3304      	adds	r3, #4
 8001712:	edd3 7a00 	vldr	s15, [r3]
 8001716:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171e:	d502      	bpl.n	8001726 <get_vpp+0x2c2>
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <get_vpp+0x320>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	e006      	b.n	8001734 <get_vpp+0x2d0>
 8001726:	897b      	ldrh	r3, [r7, #10]
 8001728:	4a16      	ldr	r2, [pc, #88]	; (8001784 <get_vpp+0x320>)
 800172a:	3302      	adds	r3, #2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	3304      	adds	r3, #4
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a13      	ldr	r2, [pc, #76]	; (8001784 <get_vpp+0x320>)
 8001736:	6053      	str	r3, [r2, #4]
			for(uint16_t i=0;i<256;i++)
 8001738:	897b      	ldrh	r3, [r7, #10]
 800173a:	3301      	adds	r3, #1
 800173c:	817b      	strh	r3, [r7, #10]
 800173e:	897b      	ldrh	r3, [r7, #10]
 8001740:	2bff      	cmp	r3, #255	; 0xff
 8001742:	d9a6      	bls.n	8001692 <get_vpp+0x22e>
			}
			adc3off.vpp=adc3off.maxx-adc3off.minn;
 8001744:	4b0f      	ldr	r3, [pc, #60]	; (8001784 <get_vpp+0x320>)
 8001746:	ed93 7a00 	vldr	s14, [r3]
 800174a:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <get_vpp+0x320>)
 800174c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001750:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001754:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <get_vpp+0x320>)
 8001756:	edc3 7a02 	vstr	s15, [r3, #8]
			break;
 800175a:	e08b      	b.n	8001874 <get_vpp+0x410>
 800175c:	20000cdc 	.word	0x20000cdc
 8001760:	20000160 	.word	0x20000160
 8001764:	200000a8 	.word	0x200000a8
 8001768:	200008d0 	.word	0x200008d0
 800176c:	45800000 	.word	0x45800000
 8001770:	200012ec 	.word	0x200012ec
 8001774:	200000b8 	.word	0x200000b8
 8001778:	20000ee0 	.word	0x20000ee0
 800177c:	200018fc 	.word	0x200018fc
 8001780:	200001a8 	.word	0x200001a8
 8001784:	200014f0 	.word	0x200014f0
		}

		case 4: //U3on
		{
			HAL_ADC_Start_DMA(&hadc3,(uint32_t *)adc3on.ADCb,256);
 8001788:	f44f 7280 	mov.w	r2, #256	; 0x100
 800178c:	493c      	ldr	r1, [pc, #240]	; (8001880 <get_vpp+0x41c>)
 800178e:	483d      	ldr	r0, [pc, #244]	; (8001884 <get_vpp+0x420>)
 8001790:	f001 fb4e 	bl	8002e30 <HAL_ADC_Start_DMA>
						while(!flag_adc)
 8001794:	bf00      	nop
 8001796:	4b3c      	ldr	r3, [pc, #240]	; (8001888 <get_vpp+0x424>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0fb      	beq.n	8001796 <get_vpp+0x332>
						{
						}
						flag_adc = 0;
 800179e:	4b3a      	ldr	r3, [pc, #232]	; (8001888 <get_vpp+0x424>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
			for(uint16_t i=0;i<256;i++)
 80017a4:	2300      	movs	r3, #0
 80017a6:	813b      	strh	r3, [r7, #8]
 80017a8:	e055      	b.n	8001856 <get_vpp+0x3f2>
			{
				adc3on.ADCf[i]=(float)(adc3on.ADCb[i])/(float)(4096.0)*3;
 80017aa:	893b      	ldrh	r3, [r7, #8]
 80017ac:	4a37      	ldr	r2, [pc, #220]	; (800188c <get_vpp+0x428>)
 80017ae:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	4413      	add	r3, r2
 80017b6:	889b      	ldrh	r3, [r3, #4]
 80017b8:	ee07 3a90 	vmov	s15, r3
 80017bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017c0:	eddf 6a33 	vldr	s13, [pc, #204]	; 8001890 <get_vpp+0x42c>
 80017c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017c8:	893b      	ldrh	r3, [r7, #8]
 80017ca:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80017ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d2:	4a2e      	ldr	r2, [pc, #184]	; (800188c <get_vpp+0x428>)
 80017d4:	3302      	adds	r3, #2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4413      	add	r3, r2
 80017da:	3304      	adds	r3, #4
 80017dc:	edc3 7a00 	vstr	s15, [r3]
				adc3on.maxx = (adc3on.maxx>adc3on.ADCf[i]? adc3on.maxx : adc3on.ADCf[i]);
 80017e0:	4b2a      	ldr	r3, [pc, #168]	; (800188c <get_vpp+0x428>)
 80017e2:	ed93 7a00 	vldr	s14, [r3]
 80017e6:	893b      	ldrh	r3, [r7, #8]
 80017e8:	4a28      	ldr	r2, [pc, #160]	; (800188c <get_vpp+0x428>)
 80017ea:	3302      	adds	r3, #2
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	4413      	add	r3, r2
 80017f0:	3304      	adds	r3, #4
 80017f2:	edd3 7a00 	vldr	s15, [r3]
 80017f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fe:	dd02      	ble.n	8001806 <get_vpp+0x3a2>
 8001800:	4b22      	ldr	r3, [pc, #136]	; (800188c <get_vpp+0x428>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	e006      	b.n	8001814 <get_vpp+0x3b0>
 8001806:	893b      	ldrh	r3, [r7, #8]
 8001808:	4a20      	ldr	r2, [pc, #128]	; (800188c <get_vpp+0x428>)
 800180a:	3302      	adds	r3, #2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	4413      	add	r3, r2
 8001810:	3304      	adds	r3, #4
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a1d      	ldr	r2, [pc, #116]	; (800188c <get_vpp+0x428>)
 8001816:	6013      	str	r3, [r2, #0]
				adc3on.minn = (adc3on.minn<adc3on.ADCf[i]? adc3on.minn : adc3on.ADCf[i]);
 8001818:	4b1c      	ldr	r3, [pc, #112]	; (800188c <get_vpp+0x428>)
 800181a:	ed93 7a01 	vldr	s14, [r3, #4]
 800181e:	893b      	ldrh	r3, [r7, #8]
 8001820:	4a1a      	ldr	r2, [pc, #104]	; (800188c <get_vpp+0x428>)
 8001822:	3302      	adds	r3, #2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	4413      	add	r3, r2
 8001828:	3304      	adds	r3, #4
 800182a:	edd3 7a00 	vldr	s15, [r3]
 800182e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001836:	d502      	bpl.n	800183e <get_vpp+0x3da>
 8001838:	4b14      	ldr	r3, [pc, #80]	; (800188c <get_vpp+0x428>)
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	e006      	b.n	800184c <get_vpp+0x3e8>
 800183e:	893b      	ldrh	r3, [r7, #8]
 8001840:	4a12      	ldr	r2, [pc, #72]	; (800188c <get_vpp+0x428>)
 8001842:	3302      	adds	r3, #2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	3304      	adds	r3, #4
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a0f      	ldr	r2, [pc, #60]	; (800188c <get_vpp+0x428>)
 800184e:	6053      	str	r3, [r2, #4]
			for(uint16_t i=0;i<256;i++)
 8001850:	893b      	ldrh	r3, [r7, #8]
 8001852:	3301      	adds	r3, #1
 8001854:	813b      	strh	r3, [r7, #8]
 8001856:	893b      	ldrh	r3, [r7, #8]
 8001858:	2bff      	cmp	r3, #255	; 0xff
 800185a:	d9a6      	bls.n	80017aa <get_vpp+0x346>
			}
			adc3on.vpp=adc3on.maxx-adc3on.minn;
 800185c:	4b0b      	ldr	r3, [pc, #44]	; (800188c <get_vpp+0x428>)
 800185e:	ed93 7a00 	vldr	s14, [r3]
 8001862:	4b0a      	ldr	r3, [pc, #40]	; (800188c <get_vpp+0x428>)
 8001864:	edd3 7a01 	vldr	s15, [r3, #4]
 8001868:	ee77 7a67 	vsub.f32	s15, s14, s15
 800186c:	4b07      	ldr	r3, [pc, #28]	; (800188c <get_vpp+0x428>)
 800186e:	edc3 7a02 	vstr	s15, [r3, #8]
			break;
 8001872:	bf00      	nop
		}
	}
	 return;
 8001874:	bf00      	nop
 8001876:	bf00      	nop
}
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200006c4 	.word	0x200006c4
 8001884:	200001a8 	.word	0x200001a8
 8001888:	200000a8 	.word	0x200000a8
 800188c:	200002b8 	.word	0x200002b8
 8001890:	45800000 	.word	0x45800000

08001894 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	flag_adc = 1;
 800189c:	4b04      	ldr	r3, [pc, #16]	; (80018b0 <HAL_ADC_ConvCpltCallback+0x1c>)
 800189e:	2201      	movs	r2, #1
 80018a0:	601a      	str	r2, [r3, #0]
}//
 80018a2:	bf00      	nop
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	200000a8 	.word	0x200000a8

080018b4 <init_adc_val>:

void init_adc_val(uint8_t flag)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
	switch(flag)
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	3b01      	subs	r3, #1
 80018c2:	2b03      	cmp	r3, #3
 80018c4:	d82b      	bhi.n	800191e <init_adc_val+0x6a>
 80018c6:	a201      	add	r2, pc, #4	; (adr r2, 80018cc <init_adc_val+0x18>)
 80018c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018cc:	080018dd 	.word	0x080018dd
 80018d0:	080018ed 	.word	0x080018ed
 80018d4:	080018fd 	.word	0x080018fd
 80018d8:	0800190d 	.word	0x0800190d
	{
		case 1:
			adc1.maxx = 0;
 80018dc:	4b13      	ldr	r3, [pc, #76]	; (800192c <init_adc_val+0x78>)
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
			adc1.minn = 999;
 80018e4:	4b11      	ldr	r3, [pc, #68]	; (800192c <init_adc_val+0x78>)
 80018e6:	4a12      	ldr	r2, [pc, #72]	; (8001930 <init_adc_val+0x7c>)
 80018e8:	605a      	str	r2, [r3, #4]
			break;
 80018ea:	e017      	b.n	800191c <init_adc_val+0x68>
		case 2:
			adc2.maxx = 0;
 80018ec:	4b11      	ldr	r3, [pc, #68]	; (8001934 <init_adc_val+0x80>)
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
			adc2.minn = 999;
 80018f4:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <init_adc_val+0x80>)
 80018f6:	4a0e      	ldr	r2, [pc, #56]	; (8001930 <init_adc_val+0x7c>)
 80018f8:	605a      	str	r2, [r3, #4]
			break;
 80018fa:	e00f      	b.n	800191c <init_adc_val+0x68>
		case 3:
			adc3off.maxx = 0;
 80018fc:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <init_adc_val+0x84>)
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
			adc3off.minn = 999;
 8001904:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <init_adc_val+0x84>)
 8001906:	4a0a      	ldr	r2, [pc, #40]	; (8001930 <init_adc_val+0x7c>)
 8001908:	605a      	str	r2, [r3, #4]
			break;
 800190a:	e007      	b.n	800191c <init_adc_val+0x68>
		case 4:
			adc3on.maxx = 0;
 800190c:	4b0b      	ldr	r3, [pc, #44]	; (800193c <init_adc_val+0x88>)
 800190e:	f04f 0200 	mov.w	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
			adc3on.minn = 999;
 8001914:	4b09      	ldr	r3, [pc, #36]	; (800193c <init_adc_val+0x88>)
 8001916:	4a06      	ldr	r2, [pc, #24]	; (8001930 <init_adc_val+0x7c>)
 8001918:	605a      	str	r2, [r3, #4]
			break;
 800191a:	bf00      	nop
	}
	return;
 800191c:	bf00      	nop
 800191e:	bf00      	nop
}
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	200008d0 	.word	0x200008d0
 8001930:	4479c000 	.word	0x4479c000
 8001934:	20000ee0 	.word	0x20000ee0
 8001938:	200014f0 	.word	0x200014f0
 800193c:	200002b8 	.word	0x200002b8

08001940 <getTrueADCResult>:

void getTrueADCResult(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
	Uin1 = gain1 * adc1.vpp;
 8001944:	4b22      	ldr	r3, [pc, #136]	; (80019d0 <getTrueADCResult+0x90>)
 8001946:	ed93 7a02 	vldr	s14, [r3, #8]
 800194a:	4b22      	ldr	r3, [pc, #136]	; (80019d4 <getTrueADCResult+0x94>)
 800194c:	edd3 7a00 	vldr	s15, [r3]
 8001950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001954:	4b20      	ldr	r3, [pc, #128]	; (80019d8 <getTrueADCResult+0x98>)
 8001956:	edc3 7a00 	vstr	s15, [r3]
	Uin2 = gain2 * adc2.vpp;
 800195a:	4b20      	ldr	r3, [pc, #128]	; (80019dc <getTrueADCResult+0x9c>)
 800195c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001960:	4b1f      	ldr	r3, [pc, #124]	; (80019e0 <getTrueADCResult+0xa0>)
 8001962:	edd3 7a00 	vldr	s15, [r3]
 8001966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800196a:	4b1e      	ldr	r3, [pc, #120]	; (80019e4 <getTrueADCResult+0xa4>)
 800196c:	edc3 7a00 	vstr	s15, [r3]
	Uo3AC = gain3off * adc3off.vpp;
 8001970:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <getTrueADCResult+0xa8>)
 8001972:	ed93 7a02 	vldr	s14, [r3, #8]
 8001976:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <getTrueADCResult+0xac>)
 8001978:	edd3 7a00 	vldr	s15, [r3]
 800197c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001980:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <getTrueADCResult+0xb0>)
 8001982:	edc3 7a00 	vstr	s15, [r3]
	Uo3DC = gain3off * adc3off.maxx - Uo3AC / 2;
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <getTrueADCResult+0xa8>)
 8001988:	ed93 7a00 	vldr	s14, [r3]
 800198c:	4b17      	ldr	r3, [pc, #92]	; (80019ec <getTrueADCResult+0xac>)
 800198e:	edd3 7a00 	vldr	s15, [r3]
 8001992:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001996:	4b16      	ldr	r3, [pc, #88]	; (80019f0 <getTrueADCResult+0xb0>)
 8001998:	edd3 6a00 	vldr	s13, [r3]
 800199c:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80019a0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80019a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <getTrueADCResult+0xb4>)
 80019aa:	edc3 7a00 	vstr	s15, [r3]
	Uo3ACRL = gain3on * adc3on.vpp;
 80019ae:	4b12      	ldr	r3, [pc, #72]	; (80019f8 <getTrueADCResult+0xb8>)
 80019b0:	ed93 7a02 	vldr	s14, [r3, #8]
 80019b4:	4b11      	ldr	r3, [pc, #68]	; (80019fc <getTrueADCResult+0xbc>)
 80019b6:	edd3 7a00 	vldr	s15, [r3]
 80019ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019be:	4b10      	ldr	r3, [pc, #64]	; (8001a00 <getTrueADCResult+0xc0>)
 80019c0:	edc3 7a00 	vstr	s15, [r3]
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	200008d0 	.word	0x200008d0
 80019d4:	20000004 	.word	0x20000004
 80019d8:	200002b4 	.word	0x200002b4
 80019dc:	20000ee0 	.word	0x20000ee0
 80019e0:	20000008 	.word	0x20000008
 80019e4:	20000edc 	.word	0x20000edc
 80019e8:	200014f0 	.word	0x200014f0
 80019ec:	2000000c 	.word	0x2000000c
 80019f0:	20001b00 	.word	0x20001b00
 80019f4:	20001afc 	.word	0x20001afc
 80019f8:	200002b8 	.word	0x200002b8
 80019fc:	20000010 	.word	0x20000010
 8001a00:	200008cc 	.word	0x200008cc

08001a04 <getRinAndRoutAndGainResult>:

void getRinAndRoutAndGainResult(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
	Rin = Uin2 / (Uin1 - Uin2) * 7500;
 8001a08:	4b20      	ldr	r3, [pc, #128]	; (8001a8c <getRinAndRoutAndGainResult+0x88>)
 8001a0a:	edd3 6a00 	vldr	s13, [r3]
 8001a0e:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <getRinAndRoutAndGainResult+0x8c>)
 8001a10:	ed93 7a00 	vldr	s14, [r3]
 8001a14:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <getRinAndRoutAndGainResult+0x88>)
 8001a16:	edd3 7a00 	vldr	s15, [r3]
 8001a1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a22:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001a94 <getRinAndRoutAndGainResult+0x90>
 8001a26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a2e:	ee17 2a90 	vmov	r2, s15
 8001a32:	4b19      	ldr	r3, [pc, #100]	; (8001a98 <getRinAndRoutAndGainResult+0x94>)
 8001a34:	601a      	str	r2, [r3, #0]
	Rout = (Uo3AC - Uo3ACRL) / Uo3ACRL * RL;
 8001a36:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <getRinAndRoutAndGainResult+0x98>)
 8001a38:	ed93 7a00 	vldr	s14, [r3]
 8001a3c:	4b18      	ldr	r3, [pc, #96]	; (8001aa0 <getRinAndRoutAndGainResult+0x9c>)
 8001a3e:	edd3 7a00 	vldr	s15, [r3]
 8001a42:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a46:	4b16      	ldr	r3, [pc, #88]	; (8001aa0 <getRinAndRoutAndGainResult+0x9c>)
 8001a48:	edd3 7a00 	vldr	s15, [r3]
 8001a4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a50:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <getRinAndRoutAndGainResult+0xa0>)
 8001a52:	edd3 7a00 	vldr	s15, [r3]
 8001a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a5e:	ee17 2a90 	vmov	r2, s15
 8001a62:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <getRinAndRoutAndGainResult+0xa4>)
 8001a64:	601a      	str	r2, [r3, #0]
	Gain = Uo3AC / Uin2;
 8001a66:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <getRinAndRoutAndGainResult+0x98>)
 8001a68:	edd3 6a00 	vldr	s13, [r3]
 8001a6c:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <getRinAndRoutAndGainResult+0x88>)
 8001a6e:	ed93 7a00 	vldr	s14, [r3]
 8001a72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a7a:	ee17 2a90 	vmov	r2, s15
 8001a7e:	4b0b      	ldr	r3, [pc, #44]	; (8001aac <getRinAndRoutAndGainResult+0xa8>)
 8001a80:	601a      	str	r2, [r3, #0]
}
 8001a82:	bf00      	nop
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	20000edc 	.word	0x20000edc
 8001a90:	200002b4 	.word	0x200002b4
 8001a94:	45ea6000 	.word	0x45ea6000
 8001a98:	200008c8 	.word	0x200008c8
 8001a9c:	20001b00 	.word	0x20001b00
 8001aa0:	200008cc 	.word	0x200008cc
 8001aa4:	20000000 	.word	0x20000000
 8001aa8:	200008c4 	.word	0x200008c4
 8001aac:	200002b0 	.word	0x200002b0

08001ab0 <getDetectNeed>:

void getDetectNeed(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
	Uo3AC = gain3off * adc3off.vpp;
 8001ab4:	4b28      	ldr	r3, [pc, #160]	; (8001b58 <getDetectNeed+0xa8>)
 8001ab6:	ed93 7a02 	vldr	s14, [r3, #8]
 8001aba:	4b28      	ldr	r3, [pc, #160]	; (8001b5c <getDetectNeed+0xac>)
 8001abc:	edd3 7a00 	vldr	s15, [r3]
 8001ac0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ac4:	4b26      	ldr	r3, [pc, #152]	; (8001b60 <getDetectNeed+0xb0>)
 8001ac6:	edc3 7a00 	vstr	s15, [r3]
	Uin1 = gain1 * adc1.vpp;
 8001aca:	4b26      	ldr	r3, [pc, #152]	; (8001b64 <getDetectNeed+0xb4>)
 8001acc:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ad0:	4b25      	ldr	r3, [pc, #148]	; (8001b68 <getDetectNeed+0xb8>)
 8001ad2:	edd3 7a00 	vldr	s15, [r3]
 8001ad6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ada:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <getDetectNeed+0xbc>)
 8001adc:	edc3 7a00 	vstr	s15, [r3]
	Uin2 = gain2 * adc2.vpp;
 8001ae0:	4b23      	ldr	r3, [pc, #140]	; (8001b70 <getDetectNeed+0xc0>)
 8001ae2:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ae6:	4b23      	ldr	r3, [pc, #140]	; (8001b74 <getDetectNeed+0xc4>)
 8001ae8:	edd3 7a00 	vldr	s15, [r3]
 8001aec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af0:	4b21      	ldr	r3, [pc, #132]	; (8001b78 <getDetectNeed+0xc8>)
 8001af2:	edc3 7a00 	vstr	s15, [r3]
	Uo3DC = gain3off * adc3off.maxx - Uo3AC / 2;
 8001af6:	4b18      	ldr	r3, [pc, #96]	; (8001b58 <getDetectNeed+0xa8>)
 8001af8:	ed93 7a00 	vldr	s14, [r3]
 8001afc:	4b17      	ldr	r3, [pc, #92]	; (8001b5c <getDetectNeed+0xac>)
 8001afe:	edd3 7a00 	vldr	s15, [r3]
 8001b02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b06:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <getDetectNeed+0xb0>)
 8001b08:	edd3 6a00 	vldr	s13, [r3]
 8001b0c:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001b10:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b18:	4b18      	ldr	r3, [pc, #96]	; (8001b7c <getDetectNeed+0xcc>)
 8001b1a:	edc3 7a00 	vstr	s15, [r3]
	Rin = Uin2 / (Uin1 - Uin2) * 7500;
 8001b1e:	4b16      	ldr	r3, [pc, #88]	; (8001b78 <getDetectNeed+0xc8>)
 8001b20:	edd3 6a00 	vldr	s13, [r3]
 8001b24:	4b11      	ldr	r3, [pc, #68]	; (8001b6c <getDetectNeed+0xbc>)
 8001b26:	ed93 7a00 	vldr	s14, [r3]
 8001b2a:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <getDetectNeed+0xc8>)
 8001b2c:	edd3 7a00 	vldr	s15, [r3]
 8001b30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b38:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001b80 <getDetectNeed+0xd0>
 8001b3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b44:	ee17 2a90 	vmov	r2, s15
 8001b48:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <getDetectNeed+0xd4>)
 8001b4a:	601a      	str	r2, [r3, #0]
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	200014f0 	.word	0x200014f0
 8001b5c:	2000000c 	.word	0x2000000c
 8001b60:	20001b00 	.word	0x20001b00
 8001b64:	200008d0 	.word	0x200008d0
 8001b68:	20000004 	.word	0x20000004
 8001b6c:	200002b4 	.word	0x200002b4
 8001b70:	20000ee0 	.word	0x20000ee0
 8001b74:	20000008 	.word	0x20000008
 8001b78:	20000edc 	.word	0x20000edc
 8001b7c:	20001afc 	.word	0x20001afc
 8001b80:	45ea6000 	.word	0x45ea6000
 8001b84:	200008c8 	.word	0x200008c8

08001b88 <getScanNeed>:

void getScanNeed()
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
	Uin2 = gain2 * adc2.vpp;
 8001b8c:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <getScanNeed+0x58>)
 8001b8e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b92:	4b14      	ldr	r3, [pc, #80]	; (8001be4 <getScanNeed+0x5c>)
 8001b94:	edd3 7a00 	vldr	s15, [r3]
 8001b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b9c:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <getScanNeed+0x60>)
 8001b9e:	edc3 7a00 	vstr	s15, [r3]
	Uo3AC = gain3off * adc3off.vpp;
 8001ba2:	4b12      	ldr	r3, [pc, #72]	; (8001bec <getScanNeed+0x64>)
 8001ba4:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <getScanNeed+0x68>)
 8001baa:	edd3 7a00 	vldr	s15, [r3]
 8001bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <getScanNeed+0x6c>)
 8001bb4:	edc3 7a00 	vstr	s15, [r3]
	Gain = Uo3AC / Uin2;
 8001bb8:	4b0e      	ldr	r3, [pc, #56]	; (8001bf4 <getScanNeed+0x6c>)
 8001bba:	edd3 6a00 	vldr	s13, [r3]
 8001bbe:	4b0a      	ldr	r3, [pc, #40]	; (8001be8 <getScanNeed+0x60>)
 8001bc0:	ed93 7a00 	vldr	s14, [r3]
 8001bc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bcc:	ee17 2a90 	vmov	r2, s15
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <getScanNeed+0x70>)
 8001bd2:	601a      	str	r2, [r3, #0]
	}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	20000ee0 	.word	0x20000ee0
 8001be4:	20000008 	.word	0x20000008
 8001be8:	20000edc 	.word	0x20000edc
 8001bec:	200014f0 	.word	0x200014f0
 8001bf0:	2000000c 	.word	0x2000000c
 8001bf4:	20001b00 	.word	0x20001b00
 8001bf8:	200002b0 	.word	0x200002b0

08001bfc <averageDetet>:

void averageDetet()
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
	unsigned int aveRin = 0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
	const int cir = 1;
 8001c06:	2301      	movs	r3, #1
 8001c08:	607b      	str	r3, [r7, #4]
	for(uint8_t i = 0; i < cir; i++)
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	72fb      	strb	r3, [r7, #11]
 8001c0e:	e016      	b.n	8001c3e <averageDetet+0x42>
	{
		HAL_Delay(1000);
 8001c10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c14:	f001 f8a4 	bl	8002d60 <HAL_Delay>
		get_vpp(1);
 8001c18:	2001      	movs	r0, #1
 8001c1a:	f7ff fc23 	bl	8001464 <get_vpp>
		get_vpp(2);
 8001c1e:	2002      	movs	r0, #2
 8001c20:	f7ff fc20 	bl	8001464 <get_vpp>
		get_vpp(3);
 8001c24:	2003      	movs	r0, #3
 8001c26:	f7ff fc1d 	bl	8001464 <get_vpp>
		getDetectNeed();
 8001c2a:	f7ff ff41 	bl	8001ab0 <getDetectNeed>
		aveRin+=Rin;
 8001c2e:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <averageDetet+0x60>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	4413      	add	r3, r2
 8001c36:	60fb      	str	r3, [r7, #12]
	for(uint8_t i = 0; i < cir; i++)
 8001c38:	7afb      	ldrb	r3, [r7, #11]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	72fb      	strb	r3, [r7, #11]
 8001c3e:	7afb      	ldrb	r3, [r7, #11]
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	dce4      	bgt.n	8001c10 <averageDetet+0x14>
	}
	Rin = aveRin/cir;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4e:	4a03      	ldr	r2, [pc, #12]	; (8001c5c <averageDetet+0x60>)
 8001c50:	6013      	str	r3, [r2, #0]
}
 8001c52:	bf00      	nop
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	200008c8 	.word	0x200008c8

08001c60 <checkError>:


void checkError()
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
	AD9833_WaveSeting(1000,0,SIN_WAVE,0 );
 8001c64:	2200      	movs	r2, #0
 8001c66:	2102      	movs	r1, #2
 8001c68:	2000      	movs	r0, #0
 8001c6a:	ed9f 0a79 	vldr	s0, [pc, #484]	; 8001e50 <checkError+0x1f0>
 8001c6e:	f000 ff4b 	bl	8002b08 <AD9833_WaveSeting>
	HMI_Send("page Detect");
 8001c72:	4878      	ldr	r0, [pc, #480]	; (8001e54 <checkError+0x1f4>)
 8001c74:	f000 ffd0 	bl	8002c18 <HMI_Send>
	HAL_TIM_Base_Stop(&htim2);
 8001c78:	4877      	ldr	r0, [pc, #476]	; (8001e58 <checkError+0x1f8>)
 8001c7a:	f003 f893 	bl	8004da4 <HAL_TIM_Base_Stop>
	TIM2->ARR = 4000;
 8001c7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c82:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001c86:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_TIM_Base_Start(&htim2);
 8001c88:	4873      	ldr	r0, [pc, #460]	; (8001e58 <checkError+0x1f8>)
 8001c8a:	f003 f823 	bl	8004cd4 <HAL_TIM_Base_Start>
	HAL_Delay(1000);
 8001c8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c92:	f001 f865 	bl	8002d60 <HAL_Delay>

	RLoad_UnCarry;
 8001c96:	2200      	movs	r2, #0
 8001c98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c9c:	486f      	ldr	r0, [pc, #444]	; (8001e5c <checkError+0x1fc>)
 8001c9e:	f002 fb3b 	bl	8004318 <HAL_GPIO_WritePin>
	get_vpp(1);
 8001ca2:	2001      	movs	r0, #1
 8001ca4:	f7ff fbde 	bl	8001464 <get_vpp>
	get_vpp(2);
 8001ca8:	2002      	movs	r0, #2
 8001caa:	f7ff fbdb 	bl	8001464 <get_vpp>
	get_vpp(3);
 8001cae:	2003      	movs	r0, #3
 8001cb0:	f7ff fbd8 	bl	8001464 <get_vpp>

	getDetectNeed();
 8001cb4:	f7ff fefc 	bl	8001ab0 <getDetectNeed>
	HAL_Delay(1000);
 8001cb8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cbc:	f001 f850 	bl	8002d60 <HAL_Delay>

	if (Uo3DC > 8 || Uo3DC < 7)
 8001cc0:	4b67      	ldr	r3, [pc, #412]	; (8001e60 <checkError+0x200>)
 8001cc2:	edd3 7a00 	vldr	s15, [r3]
 8001cc6:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8001cca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd2:	dc09      	bgt.n	8001ce8 <checkError+0x88>
 8001cd4:	4b62      	ldr	r3, [pc, #392]	; (8001e60 <checkError+0x200>)
 8001cd6:	edd3 7a00 	vldr	s15, [r3]
 8001cda:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8001cde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce6:	d54c      	bpl.n	8001d82 <checkError+0x122>
	{
		if (Rin > 13000) HMI_Send("t0.txt=\"R1 open\"");
 8001ce8:	4b5e      	ldr	r3, [pc, #376]	; (8001e64 <checkError+0x204>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d903      	bls.n	8001cfc <checkError+0x9c>
 8001cf4:	485c      	ldr	r0, [pc, #368]	; (8001e68 <checkError+0x208>)
 8001cf6:	f000 ff8f 	bl	8002c18 <HMI_Send>
 8001cfa:	e0a2      	b.n	8001e42 <checkError+0x1e2>
		else if (Rin > 7000) HMI_Send("t0.txt=\"R4 open\"");
 8001cfc:	4b59      	ldr	r3, [pc, #356]	; (8001e64 <checkError+0x204>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d903      	bls.n	8001d10 <checkError+0xb0>
 8001d08:	4858      	ldr	r0, [pc, #352]	; (8001e6c <checkError+0x20c>)
 8001d0a:	f000 ff85 	bl	8002c18 <HMI_Send>
		if (Rin > 13000) HMI_Send("t0.txt=\"R1 open\"");
 8001d0e:	e098      	b.n	8001e42 <checkError+0x1e2>
		else if (Rin > 2000) HMI_Send("t0.txt=\"R3 short\"");
 8001d10:	4b54      	ldr	r3, [pc, #336]	; (8001e64 <checkError+0x204>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001d18:	d903      	bls.n	8001d22 <checkError+0xc2>
 8001d1a:	4855      	ldr	r0, [pc, #340]	; (8001e70 <checkError+0x210>)
 8001d1c:	f000 ff7c 	bl	8002c18 <HMI_Send>
		if (Rin > 13000) HMI_Send("t0.txt=\"R1 open\"");
 8001d20:	e08f      	b.n	8001e42 <checkError+0x1e2>
		else if(Uo3DC > 11)
 8001d22:	4b4f      	ldr	r3, [pc, #316]	; (8001e60 <checkError+0x200>)
 8001d24:	edd3 7a00 	vldr	s15, [r3]
 8001d28:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8001d2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d34:	dd0b      	ble.n	8001d4e <checkError+0xee>
		{
			if(Rin > 200)	HMI_Send("t0.txt=\"R1 short\"");
 8001d36:	4b4b      	ldr	r3, [pc, #300]	; (8001e64 <checkError+0x204>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2bc8      	cmp	r3, #200	; 0xc8
 8001d3c:	d903      	bls.n	8001d46 <checkError+0xe6>
 8001d3e:	484d      	ldr	r0, [pc, #308]	; (8001e74 <checkError+0x214>)
 8001d40:	f000 ff6a 	bl	8002c18 <HMI_Send>
		if (Rin > 13000) HMI_Send("t0.txt=\"R1 open\"");
 8001d44:	e07d      	b.n	8001e42 <checkError+0x1e2>
			else	HMI_Send("t0.txt=\"R2 short\"");
 8001d46:	484c      	ldr	r0, [pc, #304]	; (8001e78 <checkError+0x218>)
 8001d48:	f000 ff66 	bl	8002c18 <HMI_Send>
		if (Rin > 13000) HMI_Send("t0.txt=\"R1 open\"");
 8001d4c:	e079      	b.n	8001e42 <checkError+0x1e2>
		}
		else if(Uo3DC > 4)	HMI_Send("t0.txt=\"R2 open\"");
 8001d4e:	4b44      	ldr	r3, [pc, #272]	; (8001e60 <checkError+0x200>)
 8001d50:	edd3 7a00 	vldr	s15, [r3]
 8001d54:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001d58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d60:	dd03      	ble.n	8001d6a <checkError+0x10a>
 8001d62:	4846      	ldr	r0, [pc, #280]	; (8001e7c <checkError+0x21c>)
 8001d64:	f000 ff58 	bl	8002c18 <HMI_Send>
		if (Rin > 13000) HMI_Send("t0.txt=\"R1 open\"");
 8001d68:	e06b      	b.n	8001e42 <checkError+0x1e2>
		else if(Rin > 185)	HMI_Send("t0.txt=\"R3 open\"");
 8001d6a:	4b3e      	ldr	r3, [pc, #248]	; (8001e64 <checkError+0x204>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2bb9      	cmp	r3, #185	; 0xb9
 8001d70:	d903      	bls.n	8001d7a <checkError+0x11a>
 8001d72:	4843      	ldr	r0, [pc, #268]	; (8001e80 <checkError+0x220>)
 8001d74:	f000 ff50 	bl	8002c18 <HMI_Send>
		if (Rin > 13000) HMI_Send("t0.txt=\"R1 open\"");
 8001d78:	e063      	b.n	8001e42 <checkError+0x1e2>
		else HMI_Send("t0.txt=\"R4 short\"");
 8001d7a:	4842      	ldr	r0, [pc, #264]	; (8001e84 <checkError+0x224>)
 8001d7c:	f000 ff4c 	bl	8002c18 <HMI_Send>
		if (Rin > 13000) HMI_Send("t0.txt=\"R1 open\"");
 8001d80:	e05f      	b.n	8001e42 <checkError+0x1e2>
	}
	else if (Rin < 2700 || Rin > 3000)
 8001d82:	4b38      	ldr	r3, [pc, #224]	; (8001e64 <checkError+0x204>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f640 228b 	movw	r2, #2699	; 0xa8b
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d905      	bls.n	8001d9a <checkError+0x13a>
 8001d8e:	4b35      	ldr	r3, [pc, #212]	; (8001e64 <checkError+0x204>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d917      	bls.n	8001dca <checkError+0x16a>
	{
		if (Rin < 0 || Rin > 50000) HMI_Send("t0.txt=\"C1 open\"");
 8001d9a:	4b32      	ldr	r3, [pc, #200]	; (8001e64 <checkError+0x204>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d903      	bls.n	8001dae <checkError+0x14e>
 8001da6:	4838      	ldr	r0, [pc, #224]	; (8001e88 <checkError+0x228>)
 8001da8:	f000 ff36 	bl	8002c18 <HMI_Send>
 8001dac:	e049      	b.n	8001e42 <checkError+0x1e2>
		else if(Rin > 7000)	HMI_Send("t0.txt=\"C2 open\"");
 8001dae:	4b2d      	ldr	r3, [pc, #180]	; (8001e64 <checkError+0x204>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d903      	bls.n	8001dc2 <checkError+0x162>
 8001dba:	4834      	ldr	r0, [pc, #208]	; (8001e8c <checkError+0x22c>)
 8001dbc:	f000 ff2c 	bl	8002c18 <HMI_Send>
		if (Rin < 0 || Rin > 50000) HMI_Send("t0.txt=\"C1 open\"");
 8001dc0:	e03f      	b.n	8001e42 <checkError+0x1e2>
		else HMI_Send("t0.txt=\"C2 double\"");
 8001dc2:	4833      	ldr	r0, [pc, #204]	; (8001e90 <checkError+0x230>)
 8001dc4:	f000 ff28 	bl	8002c18 <HMI_Send>
		if (Rin < 0 || Rin > 50000) HMI_Send("t0.txt=\"C1 open\"");
 8001dc8:	e03b      	b.n	8001e42 <checkError+0x1e2>
	}
	else
	{
		AD9833_WaveSeting(300000,0,SIN_WAVE,0 );
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2102      	movs	r1, #2
 8001dce:	2000      	movs	r0, #0
 8001dd0:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8001e94 <checkError+0x234>
 8001dd4:	f000 fe98 	bl	8002b08 <AD9833_WaveSeting>
		HAL_TIM_Base_Stop(&htim2);
 8001dd8:	481f      	ldr	r0, [pc, #124]	; (8001e58 <checkError+0x1f8>)
 8001dda:	f002 ffe3 	bl	8004da4 <HAL_TIM_Base_Stop>
		TIM2->ARR = 93;//200000   68
 8001dde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001de2:	225d      	movs	r2, #93	; 0x5d
 8001de4:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_Base_Start(&htim2);
 8001de6:	481c      	ldr	r0, [pc, #112]	; (8001e58 <checkError+0x1f8>)
 8001de8:	f002 ff74 	bl	8004cd4 <HAL_TIM_Base_Start>
//		get_vpp(1);
//		get_vpp(2);
//		get_vpp(3);
//		getDetectNeed();
		averageDetet();
 8001dec:	f7ff ff06 	bl	8001bfc <averageDetet>
		if (Rin < 1000)
 8001df0:	4b1c      	ldr	r3, [pc, #112]	; (8001e64 <checkError+0x204>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001df8:	d220      	bcs.n	8001e3c <checkError+0x1dc>
		{
			AD9833_WaveSeting(30,0,SIN_WAVE,0 );
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2102      	movs	r1, #2
 8001dfe:	2000      	movs	r0, #0
 8001e00:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8001e04:	f000 fe80 	bl	8002b08 <AD9833_WaveSeting>
			HAL_TIM_Base_Stop(&htim2);
 8001e08:	4813      	ldr	r0, [pc, #76]	; (8001e58 <checkError+0x1f8>)
 8001e0a:	f002 ffcb 	bl	8004da4 <HAL_TIM_Base_Stop>
			TIM2->ARR = 300000;//
 8001e0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e12:	4a21      	ldr	r2, [pc, #132]	; (8001e98 <checkError+0x238>)
 8001e14:	62da      	str	r2, [r3, #44]	; 0x2c
			HAL_TIM_Base_Start(&htim2);
 8001e16:	4810      	ldr	r0, [pc, #64]	; (8001e58 <checkError+0x1f8>)
 8001e18:	f002 ff5c 	bl	8004cd4 <HAL_TIM_Base_Start>
//			get_vpp(1);
//			get_vpp(2);
//			get_vpp(3);
//			getDetectNeed();
			averageDetet();
 8001e1c:	f7ff feee 	bl	8001bfc <averageDetet>
			if (Rin > 9350)  HMI_Send("t0.txt=\"C3 open\"");
 8001e20:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <checkError+0x204>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f242 4286 	movw	r2, #9350	; 0x2486
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d903      	bls.n	8001e34 <checkError+0x1d4>
 8001e2c:	481b      	ldr	r0, [pc, #108]	; (8001e9c <checkError+0x23c>)
 8001e2e:	f000 fef3 	bl	8002c18 <HMI_Send>
 8001e32:	e006      	b.n	8001e42 <checkError+0x1e2>
			else HMI_Send("t0.txt=\"C1 double\"");
 8001e34:	481a      	ldr	r0, [pc, #104]	; (8001ea0 <checkError+0x240>)
 8001e36:	f000 feef 	bl	8002c18 <HMI_Send>
 8001e3a:	e002      	b.n	8001e42 <checkError+0x1e2>
		}
		else
		{
			HMI_Send("t0.txt=\"C3 double\"");
 8001e3c:	4819      	ldr	r0, [pc, #100]	; (8001ea4 <checkError+0x244>)
 8001e3e:	f000 feeb 	bl	8002c18 <HMI_Send>
		}
	}
	HAL_Delay(2000);
 8001e42:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e46:	f000 ff8b 	bl	8002d60 <HAL_Delay>
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	447a0000 	.word	0x447a0000
 8001e54:	080069d8 	.word	0x080069d8
 8001e58:	20001b04 	.word	0x20001b04
 8001e5c:	40020800 	.word	0x40020800
 8001e60:	20001afc 	.word	0x20001afc
 8001e64:	200008c8 	.word	0x200008c8
 8001e68:	080069e4 	.word	0x080069e4
 8001e6c:	080069f8 	.word	0x080069f8
 8001e70:	08006a0c 	.word	0x08006a0c
 8001e74:	08006a20 	.word	0x08006a20
 8001e78:	08006a34 	.word	0x08006a34
 8001e7c:	08006a48 	.word	0x08006a48
 8001e80:	08006a5c 	.word	0x08006a5c
 8001e84:	08006a70 	.word	0x08006a70
 8001e88:	08006a84 	.word	0x08006a84
 8001e8c:	08006a98 	.word	0x08006a98
 8001e90:	08006aac 	.word	0x08006aac
 8001e94:	48927c00 	.word	0x48927c00
 8001e98:	000493e0 	.word	0x000493e0
 8001e9c:	08006ac0 	.word	0x08006ac0
 8001ea0:	08006ad4 	.word	0x08006ad4
 8001ea4:	08006ae8 	.word	0x08006ae8

08001ea8 <getvalue>:

void getvalue()
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Stop(&htim2);
 8001eae:	4873      	ldr	r0, [pc, #460]	; (800207c <getvalue+0x1d4>)
 8001eb0:	f002 ff78 	bl	8004da4 <HAL_TIM_Base_Stop>
	  TIM2->ARR = 4000;
 8001eb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001eb8:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001ebc:	62da      	str	r2, [r3, #44]	; 0x2c
	  HAL_TIM_Base_Start(&htim2);
 8001ebe:	486f      	ldr	r0, [pc, #444]	; (800207c <getvalue+0x1d4>)
 8001ec0:	f002 ff08 	bl	8004cd4 <HAL_TIM_Base_Start>
	  AD9833_WaveSeting(1000,0,SIN_WAVE,0 );
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	2102      	movs	r1, #2
 8001ec8:	2000      	movs	r0, #0
 8001eca:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8002080 <getvalue+0x1d8>
 8001ece:	f000 fe1b 	bl	8002b08 <AD9833_WaveSeting>

	  RLoad_UnCarry;
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ed8:	486a      	ldr	r0, [pc, #424]	; (8002084 <getvalue+0x1dc>)
 8001eda:	f002 fa1d 	bl	8004318 <HAL_GPIO_WritePin>
	  HAL_Delay(2000);
 8001ede:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001ee2:	f000 ff3d 	bl	8002d60 <HAL_Delay>
	  get_vpp(1);
 8001ee6:	2001      	movs	r0, #1
 8001ee8:	f7ff fabc 	bl	8001464 <get_vpp>
	  get_vpp(2);
 8001eec:	2002      	movs	r0, #2
 8001eee:	f7ff fab9 	bl	8001464 <get_vpp>
	  get_vpp(3);
 8001ef2:	2003      	movs	r0, #3
 8001ef4:	f7ff fab6 	bl	8001464 <get_vpp>

	  RLoad_Carry;
 8001ef8:	2201      	movs	r2, #1
 8001efa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001efe:	4861      	ldr	r0, [pc, #388]	; (8002084 <getvalue+0x1dc>)
 8001f00:	f002 fa0a 	bl	8004318 <HAL_GPIO_WritePin>
	  HAL_Delay(2000);
 8001f04:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001f08:	f000 ff2a 	bl	8002d60 <HAL_Delay>
	  get_vpp(4);
 8001f0c:	2004      	movs	r0, #4
 8001f0e:	f7ff faa9 	bl	8001464 <get_vpp>
	  getTrueADCResult();
 8001f12:	f7ff fd15 	bl	8001940 <getTrueADCResult>

	  getRinAndRoutAndGainResult();
 8001f16:	f7ff fd75 	bl	8001a04 <getRinAndRoutAndGainResult>

	  //HAL_Delay(2000);

	  int Conv;
	  HMI_Send("page Character");
 8001f1a:	485b      	ldr	r0, [pc, #364]	; (8002088 <getvalue+0x1e0>)
 8001f1c:	f000 fe7c 	bl	8002c18 <HMI_Send>
	  HAL_Delay(1000);
 8001f20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f24:	f000 ff1c 	bl	8002d60 <HAL_Delay>

	  Conv = ceil(adc1.vpp);
 8001f28:	4b58      	ldr	r3, [pc, #352]	; (800208c <getvalue+0x1e4>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7fe fb03 	bl	8000538 <__aeabi_f2d>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	ec43 2b10 	vmov	d0, r2, r3
 8001f3a:	f004 fcbd 	bl	80068b8 <ceil>
 8001f3e:	ec53 2b10 	vmov	r2, r3, d0
 8001f42:	4610      	mov	r0, r2
 8001f44:	4619      	mov	r1, r3
 8001f46:	f7fe fde9 	bl	8000b1c <__aeabi_d2iz>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	607b      	str	r3, [r7, #4]
	  HMI_Send("t0.txt=\"Uin1=%d\"",Conv);
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	484f      	ldr	r0, [pc, #316]	; (8002090 <getvalue+0x1e8>)
 8001f52:	f000 fe61 	bl	8002c18 <HMI_Send>
	  HAL_Delay(1000);
 8001f56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f5a:	f000 ff01 	bl	8002d60 <HAL_Delay>
	  Conv = ceil(adc2.vpp);
 8001f5e:	4b4d      	ldr	r3, [pc, #308]	; (8002094 <getvalue+0x1ec>)
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe fae8 	bl	8000538 <__aeabi_f2d>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	ec43 2b10 	vmov	d0, r2, r3
 8001f70:	f004 fca2 	bl	80068b8 <ceil>
 8001f74:	ec53 2b10 	vmov	r2, r3, d0
 8001f78:	4610      	mov	r0, r2
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	f7fe fdce 	bl	8000b1c <__aeabi_d2iz>
 8001f80:	4603      	mov	r3, r0
 8001f82:	607b      	str	r3, [r7, #4]
	  HMI_Send("t1.txt=\"Uin2=%d\"",Conv);
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	4844      	ldr	r0, [pc, #272]	; (8002098 <getvalue+0x1f0>)
 8001f88:	f000 fe46 	bl	8002c18 <HMI_Send>
	  HAL_Delay(1000);
 8001f8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f90:	f000 fee6 	bl	8002d60 <HAL_Delay>
	  Conv = ceil(adc3off.vpp);
 8001f94:	4b41      	ldr	r3, [pc, #260]	; (800209c <getvalue+0x1f4>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe facd 	bl	8000538 <__aeabi_f2d>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	ec43 2b10 	vmov	d0, r2, r3
 8001fa6:	f004 fc87 	bl	80068b8 <ceil>
 8001faa:	ec53 2b10 	vmov	r2, r3, d0
 8001fae:	4610      	mov	r0, r2
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f7fe fdb3 	bl	8000b1c <__aeabi_d2iz>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	607b      	str	r3, [r7, #4]
	  HMI_Send("t2.txt=\"Uo3AC=%d\"",Conv);
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	4838      	ldr	r0, [pc, #224]	; (80020a0 <getvalue+0x1f8>)
 8001fbe:	f000 fe2b 	bl	8002c18 <HMI_Send>
	  HAL_Delay(1000);
 8001fc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fc6:	f000 fecb 	bl	8002d60 <HAL_Delay>
	  Conv =ceil(adc3on.vpp);
 8001fca:	4b36      	ldr	r3, [pc, #216]	; (80020a4 <getvalue+0x1fc>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7fe fab2 	bl	8000538 <__aeabi_f2d>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	ec43 2b10 	vmov	d0, r2, r3
 8001fdc:	f004 fc6c 	bl	80068b8 <ceil>
 8001fe0:	ec53 2b10 	vmov	r2, r3, d0
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f7fe fd98 	bl	8000b1c <__aeabi_d2iz>
 8001fec:	4603      	mov	r3, r0
 8001fee:	607b      	str	r3, [r7, #4]
	  HMI_Send("t3.txt=\"Uo3ACRL=%d\"",Conv);
 8001ff0:	6879      	ldr	r1, [r7, #4]
 8001ff2:	482d      	ldr	r0, [pc, #180]	; (80020a8 <getvalue+0x200>)
 8001ff4:	f000 fe10 	bl	8002c18 <HMI_Send>
	  HAL_Delay(1000);
 8001ff8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ffc:	f000 feb0 	bl	8002d60 <HAL_Delay>
	  Conv =ceil(Uo3DC);
 8002000:	4b2a      	ldr	r3, [pc, #168]	; (80020ac <getvalue+0x204>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4618      	mov	r0, r3
 8002006:	f7fe fa97 	bl	8000538 <__aeabi_f2d>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	ec43 2b10 	vmov	d0, r2, r3
 8002012:	f004 fc51 	bl	80068b8 <ceil>
 8002016:	ec53 2b10 	vmov	r2, r3, d0
 800201a:	4610      	mov	r0, r2
 800201c:	4619      	mov	r1, r3
 800201e:	f7fe fd7d 	bl	8000b1c <__aeabi_d2iz>
 8002022:	4603      	mov	r3, r0
 8002024:	607b      	str	r3, [r7, #4]
	  HMI_Send("t4.txt=\"Uo3DC=%d\"",Conv);
 8002026:	6879      	ldr	r1, [r7, #4]
 8002028:	4821      	ldr	r0, [pc, #132]	; (80020b0 <getvalue+0x208>)
 800202a:	f000 fdf5 	bl	8002c18 <HMI_Send>
	  HAL_Delay(4000);
 800202e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8002032:	f000 fe95 	bl	8002d60 <HAL_Delay>

	  HMI_Send("t0.txt=\"Rin=%d\"",Rin);
 8002036:	4b1f      	ldr	r3, [pc, #124]	; (80020b4 <getvalue+0x20c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4619      	mov	r1, r3
 800203c:	481e      	ldr	r0, [pc, #120]	; (80020b8 <getvalue+0x210>)
 800203e:	f000 fdeb 	bl	8002c18 <HMI_Send>
	  HAL_Delay(1000);
 8002042:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002046:	f000 fe8b 	bl	8002d60 <HAL_Delay>
	  HMI_Send("t1.txt=\"Rout=%d\"",Rout);
 800204a:	4b1c      	ldr	r3, [pc, #112]	; (80020bc <getvalue+0x214>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4619      	mov	r1, r3
 8002050:	481b      	ldr	r0, [pc, #108]	; (80020c0 <getvalue+0x218>)
 8002052:	f000 fde1 	bl	8002c18 <HMI_Send>
	  HAL_Delay(1000);
 8002056:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800205a:	f000 fe81 	bl	8002d60 <HAL_Delay>
	  HMI_Send("t2.txt=\"Gain=%d\"",Gain);
 800205e:	4b19      	ldr	r3, [pc, #100]	; (80020c4 <getvalue+0x21c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4619      	mov	r1, r3
 8002064:	4818      	ldr	r0, [pc, #96]	; (80020c8 <getvalue+0x220>)
 8002066:	f000 fdd7 	bl	8002c18 <HMI_Send>
	  HAL_Delay(4000);
 800206a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800206e:	f000 fe77 	bl	8002d60 <HAL_Delay>
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20001b04 	.word	0x20001b04
 8002080:	447a0000 	.word	0x447a0000
 8002084:	40020800 	.word	0x40020800
 8002088:	08006afc 	.word	0x08006afc
 800208c:	200008d0 	.word	0x200008d0
 8002090:	08006b0c 	.word	0x08006b0c
 8002094:	20000ee0 	.word	0x20000ee0
 8002098:	08006b20 	.word	0x08006b20
 800209c:	200014f0 	.word	0x200014f0
 80020a0:	08006b34 	.word	0x08006b34
 80020a4:	200002b8 	.word	0x200002b8
 80020a8:	08006b48 	.word	0x08006b48
 80020ac:	20001afc 	.word	0x20001afc
 80020b0:	08006b5c 	.word	0x08006b5c
 80020b4:	200008c8 	.word	0x200008c8
 80020b8:	08006b70 	.word	0x08006b70
 80020bc:	200008c4 	.word	0x200008c4
 80020c0:	08006b80 	.word	0x08006b80
 80020c4:	200002b0 	.word	0x200002b0
 80020c8:	08006b94 	.word	0x08006b94
 80020cc:	00000000 	.word	0x00000000

080020d0 <ScanFreq>:

void ScanFreq()
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	f5ad 7d50 	sub.w	sp, sp, #832	; 0x340
 80020d6:	af00      	add	r7, sp, #0
	int Freq=30, Conv, Max=0, n=0, array[200], dB, Freq_HIGH=30, i;
 80020d8:	231e      	movs	r3, #30
 80020da:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 80020de:	2300      	movs	r3, #0
 80020e0:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
 80020e4:	2300      	movs	r3, #0
 80020e6:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 80020ea:	231e      	movs	r3, #30
 80020ec:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
	HMI_Send("page Curve");//
 80020f0:	48bf      	ldr	r0, [pc, #764]	; (80023f0 <ScanFreq+0x320>)
 80020f2:	f000 fd91 	bl	8002c18 <HMI_Send>
	HMI_Send("cle 1,0");
 80020f6:	48bf      	ldr	r0, [pc, #764]	; (80023f4 <ScanFreq+0x324>)
 80020f8:	f000 fd8e 	bl	8002c18 <HMI_Send>
	RLoad_UnCarry;
 80020fc:	2200      	movs	r2, #0
 80020fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002102:	48bd      	ldr	r0, [pc, #756]	; (80023f8 <ScanFreq+0x328>)
 8002104:	f002 f908 	bl	8004318 <HAL_GPIO_WritePin>
	 while(Freq<291000)
 8002108:	e0da      	b.n	80022c0 <ScanFreq+0x1f0>
	 {
		 AD9833_WaveSeting(Freq,0,SIN_WAVE,0 );
 800210a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800210e:	ee07 3a90 	vmov	s15, r3
 8002112:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002116:	2200      	movs	r2, #0
 8002118:	2102      	movs	r1, #2
 800211a:	2000      	movs	r0, #0
 800211c:	eeb0 0a67 	vmov.f32	s0, s15
 8002120:	f000 fcf2 	bl	8002b08 <AD9833_WaveSeting>
		 HAL_TIM_Base_Stop(&htim2);
 8002124:	48b5      	ldr	r0, [pc, #724]	; (80023fc <ScanFreq+0x32c>)
 8002126:	f002 fe3d 	bl	8004da4 <HAL_TIM_Base_Stop>
		 if(Freq<1000)
 800212a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800212e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002132:	da11      	bge.n	8002158 <ScanFreq+0x88>
		 {
			 divide = 84000000/(10*Freq);
 8002134:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 8002138:	4613      	mov	r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	4413      	add	r3, r2
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	461a      	mov	r2, r3
 8002142:	4baf      	ldr	r3, [pc, #700]	; (8002400 <ScanFreq+0x330>)
 8002144:	fb93 f3f2 	sdiv	r3, r3, r2
 8002148:	4aae      	ldr	r2, [pc, #696]	; (8002404 <ScanFreq+0x334>)
 800214a:	6013      	str	r3, [r2, #0]
			 Freq+=100;
 800214c:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 8002150:	3364      	adds	r3, #100	; 0x64
 8002152:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 8002156:	e085      	b.n	8002264 <ScanFreq+0x194>
		 }//10
		 else if(Freq<100000)
 8002158:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800215c:	4aaa      	ldr	r2, [pc, #680]	; (8002408 <ScanFreq+0x338>)
 800215e:	4293      	cmp	r3, r2
 8002160:	dc12      	bgt.n	8002188 <ScanFreq+0xb8>
		 {
		   divide = 84000000/(10*Freq);
 8002162:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 8002166:	4613      	mov	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	461a      	mov	r2, r3
 8002170:	4ba3      	ldr	r3, [pc, #652]	; (8002400 <ScanFreq+0x330>)
 8002172:	fb93 f3f2 	sdiv	r3, r3, r2
 8002176:	4aa3      	ldr	r2, [pc, #652]	; (8002404 <ScanFreq+0x334>)
 8002178:	6013      	str	r3, [r2, #0]
		   Freq+=3000;
 800217a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800217e:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002182:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 8002186:	e06d      	b.n	8002264 <ScanFreq+0x194>
		 }//33
		 else if(Freq<160000)
 8002188:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800218c:	4a9f      	ldr	r2, [pc, #636]	; (800240c <ScanFreq+0x33c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	dc10      	bgt.n	80021b4 <ScanFreq+0xe4>
		 {
			 divide = 84000000/(7*Freq);//7.3
 8002192:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
 8002196:	4613      	mov	r3, r2
 8002198:	00db      	lsls	r3, r3, #3
 800219a:	1a9b      	subs	r3, r3, r2
 800219c:	4a98      	ldr	r2, [pc, #608]	; (8002400 <ScanFreq+0x330>)
 800219e:	fb92 f3f3 	sdiv	r3, r2, r3
 80021a2:	4a98      	ldr	r2, [pc, #608]	; (8002404 <ScanFreq+0x334>)
 80021a4:	6013      	str	r3, [r2, #0]
			 Freq+=1000;
 80021a6:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80021aa:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80021ae:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 80021b2:	e057      	b.n	8002264 <ScanFreq+0x194>
		 }//60
		 else if(Freq<200000)
 80021b4:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80021b8:	4a95      	ldr	r2, [pc, #596]	; (8002410 <ScanFreq+0x340>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	dc1f      	bgt.n	80021fe <ScanFreq+0x12e>
		 {
			 divide = 84000000/(5.3*Freq);//6.5
 80021be:	f8d7 033c 	ldr.w	r0, [r7, #828]	; 0x33c
 80021c2:	f7fe f9a7 	bl	8000514 <__aeabi_i2d>
 80021c6:	a382      	add	r3, pc, #520	; (adr r3, 80023d0 <ScanFreq+0x300>)
 80021c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021cc:	f7fe fa0c 	bl	80005e8 <__aeabi_dmul>
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	a180      	add	r1, pc, #512	; (adr r1, 80023d8 <ScanFreq+0x308>)
 80021d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80021da:	f7fe fb2f 	bl	800083c <__aeabi_ddiv>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	4610      	mov	r0, r2
 80021e4:	4619      	mov	r1, r3
 80021e6:	f7fe fc99 	bl	8000b1c <__aeabi_d2iz>
 80021ea:	4603      	mov	r3, r0
 80021ec:	4a85      	ldr	r2, [pc, #532]	; (8002404 <ScanFreq+0x334>)
 80021ee:	6013      	str	r3, [r2, #0]
			 Freq+=2000;
 80021f0:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80021f4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80021f8:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 80021fc:	e032      	b.n	8002264 <ScanFreq+0x194>
		 }//30
		 else if(Freq<240000)
 80021fe:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 8002202:	4a84      	ldr	r2, [pc, #528]	; (8002414 <ScanFreq+0x344>)
 8002204:	4293      	cmp	r3, r2
 8002206:	dc1f      	bgt.n	8002248 <ScanFreq+0x178>
		  {
		 	divide = 84000000/(4.6*Freq);
 8002208:	f8d7 033c 	ldr.w	r0, [r7, #828]	; 0x33c
 800220c:	f7fe f982 	bl	8000514 <__aeabi_i2d>
 8002210:	a373      	add	r3, pc, #460	; (adr r3, 80023e0 <ScanFreq+0x310>)
 8002212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002216:	f7fe f9e7 	bl	80005e8 <__aeabi_dmul>
 800221a:	4602      	mov	r2, r0
 800221c:	460b      	mov	r3, r1
 800221e:	a16e      	add	r1, pc, #440	; (adr r1, 80023d8 <ScanFreq+0x308>)
 8002220:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002224:	f7fe fb0a 	bl	800083c <__aeabi_ddiv>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4610      	mov	r0, r2
 800222e:	4619      	mov	r1, r3
 8002230:	f7fe fc74 	bl	8000b1c <__aeabi_d2iz>
 8002234:	4603      	mov	r3, r0
 8002236:	4a73      	ldr	r2, [pc, #460]	; (8002404 <ScanFreq+0x334>)
 8002238:	6013      	str	r3, [r2, #0]
		 	Freq+=3000;
 800223a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800223e:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002242:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 8002246:	e00d      	b.n	8002264 <ScanFreq+0x194>
		 }//27
		 else
		 {
			 divide = 84000000/(4*Freq);
 8002248:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	4a6c      	ldr	r2, [pc, #432]	; (8002400 <ScanFreq+0x330>)
 8002250:	fb92 f3f3 	sdiv	r3, r2, r3
 8002254:	4a6b      	ldr	r2, [pc, #428]	; (8002404 <ScanFreq+0x334>)
 8002256:	6013      	str	r3, [r2, #0]
			 Freq+=3000;
 8002258:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800225c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002260:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
		 }
		 TIM2->ARR = divide;
 8002264:	4b67      	ldr	r3, [pc, #412]	; (8002404 <ScanFreq+0x334>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800226c:	62da      	str	r2, [r3, #44]	; 0x2c
		 HAL_TIM_Base_Start(&htim2);
 800226e:	4863      	ldr	r0, [pc, #396]	; (80023fc <ScanFreq+0x32c>)
 8002270:	f002 fd30 	bl	8004cd4 <HAL_TIM_Base_Start>
		 get_vpp(2);
 8002274:	2002      	movs	r0, #2
 8002276:	f7ff f8f5 	bl	8001464 <get_vpp>
		 get_vpp(3);
 800227a:	2003      	movs	r0, #3
 800227c:	f7ff f8f2 	bl	8001464 <get_vpp>
		 getScanNeed();
 8002280:	f7ff fc82 	bl	8001b88 <getScanNeed>
		 Conv = Gain;
 8002284:	4b64      	ldr	r3, [pc, #400]	; (8002418 <ScanFreq+0x348>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
		 Max = (Max > Conv? Max : Conv);
 800228c:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
 8002290:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
 8002294:	4293      	cmp	r3, r2
 8002296:	bfb8      	it	lt
 8002298:	4613      	movlt	r3, r2
 800229a:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
		 HMI_Send("add 1,0,%d",Conv);
 800229e:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
 80022a2:	485e      	ldr	r0, [pc, #376]	; (800241c <ScanFreq+0x34c>)
 80022a4:	f000 fcb8 	bl	8002c18 <HMI_Send>
		 array[n] = Conv;
 80022a8:	1d3b      	adds	r3, r7, #4
 80022aa:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
 80022ae:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
 80022b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		 n++;
 80022b6:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 80022ba:	3301      	adds	r3, #1
 80022bc:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
	 while(Freq<291000)
 80022c0:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80022c4:	4a56      	ldr	r2, [pc, #344]	; (8002420 <ScanFreq+0x350>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	f77f af1f 	ble.w	800210a <ScanFreq+0x3a>
	 }

	 dB = 0.707*Max;
 80022cc:	f8d7 0338 	ldr.w	r0, [r7, #824]	; 0x338
 80022d0:	f7fe f920 	bl	8000514 <__aeabi_i2d>
 80022d4:	a344      	add	r3, pc, #272	; (adr r3, 80023e8 <ScanFreq+0x318>)
 80022d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022da:	f7fe f985 	bl	80005e8 <__aeabi_dmul>
 80022de:	4602      	mov	r2, r0
 80022e0:	460b      	mov	r3, r1
 80022e2:	4610      	mov	r0, r2
 80022e4:	4619      	mov	r1, r3
 80022e6:	f7fe fc19 	bl	8000b1c <__aeabi_d2iz>
 80022ea:	4603      	mov	r3, r0
 80022ec:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
	 for(i=0;i<n;i++)
 80022f0:	2300      	movs	r3, #0
 80022f2:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
 80022f6:	e05c      	b.n	80023b2 <ScanFreq+0x2e2>
	 {
		 if(i>0 && Freq_HIGH<1000)
 80022f8:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	dd0a      	ble.n	8002316 <ScanFreq+0x246>
 8002300:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 8002304:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002308:	da05      	bge.n	8002316 <ScanFreq+0x246>
			 Freq_HIGH+=100;
 800230a:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800230e:	3364      	adds	r3, #100	; 0x64
 8002310:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
 8002314:	e02e      	b.n	8002374 <ScanFreq+0x2a4>
		 else if(Freq_HIGH<100000)
 8002316:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800231a:	4a3b      	ldr	r2, [pc, #236]	; (8002408 <ScanFreq+0x338>)
 800231c:	4293      	cmp	r3, r2
 800231e:	dc06      	bgt.n	800232e <ScanFreq+0x25e>
			 Freq_HIGH+=3000;
 8002320:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 8002324:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002328:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
 800232c:	e022      	b.n	8002374 <ScanFreq+0x2a4>
		 else if(Freq_HIGH<160000)
 800232e:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 8002332:	4a36      	ldr	r2, [pc, #216]	; (800240c <ScanFreq+0x33c>)
 8002334:	4293      	cmp	r3, r2
 8002336:	dc06      	bgt.n	8002346 <ScanFreq+0x276>
		 	 Freq_HIGH+=1000;
 8002338:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800233c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002340:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
 8002344:	e016      	b.n	8002374 <ScanFreq+0x2a4>
		 else if(Freq_HIGH<220000)
 8002346:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800234a:	4a36      	ldr	r2, [pc, #216]	; (8002424 <ScanFreq+0x354>)
 800234c:	4293      	cmp	r3, r2
 800234e:	dc06      	bgt.n	800235e <ScanFreq+0x28e>
		 	 Freq_HIGH+=2000;
 8002350:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 8002354:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002358:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
 800235c:	e00a      	b.n	8002374 <ScanFreq+0x2a4>
		 else if(Freq_HIGH<300000)
 800235e:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 8002362:	4a31      	ldr	r2, [pc, #196]	; (8002428 <ScanFreq+0x358>)
 8002364:	4293      	cmp	r3, r2
 8002366:	dc05      	bgt.n	8002374 <ScanFreq+0x2a4>
		 	 Freq_HIGH+=3000;
 8002368:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 800236c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002370:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
		 if((array[i]-dB)<1 && (array[i]-dB)>-1)
 8002374:	1d3b      	adds	r3, r7, #4
 8002376:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 800237a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800237e:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b00      	cmp	r3, #0
 8002386:	dc0f      	bgt.n	80023a8 <ScanFreq+0x2d8>
 8002388:	1d3b      	adds	r3, r7, #4
 800238a:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 800238e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002392:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b00      	cmp	r3, #0
 800239a:	db05      	blt.n	80023a8 <ScanFreq+0x2d8>
		 {
			 HMI_Send("x0.val=%d",Freq_HIGH);
 800239c:	f8d7 1330 	ldr.w	r1, [r7, #816]	; 0x330
 80023a0:	4822      	ldr	r0, [pc, #136]	; (800242c <ScanFreq+0x35c>)
 80023a2:	f000 fc39 	bl	8002c18 <HMI_Send>
			 break;
 80023a6:	e00a      	b.n	80023be <ScanFreq+0x2ee>
	 for(i=0;i<n;i++)
 80023a8:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 80023ac:	3301      	adds	r3, #1
 80023ae:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
 80023b2:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 80023b6:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 80023ba:	429a      	cmp	r2, r3
 80023bc:	db9c      	blt.n	80022f8 <ScanFreq+0x228>
		 }
	 }

	 HAL_Delay(4000);
 80023be:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80023c2:	f000 fccd 	bl	8002d60 <HAL_Delay>

}
 80023c6:	bf00      	nop
 80023c8:	f507 7750 	add.w	r7, r7, #832	; 0x340
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	33333333 	.word	0x33333333
 80023d4:	40153333 	.word	0x40153333
 80023d8:	00000000 	.word	0x00000000
 80023dc:	419406f4 	.word	0x419406f4
 80023e0:	66666666 	.word	0x66666666
 80023e4:	40126666 	.word	0x40126666
 80023e8:	76c8b439 	.word	0x76c8b439
 80023ec:	3fe69fbe 	.word	0x3fe69fbe
 80023f0:	08006ba8 	.word	0x08006ba8
 80023f4:	08006bb4 	.word	0x08006bb4
 80023f8:	40020800 	.word	0x40020800
 80023fc:	20001b04 	.word	0x20001b04
 8002400:	0501bd00 	.word	0x0501bd00
 8002404:	200014ec 	.word	0x200014ec
 8002408:	0001869f 	.word	0x0001869f
 800240c:	000270ff 	.word	0x000270ff
 8002410:	00030d3f 	.word	0x00030d3f
 8002414:	0003a97f 	.word	0x0003a97f
 8002418:	200002b0 	.word	0x200002b0
 800241c:	08006bbc 	.word	0x08006bbc
 8002420:	000470b7 	.word	0x000470b7
 8002424:	00035b5f 	.word	0x00035b5f
 8002428:	000493df 	.word	0x000493df
 800242c:	08006bc8 	.word	0x08006bc8

08002430 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a0f      	ldr	r2, [pc, #60]	; (800247c <HAL_UART_RxCpltCallback+0x4c>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d118      	bne.n	8002474 <HAL_UART_RxCpltCallback+0x44>
	{
		if(jud == 17)
 8002442:	4b0f      	ldr	r3, [pc, #60]	; (8002480 <HAL_UART_RxCpltCallback+0x50>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2b11      	cmp	r3, #17
 8002448:	d108      	bne.n	800245c <HAL_UART_RxCpltCallback+0x2c>
		{
			judgement=0;
 800244a:	4b0e      	ldr	r3, [pc, #56]	; (8002484 <HAL_UART_RxCpltCallback+0x54>)
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, (uint8_t *)&jud, 1);//??
 8002450:	2201      	movs	r2, #1
 8002452:	490b      	ldr	r1, [pc, #44]	; (8002480 <HAL_UART_RxCpltCallback+0x50>)
 8002454:	480c      	ldr	r0, [pc, #48]	; (8002488 <HAL_UART_RxCpltCallback+0x58>)
 8002456:	f003 f826 	bl	80054a6 <HAL_UART_Receive_IT>
		{
			judgement=1;
			HAL_UART_Receive_IT(&huart2, (uint8_t *)&jud, 1);//??
		}
	}
}
 800245a:	e00b      	b.n	8002474 <HAL_UART_RxCpltCallback+0x44>
		else if(jud == 34)
 800245c:	4b08      	ldr	r3, [pc, #32]	; (8002480 <HAL_UART_RxCpltCallback+0x50>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b22      	cmp	r3, #34	; 0x22
 8002462:	d107      	bne.n	8002474 <HAL_UART_RxCpltCallback+0x44>
			judgement=1;
 8002464:	4b07      	ldr	r3, [pc, #28]	; (8002484 <HAL_UART_RxCpltCallback+0x54>)
 8002466:	2201      	movs	r2, #1
 8002468:	601a      	str	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, (uint8_t *)&jud, 1);//??
 800246a:	2201      	movs	r2, #1
 800246c:	4904      	ldr	r1, [pc, #16]	; (8002480 <HAL_UART_RxCpltCallback+0x50>)
 800246e:	4806      	ldr	r0, [pc, #24]	; (8002488 <HAL_UART_RxCpltCallback+0x58>)
 8002470:	f003 f819 	bl	80054a6 <HAL_UART_Receive_IT>
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40004400 	.word	0x40004400
 8002480:	20000018 	.word	0x20000018
 8002484:	20000014 	.word	0x20000014
 8002488:	20001b90 	.word	0x20001b90

0800248c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002490:	f000 fbf4 	bl	8002c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002494:	f000 f842 	bl	800251c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002498:	f7fe ff4a 	bl	8001330 <MX_GPIO_Init>
  MX_DMA_Init();
 800249c:	f7fe ff18 	bl	80012d0 <MX_DMA_Init>
  MX_ADC1_Init();
 80024a0:	f7fe fce0 	bl	8000e64 <MX_ADC1_Init>
  MX_ADC3_Init();
 80024a4:	f7fe fd82 	bl	8000fac <MX_ADC3_Init>
  MX_USART1_UART_Init();
 80024a8:	f000 f9d6 	bl	8002858 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 80024ac:	f7fe fd2c 	bl	8000f08 <MX_ADC2_Init>
  MX_USART2_UART_Init();
 80024b0:	f000 f9fc 	bl	80028ac <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80024b4:	f000 f964 	bl	8002780 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HMI_Send("page Begin");
 80024b8:	4813      	ldr	r0, [pc, #76]	; (8002508 <main+0x7c>)
 80024ba:	f000 fbad 	bl	8002c18 <HMI_Send>
  HAL_UART_Receive_IT(&huart2, (uint8_t *)&jud, 1);
 80024be:	2201      	movs	r2, #1
 80024c0:	4912      	ldr	r1, [pc, #72]	; (800250c <main+0x80>)
 80024c2:	4813      	ldr	r0, [pc, #76]	; (8002510 <main+0x84>)
 80024c4:	f002 ffef 	bl	80054a6 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start(&htim2);//
 80024c8:	4812      	ldr	r0, [pc, #72]	; (8002514 <main+0x88>)
 80024ca:	f002 fc03 	bl	8004cd4 <HAL_TIM_Base_Start>


  while (1)
  {
	  //
	  if(judgement==0)
 80024ce:	4b12      	ldr	r3, [pc, #72]	; (8002518 <main+0x8c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d10a      	bne.n	80024ec <main+0x60>
	  {
		  getvalue();
 80024d6:	f7ff fce7 	bl	8001ea8 <getvalue>
		  ScanFreq();
 80024da:	f7ff fdf9 	bl	80020d0 <ScanFreq>
		  judgement=2;
 80024de:	4b0e      	ldr	r3, [pc, #56]	; (8002518 <main+0x8c>)
 80024e0:	2202      	movs	r2, #2
 80024e2:	601a      	str	r2, [r3, #0]
		  HMI_Send("page Begin");
 80024e4:	4808      	ldr	r0, [pc, #32]	; (8002508 <main+0x7c>)
 80024e6:	f000 fb97 	bl	8002c18 <HMI_Send>
 80024ea:	e7f0      	b.n	80024ce <main+0x42>
	  }
	  else if(judgement==1)
 80024ec:	4b0a      	ldr	r3, [pc, #40]	; (8002518 <main+0x8c>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d1ec      	bne.n	80024ce <main+0x42>
	  {
		  checkError();
 80024f4:	f7ff fbb4 	bl	8001c60 <checkError>
		  judgement=2;
 80024f8:	4b07      	ldr	r3, [pc, #28]	; (8002518 <main+0x8c>)
 80024fa:	2202      	movs	r2, #2
 80024fc:	601a      	str	r2, [r3, #0]
		  HMI_Send("page Begin");
 80024fe:	4802      	ldr	r0, [pc, #8]	; (8002508 <main+0x7c>)
 8002500:	f000 fb8a 	bl	8002c18 <HMI_Send>
	  if(judgement==0)
 8002504:	e7e3      	b.n	80024ce <main+0x42>
 8002506:	bf00      	nop
 8002508:	08006bd4 	.word	0x08006bd4
 800250c:	20000018 	.word	0x20000018
 8002510:	20001b90 	.word	0x20001b90
 8002514:	20001b04 	.word	0x20001b04
 8002518:	20000014 	.word	0x20000014

0800251c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b094      	sub	sp, #80	; 0x50
 8002520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002522:	f107 0320 	add.w	r3, r7, #32
 8002526:	2230      	movs	r2, #48	; 0x30
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f003 fd6e 	bl	800600c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002530:	f107 030c 	add.w	r3, r7, #12
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002540:	2300      	movs	r3, #0
 8002542:	60bb      	str	r3, [r7, #8]
 8002544:	4b28      	ldr	r3, [pc, #160]	; (80025e8 <SystemClock_Config+0xcc>)
 8002546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002548:	4a27      	ldr	r2, [pc, #156]	; (80025e8 <SystemClock_Config+0xcc>)
 800254a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800254e:	6413      	str	r3, [r2, #64]	; 0x40
 8002550:	4b25      	ldr	r3, [pc, #148]	; (80025e8 <SystemClock_Config+0xcc>)
 8002552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800255c:	2300      	movs	r3, #0
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	4b22      	ldr	r3, [pc, #136]	; (80025ec <SystemClock_Config+0xd0>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a21      	ldr	r2, [pc, #132]	; (80025ec <SystemClock_Config+0xd0>)
 8002566:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800256a:	6013      	str	r3, [r2, #0]
 800256c:	4b1f      	ldr	r3, [pc, #124]	; (80025ec <SystemClock_Config+0xd0>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002574:	607b      	str	r3, [r7, #4]
 8002576:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002578:	2301      	movs	r3, #1
 800257a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800257c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002582:	2302      	movs	r3, #2
 8002584:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002586:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800258a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800258c:	2304      	movs	r3, #4
 800258e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002590:	23a8      	movs	r3, #168	; 0xa8
 8002592:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002594:	2302      	movs	r3, #2
 8002596:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002598:	2304      	movs	r3, #4
 800259a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800259c:	f107 0320 	add.w	r3, r7, #32
 80025a0:	4618      	mov	r0, r3
 80025a2:	f001 fed3 	bl	800434c <HAL_RCC_OscConfig>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80025ac:	f000 f820 	bl	80025f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025b0:	230f      	movs	r3, #15
 80025b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025b4:	2302      	movs	r3, #2
 80025b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025b8:	2300      	movs	r3, #0
 80025ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80025bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80025c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80025c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80025c8:	f107 030c 	add.w	r3, r7, #12
 80025cc:	2105      	movs	r1, #5
 80025ce:	4618      	mov	r0, r3
 80025d0:	f002 f934 	bl	800483c <HAL_RCC_ClockConfig>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80025da:	f000 f809 	bl	80025f0 <Error_Handler>
  }
}
 80025de:	bf00      	nop
 80025e0:	3750      	adds	r7, #80	; 0x50
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	40023800 	.word	0x40023800
 80025ec:	40007000 	.word	0x40007000

080025f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025f4:	b672      	cpsid	i
}
 80025f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025f8:	e7fe      	b.n	80025f8 <Error_Handler+0x8>
	...

080025fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002602:	2300      	movs	r3, #0
 8002604:	607b      	str	r3, [r7, #4]
 8002606:	4b10      	ldr	r3, [pc, #64]	; (8002648 <HAL_MspInit+0x4c>)
 8002608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260a:	4a0f      	ldr	r2, [pc, #60]	; (8002648 <HAL_MspInit+0x4c>)
 800260c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002610:	6453      	str	r3, [r2, #68]	; 0x44
 8002612:	4b0d      	ldr	r3, [pc, #52]	; (8002648 <HAL_MspInit+0x4c>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800261a:	607b      	str	r3, [r7, #4]
 800261c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	603b      	str	r3, [r7, #0]
 8002622:	4b09      	ldr	r3, [pc, #36]	; (8002648 <HAL_MspInit+0x4c>)
 8002624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002626:	4a08      	ldr	r2, [pc, #32]	; (8002648 <HAL_MspInit+0x4c>)
 8002628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800262c:	6413      	str	r3, [r2, #64]	; 0x40
 800262e:	4b06      	ldr	r3, [pc, #24]	; (8002648 <HAL_MspInit+0x4c>)
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002636:	603b      	str	r3, [r7, #0]
 8002638:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40023800 	.word	0x40023800

0800264c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002650:	e7fe      	b.n	8002650 <NMI_Handler+0x4>

08002652 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002652:	b480      	push	{r7}
 8002654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002656:	e7fe      	b.n	8002656 <HardFault_Handler+0x4>

08002658 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800265c:	e7fe      	b.n	800265c <MemManage_Handler+0x4>

0800265e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800265e:	b480      	push	{r7}
 8002660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002662:	e7fe      	b.n	8002662 <BusFault_Handler+0x4>

08002664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002668:	e7fe      	b.n	8002668 <UsageFault_Handler+0x4>

0800266a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800266a:	b480      	push	{r7}
 800266c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800266e:	bf00      	nop
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002686:	b480      	push	{r7}
 8002688:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800268a:	bf00      	nop
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002698:	f000 fb42 	bl	8002d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800269c:	bf00      	nop
 800269e:	bd80      	pop	{r7, pc}

080026a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80026a4:	4802      	ldr	r0, [pc, #8]	; (80026b0 <USART2_IRQHandler+0x10>)
 80026a6:	f002 ff2f 	bl	8005508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80026aa:	bf00      	nop
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20001b90 	.word	0x20001b90

080026b4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026b8:	4802      	ldr	r0, [pc, #8]	; (80026c4 <DMA2_Stream0_IRQHandler+0x10>)
 80026ba:	f001 fa27 	bl	8003b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80026be:	bf00      	nop
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	200001f0 	.word	0x200001f0

080026c8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80026cc:	4802      	ldr	r0, [pc, #8]	; (80026d8 <DMA2_Stream1_IRQHandler+0x10>)
 80026ce:	f001 fa1d 	bl	8003b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000100 	.word	0x20000100

080026dc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80026e0:	4802      	ldr	r0, [pc, #8]	; (80026ec <DMA2_Stream2_IRQHandler+0x10>)
 80026e2:	f001 fa13 	bl	8003b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000250 	.word	0x20000250

080026f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026f8:	4a14      	ldr	r2, [pc, #80]	; (800274c <_sbrk+0x5c>)
 80026fa:	4b15      	ldr	r3, [pc, #84]	; (8002750 <_sbrk+0x60>)
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002704:	4b13      	ldr	r3, [pc, #76]	; (8002754 <_sbrk+0x64>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d102      	bne.n	8002712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800270c:	4b11      	ldr	r3, [pc, #68]	; (8002754 <_sbrk+0x64>)
 800270e:	4a12      	ldr	r2, [pc, #72]	; (8002758 <_sbrk+0x68>)
 8002710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002712:	4b10      	ldr	r3, [pc, #64]	; (8002754 <_sbrk+0x64>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4413      	add	r3, r2
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	429a      	cmp	r2, r3
 800271e:	d207      	bcs.n	8002730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002720:	f003 fc4a 	bl	8005fb8 <__errno>
 8002724:	4603      	mov	r3, r0
 8002726:	220c      	movs	r2, #12
 8002728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800272a:	f04f 33ff 	mov.w	r3, #4294967295
 800272e:	e009      	b.n	8002744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002730:	4b08      	ldr	r3, [pc, #32]	; (8002754 <_sbrk+0x64>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002736:	4b07      	ldr	r3, [pc, #28]	; (8002754 <_sbrk+0x64>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	4a05      	ldr	r2, [pc, #20]	; (8002754 <_sbrk+0x64>)
 8002740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002742:	68fb      	ldr	r3, [r7, #12]
}
 8002744:	4618      	mov	r0, r3
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	20020000 	.word	0x20020000
 8002750:	00000400 	.word	0x00000400
 8002754:	200000ac 	.word	0x200000ac
 8002758:	20001be8 	.word	0x20001be8

0800275c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002760:	4b06      	ldr	r3, [pc, #24]	; (800277c <SystemInit+0x20>)
 8002762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002766:	4a05      	ldr	r2, [pc, #20]	; (800277c <SystemInit+0x20>)
 8002768:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800276c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002770:	bf00      	nop
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002786:	f107 0308 	add.w	r3, r7, #8
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	605a      	str	r2, [r3, #4]
 8002790:	609a      	str	r2, [r3, #8]
 8002792:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002794:	463b      	mov	r3, r7
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800279c:	4b1d      	ldr	r3, [pc, #116]	; (8002814 <MX_TIM2_Init+0x94>)
 800279e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80027a4:	4b1b      	ldr	r3, [pc, #108]	; (8002814 <MX_TIM2_Init+0x94>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027aa:	4b1a      	ldr	r3, [pc, #104]	; (8002814 <MX_TIM2_Init+0x94>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 83;
 80027b0:	4b18      	ldr	r3, [pc, #96]	; (8002814 <MX_TIM2_Init+0x94>)
 80027b2:	2253      	movs	r2, #83	; 0x53
 80027b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027b6:	4b17      	ldr	r3, [pc, #92]	; (8002814 <MX_TIM2_Init+0x94>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027bc:	4b15      	ldr	r3, [pc, #84]	; (8002814 <MX_TIM2_Init+0x94>)
 80027be:	2280      	movs	r2, #128	; 0x80
 80027c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80027c2:	4814      	ldr	r0, [pc, #80]	; (8002814 <MX_TIM2_Init+0x94>)
 80027c4:	f002 fa36 	bl	8004c34 <HAL_TIM_Base_Init>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80027ce:	f7ff ff0f 	bl	80025f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027d8:	f107 0308 	add.w	r3, r7, #8
 80027dc:	4619      	mov	r1, r3
 80027de:	480d      	ldr	r0, [pc, #52]	; (8002814 <MX_TIM2_Init+0x94>)
 80027e0:	f002 fb07 	bl	8004df2 <HAL_TIM_ConfigClockSource>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80027ea:	f7ff ff01 	bl	80025f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80027ee:	2320      	movs	r3, #32
 80027f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027f2:	2300      	movs	r3, #0
 80027f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027f6:	463b      	mov	r3, r7
 80027f8:	4619      	mov	r1, r3
 80027fa:	4806      	ldr	r0, [pc, #24]	; (8002814 <MX_TIM2_Init+0x94>)
 80027fc:	f002 fcf8 	bl	80051f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002806:	f7ff fef3 	bl	80025f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800280a:	bf00      	nop
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20001b04 	.word	0x20001b04

08002818 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002828:	d10d      	bne.n	8002846 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	4b09      	ldr	r3, [pc, #36]	; (8002854 <HAL_TIM_Base_MspInit+0x3c>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	4a08      	ldr	r2, [pc, #32]	; (8002854 <HAL_TIM_Base_MspInit+0x3c>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6413      	str	r3, [r2, #64]	; 0x40
 800283a:	4b06      	ldr	r3, [pc, #24]	; (8002854 <HAL_TIM_Base_MspInit+0x3c>)
 800283c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002846:	bf00      	nop
 8002848:	3714      	adds	r7, #20
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	40023800 	.word	0x40023800

08002858 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800285c:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <MX_USART1_UART_Init+0x4c>)
 800285e:	4a12      	ldr	r2, [pc, #72]	; (80028a8 <MX_USART1_UART_Init+0x50>)
 8002860:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002862:	4b10      	ldr	r3, [pc, #64]	; (80028a4 <MX_USART1_UART_Init+0x4c>)
 8002864:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002868:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800286a:	4b0e      	ldr	r3, [pc, #56]	; (80028a4 <MX_USART1_UART_Init+0x4c>)
 800286c:	2200      	movs	r2, #0
 800286e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002870:	4b0c      	ldr	r3, [pc, #48]	; (80028a4 <MX_USART1_UART_Init+0x4c>)
 8002872:	2200      	movs	r2, #0
 8002874:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002876:	4b0b      	ldr	r3, [pc, #44]	; (80028a4 <MX_USART1_UART_Init+0x4c>)
 8002878:	2200      	movs	r2, #0
 800287a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800287c:	4b09      	ldr	r3, [pc, #36]	; (80028a4 <MX_USART1_UART_Init+0x4c>)
 800287e:	220c      	movs	r2, #12
 8002880:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002882:	4b08      	ldr	r3, [pc, #32]	; (80028a4 <MX_USART1_UART_Init+0x4c>)
 8002884:	2200      	movs	r2, #0
 8002886:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002888:	4b06      	ldr	r3, [pc, #24]	; (80028a4 <MX_USART1_UART_Init+0x4c>)
 800288a:	2200      	movs	r2, #0
 800288c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800288e:	4805      	ldr	r0, [pc, #20]	; (80028a4 <MX_USART1_UART_Init+0x4c>)
 8002890:	f002 fd2a 	bl	80052e8 <HAL_UART_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800289a:	f7ff fea9 	bl	80025f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20001b4c 	.word	0x20001b4c
 80028a8:	40011000 	.word	0x40011000

080028ac <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028b0:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <MX_USART2_UART_Init+0x4c>)
 80028b2:	4a12      	ldr	r2, [pc, #72]	; (80028fc <MX_USART2_UART_Init+0x50>)
 80028b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80028b6:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <MX_USART2_UART_Init+0x4c>)
 80028b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028be:	4b0e      	ldr	r3, [pc, #56]	; (80028f8 <MX_USART2_UART_Init+0x4c>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028c4:	4b0c      	ldr	r3, [pc, #48]	; (80028f8 <MX_USART2_UART_Init+0x4c>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028ca:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <MX_USART2_UART_Init+0x4c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028d0:	4b09      	ldr	r3, [pc, #36]	; (80028f8 <MX_USART2_UART_Init+0x4c>)
 80028d2:	220c      	movs	r2, #12
 80028d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028d6:	4b08      	ldr	r3, [pc, #32]	; (80028f8 <MX_USART2_UART_Init+0x4c>)
 80028d8:	2200      	movs	r2, #0
 80028da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028dc:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <MX_USART2_UART_Init+0x4c>)
 80028de:	2200      	movs	r2, #0
 80028e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028e2:	4805      	ldr	r0, [pc, #20]	; (80028f8 <MX_USART2_UART_Init+0x4c>)
 80028e4:	f002 fd00 	bl	80052e8 <HAL_UART_Init>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028ee:	f7ff fe7f 	bl	80025f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028f2:	bf00      	nop
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20001b90 	.word	0x20001b90
 80028fc:	40004400 	.word	0x40004400

08002900 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08c      	sub	sp, #48	; 0x30
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002908:	f107 031c 	add.w	r3, r7, #28
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	605a      	str	r2, [r3, #4]
 8002912:	609a      	str	r2, [r3, #8]
 8002914:	60da      	str	r2, [r3, #12]
 8002916:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a36      	ldr	r2, [pc, #216]	; (80029f8 <HAL_UART_MspInit+0xf8>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d12d      	bne.n	800297e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	4b35      	ldr	r3, [pc, #212]	; (80029fc <HAL_UART_MspInit+0xfc>)
 8002928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292a:	4a34      	ldr	r2, [pc, #208]	; (80029fc <HAL_UART_MspInit+0xfc>)
 800292c:	f043 0310 	orr.w	r3, r3, #16
 8002930:	6453      	str	r3, [r2, #68]	; 0x44
 8002932:	4b32      	ldr	r3, [pc, #200]	; (80029fc <HAL_UART_MspInit+0xfc>)
 8002934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002936:	f003 0310 	and.w	r3, r3, #16
 800293a:	61bb      	str	r3, [r7, #24]
 800293c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	617b      	str	r3, [r7, #20]
 8002942:	4b2e      	ldr	r3, [pc, #184]	; (80029fc <HAL_UART_MspInit+0xfc>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002946:	4a2d      	ldr	r2, [pc, #180]	; (80029fc <HAL_UART_MspInit+0xfc>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	6313      	str	r3, [r2, #48]	; 0x30
 800294e:	4b2b      	ldr	r3, [pc, #172]	; (80029fc <HAL_UART_MspInit+0xfc>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	617b      	str	r3, [r7, #20]
 8002958:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800295a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800295e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002960:	2302      	movs	r3, #2
 8002962:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002964:	2300      	movs	r3, #0
 8002966:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002968:	2303      	movs	r3, #3
 800296a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800296c:	2307      	movs	r3, #7
 800296e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002970:	f107 031c 	add.w	r3, r7, #28
 8002974:	4619      	mov	r1, r3
 8002976:	4822      	ldr	r0, [pc, #136]	; (8002a00 <HAL_UART_MspInit+0x100>)
 8002978:	f001 fb32 	bl	8003fe0 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800297c:	e038      	b.n	80029f0 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a20      	ldr	r2, [pc, #128]	; (8002a04 <HAL_UART_MspInit+0x104>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d133      	bne.n	80029f0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002988:	2300      	movs	r3, #0
 800298a:	613b      	str	r3, [r7, #16]
 800298c:	4b1b      	ldr	r3, [pc, #108]	; (80029fc <HAL_UART_MspInit+0xfc>)
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	4a1a      	ldr	r2, [pc, #104]	; (80029fc <HAL_UART_MspInit+0xfc>)
 8002992:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002996:	6413      	str	r3, [r2, #64]	; 0x40
 8002998:	4b18      	ldr	r3, [pc, #96]	; (80029fc <HAL_UART_MspInit+0xfc>)
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a0:	613b      	str	r3, [r7, #16]
 80029a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029a4:	2300      	movs	r3, #0
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	4b14      	ldr	r3, [pc, #80]	; (80029fc <HAL_UART_MspInit+0xfc>)
 80029aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ac:	4a13      	ldr	r2, [pc, #76]	; (80029fc <HAL_UART_MspInit+0xfc>)
 80029ae:	f043 0308 	orr.w	r3, r3, #8
 80029b2:	6313      	str	r3, [r2, #48]	; 0x30
 80029b4:	4b11      	ldr	r3, [pc, #68]	; (80029fc <HAL_UART_MspInit+0xfc>)
 80029b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b8:	f003 0308 	and.w	r3, r3, #8
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80029c0:	2360      	movs	r3, #96	; 0x60
 80029c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c4:	2302      	movs	r3, #2
 80029c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c8:	2300      	movs	r3, #0
 80029ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029cc:	2303      	movs	r3, #3
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029d0:	2307      	movs	r3, #7
 80029d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029d4:	f107 031c 	add.w	r3, r7, #28
 80029d8:	4619      	mov	r1, r3
 80029da:	480b      	ldr	r0, [pc, #44]	; (8002a08 <HAL_UART_MspInit+0x108>)
 80029dc:	f001 fb00 	bl	8003fe0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80029e0:	2200      	movs	r2, #0
 80029e2:	2100      	movs	r1, #0
 80029e4:	2026      	movs	r0, #38	; 0x26
 80029e6:	f000 fec2 	bl	800376e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029ea:	2026      	movs	r0, #38	; 0x26
 80029ec:	f000 fedb 	bl	80037a6 <HAL_NVIC_EnableIRQ>
}
 80029f0:	bf00      	nop
 80029f2:	3730      	adds	r7, #48	; 0x30
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40011000 	.word	0x40011000
 80029fc:	40023800 	.word	0x40023800
 8002a00:	40020000 	.word	0x40020000
 8002a04:	40004400 	.word	0x40004400
 8002a08:	40020c00 	.word	0x40020c00

08002a0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a10:	480d      	ldr	r0, [pc, #52]	; (8002a48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a12:	490e      	ldr	r1, [pc, #56]	; (8002a4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a14:	4a0e      	ldr	r2, [pc, #56]	; (8002a50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a18:	e002      	b.n	8002a20 <LoopCopyDataInit>

08002a1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a1e:	3304      	adds	r3, #4

08002a20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a24:	d3f9      	bcc.n	8002a1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a26:	4a0b      	ldr	r2, [pc, #44]	; (8002a54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a28:	4c0b      	ldr	r4, [pc, #44]	; (8002a58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a2c:	e001      	b.n	8002a32 <LoopFillZerobss>

08002a2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a30:	3204      	adds	r2, #4

08002a32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a34:	d3fb      	bcc.n	8002a2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a36:	f7ff fe91 	bl	800275c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a3a:	f003 fac3 	bl	8005fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a3e:	f7ff fd25 	bl	800248c <main>
  bx  lr    
 8002a42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a4c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002a50:	08006c48 	.word	0x08006c48
  ldr r2, =_sbss
 8002a54:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8002a58:	20001be8 	.word	0x20001be8

08002a5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a5c:	e7fe      	b.n	8002a5c <ADC_IRQHandler>
	...

08002a60 <AD9833_Write>:
#include "ad9833.h"

void AD9833_Write(unsigned int TxData)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]

        unsigned char i;

        SCK_1();
 8002a68:	2201      	movs	r2, #1
 8002a6a:	2110      	movs	r1, #16
 8002a6c:	4825      	ldr	r0, [pc, #148]	; (8002b04 <AD9833_Write+0xa4>)
 8002a6e:	f001 fc53 	bl	8004318 <HAL_GPIO_WritePin>

        HAL_Delay(2);
 8002a72:	2002      	movs	r0, #2
 8002a74:	f000 f974 	bl	8002d60 <HAL_Delay>

        FSYNC_1();
 8002a78:	2201      	movs	r2, #1
 8002a7a:	2120      	movs	r1, #32
 8002a7c:	4821      	ldr	r0, [pc, #132]	; (8002b04 <AD9833_Write+0xa4>)
 8002a7e:	f001 fc4b 	bl	8004318 <HAL_GPIO_WritePin>

         HAL_Delay(2);
 8002a82:	2002      	movs	r0, #2
 8002a84:	f000 f96c 	bl	8002d60 <HAL_Delay>

        FSYNC_0();
 8002a88:	2200      	movs	r2, #0
 8002a8a:	2120      	movs	r1, #32
 8002a8c:	481d      	ldr	r0, [pc, #116]	; (8002b04 <AD9833_Write+0xa4>)
 8002a8e:	f001 fc43 	bl	8004318 <HAL_GPIO_WritePin>

         HAL_Delay(2);
 8002a92:	2002      	movs	r0, #2
 8002a94:	f000 f964 	bl	8002d60 <HAL_Delay>

        for(i = 0; i < 16; i++)
 8002a98:	2300      	movs	r3, #0
 8002a9a:	73fb      	strb	r3, [r7, #15]
 8002a9c:	e025      	b.n	8002aea <AD9833_Write+0x8a>
        {

                if (TxData & 0x8000)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d005      	beq.n	8002ab4 <AD9833_Write+0x54>

                        DAT_1();
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	2108      	movs	r1, #8
 8002aac:	4815      	ldr	r0, [pc, #84]	; (8002b04 <AD9833_Write+0xa4>)
 8002aae:	f001 fc33 	bl	8004318 <HAL_GPIO_WritePin>
 8002ab2:	e004      	b.n	8002abe <AD9833_Write+0x5e>

                else

                        DAT_0();
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	2108      	movs	r1, #8
 8002ab8:	4812      	ldr	r0, [pc, #72]	; (8002b04 <AD9833_Write+0xa4>)
 8002aba:	f001 fc2d 	bl	8004318 <HAL_GPIO_WritePin>

                 HAL_Delay(2);
 8002abe:	2002      	movs	r0, #2
 8002ac0:	f000 f94e 	bl	8002d60 <HAL_Delay>

                SCK_0();
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2110      	movs	r1, #16
 8002ac8:	480e      	ldr	r0, [pc, #56]	; (8002b04 <AD9833_Write+0xa4>)
 8002aca:	f001 fc25 	bl	8004318 <HAL_GPIO_WritePin>

                 HAL_Delay(2);
 8002ace:	2002      	movs	r0, #2
 8002ad0:	f000 f946 	bl	8002d60 <HAL_Delay>
                SCK_1();
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	2110      	movs	r1, #16
 8002ad8:	480a      	ldr	r0, [pc, #40]	; (8002b04 <AD9833_Write+0xa4>)
 8002ada:	f001 fc1d 	bl	8004318 <HAL_GPIO_WritePin>
                TxData <<= 1;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	607b      	str	r3, [r7, #4]
        for(i = 0; i < 16; i++)
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	73fb      	strb	r3, [r7, #15]
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
 8002aec:	2b0f      	cmp	r3, #15
 8002aee:	d9d6      	bls.n	8002a9e <AD9833_Write+0x3e>
        }

        FSYNC_1();
 8002af0:	2201      	movs	r2, #1
 8002af2:	2120      	movs	r1, #32
 8002af4:	4803      	ldr	r0, [pc, #12]	; (8002b04 <AD9833_Write+0xa4>)
 8002af6:	f001 fc0f 	bl	8004318 <HAL_GPIO_WritePin>
}
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40020400 	.word	0x40020400

08002b08 <AD9833_WaveSeting>:



void AD9833_WaveSeting(float Freq,unsigned int Freq_SFR,unsigned int WaveMode,unsigned int Phase )
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	; 0x28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002b12:	60b8      	str	r0, [r7, #8]
 8002b14:	6079      	str	r1, [r7, #4]
 8002b16:	603a      	str	r2, [r7, #0]

                long int frequence_hex;

                /*********************************16***********************************/

                frequence_mid=268435456/25;//25M
 8002b18:	4b3d      	ldr	r3, [pc, #244]	; (8002c10 <AD9833_WaveSeting+0x108>)
 8002b1a:	61fb      	str	r3, [r7, #28]

                //25MHZMHz AD983325MHz

                frequence_DATA=Freq;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	61bb      	str	r3, [r7, #24]

                frequence_DATA=frequence_DATA/1000000;
 8002b20:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b24:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8002c14 <AD9833_WaveSeting+0x10c>
 8002b28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b2c:	edc7 7a06 	vstr	s15, [r7, #24]

                frequence_DATA=frequence_DATA*frequence_mid;
 8002b30:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b34:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3c:	edc7 7a06 	vstr	s15, [r7, #24]

                frequence_hex=frequence_DATA;  //frequence_hex3214
 8002b40:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b48:	ee17 3a90 	vmov	r3, s15
 8002b4c:	617b      	str	r3, [r7, #20]

                frequence_LSB=frequence_hex; //frequence_hex16frequence_LSB
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24

                frequence_LSB=frequence_LSB&0x3fff;//1614
 8002b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b54:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002b58:	627b      	str	r3, [r7, #36]	; 0x24

                frequence_MSB=frequence_hex>>14; //frequence_hex16frequence_HSB
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	139b      	asrs	r3, r3, #14
 8002b5e:	623b      	str	r3, [r7, #32]

                frequence_MSB=frequence_MSB&0x3fff;//1614
 8002b60:	6a3b      	ldr	r3, [r7, #32]
 8002b62:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002b66:	623b      	str	r3, [r7, #32]

                Phs_data=Phase|0xC000;        //
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b6e:	613b      	str	r3, [r7, #16]

                AD9833_Write(0x0100); //AD9833,RESET1
 8002b70:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b74:	f7ff ff74 	bl	8002a60 <AD9833_Write>

                AD9833_Write(0x2100); //B28RESET1
 8002b78:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8002b7c:	f7ff ff70 	bl	8002a60 <AD9833_Write>

                if(Freq_SFR==0)                                  //0
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d113      	bne.n	8002bae <AD9833_WaveSeting+0xa6>
                {

                         frequence_LSB=frequence_LSB|0x4000;
 8002b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24

                         frequence_MSB=frequence_MSB|0x4000;
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b94:	623b      	str	r3, [r7, #32]

                         //0

                        AD9833_Write(frequence_LSB); //L14014
 8002b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff ff61 	bl	8002a60 <AD9833_Write>

                        AD9833_Write(frequence_MSB); //H14 14
 8002b9e:	6a3b      	ldr	r3, [r7, #32]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff5d 	bl	8002a60 <AD9833_Write>

                        AD9833_Write(Phs_data);        //
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff ff59 	bl	8002a60 <AD9833_Write>

                        //AD9833_Write(0x2000); /**FSELECT0,0**/

            }

                if(Freq_SFR==1)                                //1
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d113      	bne.n	8002bdc <AD9833_WaveSeting+0xd4>

                {

                         frequence_LSB=frequence_LSB|0x8000;
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bba:	627b      	str	r3, [r7, #36]	; 0x24

                         frequence_MSB=frequence_MSB|0x8000;
 8002bbc:	6a3b      	ldr	r3, [r7, #32]
 8002bbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bc2:	623b      	str	r3, [r7, #32]

                        //1

                        AD9833_Write(frequence_LSB); //L14114
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff ff4a 	bl	8002a60 <AD9833_Write>

                        AD9833_Write(frequence_MSB); //H14 1
 8002bcc:	6a3b      	ldr	r3, [r7, #32]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff ff46 	bl	8002a60 <AD9833_Write>

                        AD9833_Write(Phs_data);        //
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff ff42 	bl	8002a60 <AD9833_Write>

                        //AD9833_Write(0x2800); /**FSELECT0FSELECT11,1**/

                }

                if(WaveMode==TRI_WAVE) //
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d103      	bne.n	8002bea <AD9833_WaveSeting+0xe2>
                         AD9833_Write(0x2002);
 8002be2:	f242 0002 	movw	r0, #8194	; 0x2002
 8002be6:	f7ff ff3b 	bl	8002a60 <AD9833_Write>

                if(WaveMode==SQU_WAVE)        //
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d103      	bne.n	8002bf8 <AD9833_WaveSeting+0xf0>

                        AD9833_Write(0x2028);
 8002bf0:	f242 0028 	movw	r0, #8232	; 0x2028
 8002bf4:	f7ff ff34 	bl	8002a60 <AD9833_Write>

                if(WaveMode==SIN_WAVE)        //
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d103      	bne.n	8002c06 <AD9833_WaveSeting+0xfe>

                        AD9833_Write(0x2000);
 8002bfe:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c02:	f7ff ff2d 	bl	8002a60 <AD9833_Write>

}
 8002c06:	bf00      	nop
 8002c08:	3728      	adds	r7, #40	; 0x28
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	4b23d70a 	.word	0x4b23d70a
 8002c14:	49742400 	.word	0x49742400

08002c18 <HMI_Send>:
uint8_t hmi_value;
extern uint16_t page_value;


void HMI_Send(char *format,...)
{
 8002c18:	b40f      	push	{r0, r1, r2, r3}
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b09c      	sub	sp, #112	; 0x70
 8002c1e:	af00      	add	r7, sp, #0
	va_list args;
	uint32_t length;
	uint8_t buffer[100];
	va_start(args,format);
 8002c20:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002c24:	66bb      	str	r3, [r7, #104]	; 0x68
	length = vsprintf((char *)buffer,format, args);
 8002c26:	1d3b      	adds	r3, r7, #4
 8002c28:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002c2a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f003 fa2b 	bl	8006088 <vsiprintf>
 8002c32:	4603      	mov	r3, r0
 8002c34:	66fb      	str	r3, [r7, #108]	; 0x6c
	va_end(args);
	HAL_UART_Transmit(&huart2,buffer,length,Uart_Timeout);
 8002c36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	1d39      	adds	r1, r7, #4
 8002c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c40:	480c      	ldr	r0, [pc, #48]	; (8002c74 <HMI_Send+0x5c>)
 8002c42:	f002 fb9e 	bl	8005382 <HAL_UART_Transmit>
	length= sprintf((char *)buffer,"\xff\xff\xff");
 8002c46:	1d3b      	adds	r3, r7, #4
 8002c48:	490b      	ldr	r1, [pc, #44]	; (8002c78 <HMI_Send+0x60>)
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f003 f9e6 	bl	800601c <siprintf>
 8002c50:	4603      	mov	r3, r0
 8002c52:	66fb      	str	r3, [r7, #108]	; 0x6c
	HAL_UART_Transmit(&huart2,buffer,length,Uart_Timeout);
 8002c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	1d39      	adds	r1, r7, #4
 8002c5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c5e:	4805      	ldr	r0, [pc, #20]	; (8002c74 <HMI_Send+0x5c>)
 8002c60:	f002 fb8f 	bl	8005382 <HAL_UART_Transmit>
}
 8002c64:	bf00      	nop
 8002c66:	3770      	adds	r7, #112	; 0x70
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c6e:	b004      	add	sp, #16
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	20001b90 	.word	0x20001b90
 8002c78:	08006be0 	.word	0x08006be0

08002c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c80:	4b0e      	ldr	r3, [pc, #56]	; (8002cbc <HAL_Init+0x40>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a0d      	ldr	r2, [pc, #52]	; (8002cbc <HAL_Init+0x40>)
 8002c86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c8c:	4b0b      	ldr	r3, [pc, #44]	; (8002cbc <HAL_Init+0x40>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a0a      	ldr	r2, [pc, #40]	; (8002cbc <HAL_Init+0x40>)
 8002c92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c98:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <HAL_Init+0x40>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a07      	ldr	r2, [pc, #28]	; (8002cbc <HAL_Init+0x40>)
 8002c9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ca2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ca4:	2003      	movs	r0, #3
 8002ca6:	f000 fd57 	bl	8003758 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002caa:	2000      	movs	r0, #0
 8002cac:	f000 f808 	bl	8002cc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cb0:	f7ff fca4 	bl	80025fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40023c00 	.word	0x40023c00

08002cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cc8:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <HAL_InitTick+0x54>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	4b12      	ldr	r3, [pc, #72]	; (8002d18 <HAL_InitTick+0x58>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 fd6f 	bl	80037c2 <HAL_SYSTICK_Config>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00e      	b.n	8002d0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2b0f      	cmp	r3, #15
 8002cf2:	d80a      	bhi.n	8002d0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	f000 fd37 	bl	800376e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d00:	4a06      	ldr	r2, [pc, #24]	; (8002d1c <HAL_InitTick+0x5c>)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
 8002d08:	e000      	b.n	8002d0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	2000001c 	.word	0x2000001c
 8002d18:	20000024 	.word	0x20000024
 8002d1c:	20000020 	.word	0x20000020

08002d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d24:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <HAL_IncTick+0x20>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <HAL_IncTick+0x24>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4413      	add	r3, r2
 8002d30:	4a04      	ldr	r2, [pc, #16]	; (8002d44 <HAL_IncTick+0x24>)
 8002d32:	6013      	str	r3, [r2, #0]
}
 8002d34:	bf00      	nop
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000024 	.word	0x20000024
 8002d44:	20001bd4 	.word	0x20001bd4

08002d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d4c:	4b03      	ldr	r3, [pc, #12]	; (8002d5c <HAL_GetTick+0x14>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	20001bd4 	.word	0x20001bd4

08002d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d68:	f7ff ffee 	bl	8002d48 <HAL_GetTick>
 8002d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d78:	d005      	beq.n	8002d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d7a:	4b0a      	ldr	r3, [pc, #40]	; (8002da4 <HAL_Delay+0x44>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4413      	add	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d86:	bf00      	nop
 8002d88:	f7ff ffde 	bl	8002d48 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d8f7      	bhi.n	8002d88 <HAL_Delay+0x28>
  {
  }
}
 8002d98:	bf00      	nop
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000024 	.word	0x20000024

08002da8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002db0:	2300      	movs	r3, #0
 8002db2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e033      	b.n	8002e26 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d109      	bne.n	8002dda <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f7fe f942 	bl	8001050 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	f003 0310 	and.w	r3, r3, #16
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d118      	bne.n	8002e18 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002dee:	f023 0302 	bic.w	r3, r3, #2
 8002df2:	f043 0202 	orr.w	r2, r3, #2
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 fa5e 	bl	80032bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0a:	f023 0303 	bic.w	r3, r3, #3
 8002e0e:	f043 0201 	orr.w	r2, r3, #1
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	641a      	str	r2, [r3, #64]	; 0x40
 8002e16:	e001      	b.n	8002e1c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
	...

08002e30 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d101      	bne.n	8002e4e <HAL_ADC_Start_DMA+0x1e>
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	e0e9      	b.n	8003022 <HAL_ADC_Start_DMA+0x1f2>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2201      	movs	r2, #1
 8002e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d018      	beq.n	8002e96 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f042 0201 	orr.w	r2, r2, #1
 8002e72:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e74:	4b6d      	ldr	r3, [pc, #436]	; (800302c <HAL_ADC_Start_DMA+0x1fc>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a6d      	ldr	r2, [pc, #436]	; (8003030 <HAL_ADC_Start_DMA+0x200>)
 8002e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7e:	0c9a      	lsrs	r2, r3, #18
 8002e80:	4613      	mov	r3, r2
 8002e82:	005b      	lsls	r3, r3, #1
 8002e84:	4413      	add	r3, r2
 8002e86:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002e88:	e002      	b.n	8002e90 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1f9      	bne.n	8002e8a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ea4:	d107      	bne.n	8002eb6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002eb4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 0301 	and.w	r3, r3, #1
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	f040 80a1 	bne.w	8003008 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ece:	f023 0301 	bic.w	r3, r3, #1
 8002ed2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d007      	beq.n	8002ef8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ef0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f04:	d106      	bne.n	8002f14 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f0a:	f023 0206 	bic.w	r2, r3, #6
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	645a      	str	r2, [r3, #68]	; 0x44
 8002f12:	e002      	b.n	8002f1a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f22:	4b44      	ldr	r3, [pc, #272]	; (8003034 <HAL_ADC_Start_DMA+0x204>)
 8002f24:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f2a:	4a43      	ldr	r2, [pc, #268]	; (8003038 <HAL_ADC_Start_DMA+0x208>)
 8002f2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f32:	4a42      	ldr	r2, [pc, #264]	; (800303c <HAL_ADC_Start_DMA+0x20c>)
 8002f34:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f3a:	4a41      	ldr	r2, [pc, #260]	; (8003040 <HAL_ADC_Start_DMA+0x210>)
 8002f3c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002f46:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002f56:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689a      	ldr	r2, [r3, #8]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f66:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	334c      	adds	r3, #76	; 0x4c
 8002f72:	4619      	mov	r1, r3
 8002f74:	68ba      	ldr	r2, [r7, #8]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f000 fcde 	bl	8003938 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f003 031f 	and.w	r3, r3, #31
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d12a      	bne.n	8002fde <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a2d      	ldr	r2, [pc, #180]	; (8003044 <HAL_ADC_Start_DMA+0x214>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d015      	beq.n	8002fbe <HAL_ADC_Start_DMA+0x18e>
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a2c      	ldr	r2, [pc, #176]	; (8003048 <HAL_ADC_Start_DMA+0x218>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d105      	bne.n	8002fa8 <HAL_ADC_Start_DMA+0x178>
 8002f9c:	4b25      	ldr	r3, [pc, #148]	; (8003034 <HAL_ADC_Start_DMA+0x204>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f003 031f 	and.w	r3, r3, #31
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00a      	beq.n	8002fbe <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a27      	ldr	r2, [pc, #156]	; (800304c <HAL_ADC_Start_DMA+0x21c>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d136      	bne.n	8003020 <HAL_ADC_Start_DMA+0x1f0>
 8002fb2:	4b20      	ldr	r3, [pc, #128]	; (8003034 <HAL_ADC_Start_DMA+0x204>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 0310 	and.w	r3, r3, #16
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d130      	bne.n	8003020 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d129      	bne.n	8003020 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002fda:	609a      	str	r2, [r3, #8]
 8002fdc:	e020      	b.n	8003020 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a18      	ldr	r2, [pc, #96]	; (8003044 <HAL_ADC_Start_DMA+0x214>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d11b      	bne.n	8003020 <HAL_ADC_Start_DMA+0x1f0>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d114      	bne.n	8003020 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003004:	609a      	str	r2, [r3, #8]
 8003006:	e00b      	b.n	8003020 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300c:	f043 0210 	orr.w	r2, r3, #16
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003018:	f043 0201 	orr.w	r2, r3, #1
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3718      	adds	r7, #24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	2000001c 	.word	0x2000001c
 8003030:	431bde83 	.word	0x431bde83
 8003034:	40012300 	.word	0x40012300
 8003038:	080034b5 	.word	0x080034b5
 800303c:	0800356f 	.word	0x0800356f
 8003040:	0800358b 	.word	0x0800358b
 8003044:	40012000 	.word	0x40012000
 8003048:	40012100 	.word	0x40012100
 800304c:	40012200 	.word	0x40012200

08003050 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003082:	2300      	movs	r3, #0
 8003084:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800308c:	2b01      	cmp	r3, #1
 800308e:	d101      	bne.n	8003094 <HAL_ADC_ConfigChannel+0x1c>
 8003090:	2302      	movs	r3, #2
 8003092:	e105      	b.n	80032a0 <HAL_ADC_ConfigChannel+0x228>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2b09      	cmp	r3, #9
 80030a2:	d925      	bls.n	80030f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68d9      	ldr	r1, [r3, #12]
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	461a      	mov	r2, r3
 80030b2:	4613      	mov	r3, r2
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	4413      	add	r3, r2
 80030b8:	3b1e      	subs	r3, #30
 80030ba:	2207      	movs	r2, #7
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43da      	mvns	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	400a      	ands	r2, r1
 80030c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68d9      	ldr	r1, [r3, #12]
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	b29b      	uxth	r3, r3
 80030da:	4618      	mov	r0, r3
 80030dc:	4603      	mov	r3, r0
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	4403      	add	r3, r0
 80030e2:	3b1e      	subs	r3, #30
 80030e4:	409a      	lsls	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	60da      	str	r2, [r3, #12]
 80030ee:	e022      	b.n	8003136 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6919      	ldr	r1, [r3, #16]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	461a      	mov	r2, r3
 80030fe:	4613      	mov	r3, r2
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	4413      	add	r3, r2
 8003104:	2207      	movs	r2, #7
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43da      	mvns	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	400a      	ands	r2, r1
 8003112:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6919      	ldr	r1, [r3, #16]
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	b29b      	uxth	r3, r3
 8003124:	4618      	mov	r0, r3
 8003126:	4603      	mov	r3, r0
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	4403      	add	r3, r0
 800312c:	409a      	lsls	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2b06      	cmp	r3, #6
 800313c:	d824      	bhi.n	8003188 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	4613      	mov	r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	4413      	add	r3, r2
 800314e:	3b05      	subs	r3, #5
 8003150:	221f      	movs	r2, #31
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	43da      	mvns	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	400a      	ands	r2, r1
 800315e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	b29b      	uxth	r3, r3
 800316c:	4618      	mov	r0, r3
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	4613      	mov	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	4413      	add	r3, r2
 8003178:	3b05      	subs	r3, #5
 800317a:	fa00 f203 	lsl.w	r2, r0, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	635a      	str	r2, [r3, #52]	; 0x34
 8003186:	e04c      	b.n	8003222 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	2b0c      	cmp	r3, #12
 800318e:	d824      	bhi.n	80031da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685a      	ldr	r2, [r3, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	4413      	add	r3, r2
 80031a0:	3b23      	subs	r3, #35	; 0x23
 80031a2:	221f      	movs	r2, #31
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	43da      	mvns	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	400a      	ands	r2, r1
 80031b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	b29b      	uxth	r3, r3
 80031be:	4618      	mov	r0, r3
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685a      	ldr	r2, [r3, #4]
 80031c4:	4613      	mov	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4413      	add	r3, r2
 80031ca:	3b23      	subs	r3, #35	; 0x23
 80031cc:	fa00 f203 	lsl.w	r2, r0, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	430a      	orrs	r2, r1
 80031d6:	631a      	str	r2, [r3, #48]	; 0x30
 80031d8:	e023      	b.n	8003222 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	3b41      	subs	r3, #65	; 0x41
 80031ec:	221f      	movs	r2, #31
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	43da      	mvns	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	400a      	ands	r2, r1
 80031fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	b29b      	uxth	r3, r3
 8003208:	4618      	mov	r0, r3
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	4613      	mov	r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4413      	add	r3, r2
 8003214:	3b41      	subs	r3, #65	; 0x41
 8003216:	fa00 f203 	lsl.w	r2, r0, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003222:	4b22      	ldr	r3, [pc, #136]	; (80032ac <HAL_ADC_ConfigChannel+0x234>)
 8003224:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a21      	ldr	r2, [pc, #132]	; (80032b0 <HAL_ADC_ConfigChannel+0x238>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d109      	bne.n	8003244 <HAL_ADC_ConfigChannel+0x1cc>
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2b12      	cmp	r3, #18
 8003236:	d105      	bne.n	8003244 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a19      	ldr	r2, [pc, #100]	; (80032b0 <HAL_ADC_ConfigChannel+0x238>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d123      	bne.n	8003296 <HAL_ADC_ConfigChannel+0x21e>
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2b10      	cmp	r3, #16
 8003254:	d003      	beq.n	800325e <HAL_ADC_ConfigChannel+0x1e6>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b11      	cmp	r3, #17
 800325c:	d11b      	bne.n	8003296 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2b10      	cmp	r3, #16
 8003270:	d111      	bne.n	8003296 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003272:	4b10      	ldr	r3, [pc, #64]	; (80032b4 <HAL_ADC_ConfigChannel+0x23c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a10      	ldr	r2, [pc, #64]	; (80032b8 <HAL_ADC_ConfigChannel+0x240>)
 8003278:	fba2 2303 	umull	r2, r3, r2, r3
 800327c:	0c9a      	lsrs	r2, r3, #18
 800327e:	4613      	mov	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	4413      	add	r3, r2
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003288:	e002      	b.n	8003290 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	3b01      	subs	r3, #1
 800328e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1f9      	bne.n	800328a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3714      	adds	r7, #20
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	40012300 	.word	0x40012300
 80032b0:	40012000 	.word	0x40012000
 80032b4:	2000001c 	.word	0x2000001c
 80032b8:	431bde83 	.word	0x431bde83

080032bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032c4:	4b79      	ldr	r3, [pc, #484]	; (80034ac <ADC_Init+0x1f0>)
 80032c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	431a      	orrs	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6859      	ldr	r1, [r3, #4]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691b      	ldr	r3, [r3, #16]
 80032fc:	021a      	lsls	r2, r3, #8
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003314:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6859      	ldr	r1, [r3, #4]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	430a      	orrs	r2, r1
 8003326:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003336:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6899      	ldr	r1, [r3, #8]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334e:	4a58      	ldr	r2, [pc, #352]	; (80034b0 <ADC_Init+0x1f4>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d022      	beq.n	800339a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003362:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6899      	ldr	r1, [r3, #8]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003384:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	6899      	ldr	r1, [r3, #8]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	609a      	str	r2, [r3, #8]
 8003398:	e00f      	b.n	80033ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 0202 	bic.w	r2, r2, #2
 80033c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6899      	ldr	r1, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	7e1b      	ldrb	r3, [r3, #24]
 80033d4:	005a      	lsls	r2, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d01b      	beq.n	8003420 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003406:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6859      	ldr	r1, [r3, #4]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003412:	3b01      	subs	r3, #1
 8003414:	035a      	lsls	r2, r3, #13
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	605a      	str	r2, [r3, #4]
 800341e:	e007      	b.n	8003430 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	685a      	ldr	r2, [r3, #4]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800342e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800343e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	3b01      	subs	r3, #1
 800344c:	051a      	lsls	r2, r3, #20
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003464:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6899      	ldr	r1, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003472:	025a      	lsls	r2, r3, #9
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800348a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6899      	ldr	r1, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	029a      	lsls	r2, r3, #10
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	609a      	str	r2, [r3, #8]
}
 80034a0:	bf00      	nop
 80034a2:	3714      	adds	r7, #20
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	40012300 	.word	0x40012300
 80034b0:	0f000001 	.word	0x0f000001

080034b4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d13c      	bne.n	8003548 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d12b      	bne.n	8003540 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d127      	bne.n	8003540 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d006      	beq.n	800350c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003508:	2b00      	cmp	r3, #0
 800350a:	d119      	bne.n	8003540 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0220 	bic.w	r2, r2, #32
 800351a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d105      	bne.n	8003540 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003538:	f043 0201 	orr.w	r2, r3, #1
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f7fe f9a7 	bl	8001894 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003546:	e00e      	b.n	8003566 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	f003 0310 	and.w	r3, r3, #16
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f7ff fd85 	bl	8003064 <HAL_ADC_ErrorCallback>
}
 800355a:	e004      	b.n	8003566 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	4798      	blx	r3
}
 8003566:	bf00      	nop
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b084      	sub	sp, #16
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800357a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f7ff fd67 	bl	8003050 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003582:	bf00      	nop
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b084      	sub	sp, #16
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003596:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2240      	movs	r2, #64	; 0x40
 800359c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a2:	f043 0204 	orr.w	r2, r3, #4
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f7ff fd5a 	bl	8003064 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035b0:	bf00      	nop
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035c8:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <__NVIC_SetPriorityGrouping+0x44>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035d4:	4013      	ands	r3, r2
 80035d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035ea:	4a04      	ldr	r2, [pc, #16]	; (80035fc <__NVIC_SetPriorityGrouping+0x44>)
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	60d3      	str	r3, [r2, #12]
}
 80035f0:	bf00      	nop
 80035f2:	3714      	adds	r7, #20
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	e000ed00 	.word	0xe000ed00

08003600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003604:	4b04      	ldr	r3, [pc, #16]	; (8003618 <__NVIC_GetPriorityGrouping+0x18>)
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	0a1b      	lsrs	r3, r3, #8
 800360a:	f003 0307 	and.w	r3, r3, #7
}
 800360e:	4618      	mov	r0, r3
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr
 8003618:	e000ed00 	.word	0xe000ed00

0800361c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	4603      	mov	r3, r0
 8003624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362a:	2b00      	cmp	r3, #0
 800362c:	db0b      	blt.n	8003646 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800362e:	79fb      	ldrb	r3, [r7, #7]
 8003630:	f003 021f 	and.w	r2, r3, #31
 8003634:	4907      	ldr	r1, [pc, #28]	; (8003654 <__NVIC_EnableIRQ+0x38>)
 8003636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363a:	095b      	lsrs	r3, r3, #5
 800363c:	2001      	movs	r0, #1
 800363e:	fa00 f202 	lsl.w	r2, r0, r2
 8003642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	e000e100 	.word	0xe000e100

08003658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	4603      	mov	r3, r0
 8003660:	6039      	str	r1, [r7, #0]
 8003662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003668:	2b00      	cmp	r3, #0
 800366a:	db0a      	blt.n	8003682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	b2da      	uxtb	r2, r3
 8003670:	490c      	ldr	r1, [pc, #48]	; (80036a4 <__NVIC_SetPriority+0x4c>)
 8003672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003676:	0112      	lsls	r2, r2, #4
 8003678:	b2d2      	uxtb	r2, r2
 800367a:	440b      	add	r3, r1
 800367c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003680:	e00a      	b.n	8003698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	b2da      	uxtb	r2, r3
 8003686:	4908      	ldr	r1, [pc, #32]	; (80036a8 <__NVIC_SetPriority+0x50>)
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	f003 030f 	and.w	r3, r3, #15
 800368e:	3b04      	subs	r3, #4
 8003690:	0112      	lsls	r2, r2, #4
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	440b      	add	r3, r1
 8003696:	761a      	strb	r2, [r3, #24]
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	e000e100 	.word	0xe000e100
 80036a8:	e000ed00 	.word	0xe000ed00

080036ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b089      	sub	sp, #36	; 0x24
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f003 0307 	and.w	r3, r3, #7
 80036be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f1c3 0307 	rsb	r3, r3, #7
 80036c6:	2b04      	cmp	r3, #4
 80036c8:	bf28      	it	cs
 80036ca:	2304      	movcs	r3, #4
 80036cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	3304      	adds	r3, #4
 80036d2:	2b06      	cmp	r3, #6
 80036d4:	d902      	bls.n	80036dc <NVIC_EncodePriority+0x30>
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	3b03      	subs	r3, #3
 80036da:	e000      	b.n	80036de <NVIC_EncodePriority+0x32>
 80036dc:	2300      	movs	r3, #0
 80036de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036e0:	f04f 32ff 	mov.w	r2, #4294967295
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	43da      	mvns	r2, r3
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	401a      	ands	r2, r3
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036f4:	f04f 31ff 	mov.w	r1, #4294967295
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	fa01 f303 	lsl.w	r3, r1, r3
 80036fe:	43d9      	mvns	r1, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003704:	4313      	orrs	r3, r2
         );
}
 8003706:	4618      	mov	r0, r3
 8003708:	3724      	adds	r7, #36	; 0x24
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
	...

08003714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	3b01      	subs	r3, #1
 8003720:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003724:	d301      	bcc.n	800372a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003726:	2301      	movs	r3, #1
 8003728:	e00f      	b.n	800374a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800372a:	4a0a      	ldr	r2, [pc, #40]	; (8003754 <SysTick_Config+0x40>)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3b01      	subs	r3, #1
 8003730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003732:	210f      	movs	r1, #15
 8003734:	f04f 30ff 	mov.w	r0, #4294967295
 8003738:	f7ff ff8e 	bl	8003658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800373c:	4b05      	ldr	r3, [pc, #20]	; (8003754 <SysTick_Config+0x40>)
 800373e:	2200      	movs	r2, #0
 8003740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003742:	4b04      	ldr	r3, [pc, #16]	; (8003754 <SysTick_Config+0x40>)
 8003744:	2207      	movs	r2, #7
 8003746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	e000e010 	.word	0xe000e010

08003758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7ff ff29 	bl	80035b8 <__NVIC_SetPriorityGrouping>
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800376e:	b580      	push	{r7, lr}
 8003770:	b086      	sub	sp, #24
 8003772:	af00      	add	r7, sp, #0
 8003774:	4603      	mov	r3, r0
 8003776:	60b9      	str	r1, [r7, #8]
 8003778:	607a      	str	r2, [r7, #4]
 800377a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800377c:	2300      	movs	r3, #0
 800377e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003780:	f7ff ff3e 	bl	8003600 <__NVIC_GetPriorityGrouping>
 8003784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	68b9      	ldr	r1, [r7, #8]
 800378a:	6978      	ldr	r0, [r7, #20]
 800378c:	f7ff ff8e 	bl	80036ac <NVIC_EncodePriority>
 8003790:	4602      	mov	r2, r0
 8003792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003796:	4611      	mov	r1, r2
 8003798:	4618      	mov	r0, r3
 800379a:	f7ff ff5d 	bl	8003658 <__NVIC_SetPriority>
}
 800379e:	bf00      	nop
 80037a0:	3718      	adds	r7, #24
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b082      	sub	sp, #8
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	4603      	mov	r3, r0
 80037ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff ff31 	bl	800361c <__NVIC_EnableIRQ>
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b082      	sub	sp, #8
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7ff ffa2 	bl	8003714 <SysTick_Config>
 80037d0:	4603      	mov	r3, r0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
	...

080037dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80037e8:	f7ff faae 	bl	8002d48 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d101      	bne.n	80037f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e099      	b.n	800392c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2202      	movs	r2, #2
 8003804:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 0201 	bic.w	r2, r2, #1
 8003816:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003818:	e00f      	b.n	800383a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800381a:	f7ff fa95 	bl	8002d48 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	2b05      	cmp	r3, #5
 8003826:	d908      	bls.n	800383a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2220      	movs	r2, #32
 800382c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2203      	movs	r2, #3
 8003832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e078      	b.n	800392c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1e8      	bne.n	800381a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	4b38      	ldr	r3, [pc, #224]	; (8003934 <HAL_DMA_Init+0x158>)
 8003854:	4013      	ands	r3, r2
 8003856:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003866:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003872:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800387e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003890:	2b04      	cmp	r3, #4
 8003892:	d107      	bne.n	80038a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389c:	4313      	orrs	r3, r2
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	697a      	ldr	r2, [r7, #20]
 80038aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	f023 0307 	bic.w	r3, r3, #7
 80038ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	d117      	bne.n	80038fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d00e      	beq.n	80038fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 fb01 	bl	8003ee8 <DMA_CheckFifoParam>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d008      	beq.n	80038fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2240      	movs	r2, #64	; 0x40
 80038f0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80038fa:	2301      	movs	r3, #1
 80038fc:	e016      	b.n	800392c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 fab8 	bl	8003e7c <DMA_CalcBaseAndBitshift>
 800390c:	4603      	mov	r3, r0
 800390e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003914:	223f      	movs	r2, #63	; 0x3f
 8003916:	409a      	lsls	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3718      	adds	r7, #24
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	f010803f 	.word	0xf010803f

08003938 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b086      	sub	sp, #24
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
 8003944:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800394e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003956:	2b01      	cmp	r3, #1
 8003958:	d101      	bne.n	800395e <HAL_DMA_Start_IT+0x26>
 800395a:	2302      	movs	r3, #2
 800395c:	e040      	b.n	80039e0 <HAL_DMA_Start_IT+0xa8>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b01      	cmp	r3, #1
 8003970:	d12f      	bne.n	80039d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2202      	movs	r2, #2
 8003976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	68b9      	ldr	r1, [r7, #8]
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	f000 fa4a 	bl	8003e20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003990:	223f      	movs	r2, #63	; 0x3f
 8003992:	409a      	lsls	r2, r3
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0216 	orr.w	r2, r2, #22
 80039a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d007      	beq.n	80039c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f042 0208 	orr.w	r2, r2, #8
 80039be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0201 	orr.w	r2, r2, #1
 80039ce:	601a      	str	r2, [r3, #0]
 80039d0:	e005      	b.n	80039de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80039da:	2302      	movs	r3, #2
 80039dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80039de:	7dfb      	ldrb	r3, [r7, #23]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3718      	adds	r7, #24
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80039f6:	f7ff f9a7 	bl	8002d48 <HAL_GetTick>
 80039fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d008      	beq.n	8003a1a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2280      	movs	r2, #128	; 0x80
 8003a0c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e052      	b.n	8003ac0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 0216 	bic.w	r2, r2, #22
 8003a28:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	695a      	ldr	r2, [r3, #20]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a38:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d103      	bne.n	8003a4a <HAL_DMA_Abort+0x62>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d007      	beq.n	8003a5a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0208 	bic.w	r2, r2, #8
 8003a58:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0201 	bic.w	r2, r2, #1
 8003a68:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a6a:	e013      	b.n	8003a94 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a6c:	f7ff f96c 	bl	8002d48 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b05      	cmp	r3, #5
 8003a78:	d90c      	bls.n	8003a94 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2220      	movs	r2, #32
 8003a7e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2203      	movs	r2, #3
 8003a8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e015      	b.n	8003ac0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1e4      	bne.n	8003a6c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa6:	223f      	movs	r2, #63	; 0x3f
 8003aa8:	409a      	lsls	r2, r3
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3710      	adds	r7, #16
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d004      	beq.n	8003ae6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2280      	movs	r2, #128	; 0x80
 8003ae0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e00c      	b.n	8003b00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2205      	movs	r2, #5
 8003aea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0201 	bic.w	r2, r2, #1
 8003afc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b18:	4b92      	ldr	r3, [pc, #584]	; (8003d64 <HAL_DMA_IRQHandler+0x258>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a92      	ldr	r2, [pc, #584]	; (8003d68 <HAL_DMA_IRQHandler+0x25c>)
 8003b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b22:	0a9b      	lsrs	r3, r3, #10
 8003b24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b36:	2208      	movs	r2, #8
 8003b38:	409a      	lsls	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d01a      	beq.n	8003b78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d013      	beq.n	8003b78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0204 	bic.w	r2, r2, #4
 8003b5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b64:	2208      	movs	r2, #8
 8003b66:	409a      	lsls	r2, r3
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b70:	f043 0201 	orr.w	r2, r3, #1
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	409a      	lsls	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	4013      	ands	r3, r2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d012      	beq.n	8003bae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00b      	beq.n	8003bae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	409a      	lsls	r2, r3
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba6:	f043 0202 	orr.w	r2, r3, #2
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb2:	2204      	movs	r2, #4
 8003bb4:	409a      	lsls	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d012      	beq.n	8003be4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00b      	beq.n	8003be4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd0:	2204      	movs	r2, #4
 8003bd2:	409a      	lsls	r2, r3
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bdc:	f043 0204 	orr.w	r2, r3, #4
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be8:	2210      	movs	r2, #16
 8003bea:	409a      	lsls	r2, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d043      	beq.n	8003c7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0308 	and.w	r3, r3, #8
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d03c      	beq.n	8003c7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c06:	2210      	movs	r2, #16
 8003c08:	409a      	lsls	r2, r3
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d018      	beq.n	8003c4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d108      	bne.n	8003c3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d024      	beq.n	8003c7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	4798      	blx	r3
 8003c3a:	e01f      	b.n	8003c7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d01b      	beq.n	8003c7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	4798      	blx	r3
 8003c4c:	e016      	b.n	8003c7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d107      	bne.n	8003c6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0208 	bic.w	r2, r2, #8
 8003c6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d003      	beq.n	8003c7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c80:	2220      	movs	r2, #32
 8003c82:	409a      	lsls	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4013      	ands	r3, r2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 808e 	beq.w	8003daa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0310 	and.w	r3, r3, #16
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 8086 	beq.w	8003daa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	409a      	lsls	r2, r3
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b05      	cmp	r3, #5
 8003cb4:	d136      	bne.n	8003d24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 0216 	bic.w	r2, r2, #22
 8003cc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	695a      	ldr	r2, [r3, #20]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d103      	bne.n	8003ce6 <HAL_DMA_IRQHandler+0x1da>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d007      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f022 0208 	bic.w	r2, r2, #8
 8003cf4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfa:	223f      	movs	r2, #63	; 0x3f
 8003cfc:	409a      	lsls	r2, r3
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d07d      	beq.n	8003e16 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	4798      	blx	r3
        }
        return;
 8003d22:	e078      	b.n	8003e16 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d01c      	beq.n	8003d6c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d108      	bne.n	8003d52 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d030      	beq.n	8003daa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	4798      	blx	r3
 8003d50:	e02b      	b.n	8003daa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d027      	beq.n	8003daa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	4798      	blx	r3
 8003d62:	e022      	b.n	8003daa <HAL_DMA_IRQHandler+0x29e>
 8003d64:	2000001c 	.word	0x2000001c
 8003d68:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10f      	bne.n	8003d9a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 0210 	bic.w	r2, r2, #16
 8003d88:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d032      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d022      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2205      	movs	r2, #5
 8003dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 0201 	bic.w	r2, r2, #1
 8003dd4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	60bb      	str	r3, [r7, #8]
 8003ddc:	697a      	ldr	r2, [r7, #20]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d307      	bcc.n	8003df2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1f2      	bne.n	8003dd6 <HAL_DMA_IRQHandler+0x2ca>
 8003df0:	e000      	b.n	8003df4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003df2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d005      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	4798      	blx	r3
 8003e14:	e000      	b.n	8003e18 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003e16:	bf00      	nop
    }
  }
}
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop

08003e20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	607a      	str	r2, [r7, #4]
 8003e2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	2b40      	cmp	r3, #64	; 0x40
 8003e4c:	d108      	bne.n	8003e60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e5e:	e007      	b.n	8003e70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	60da      	str	r2, [r3, #12]
}
 8003e70:	bf00      	nop
 8003e72:	3714      	adds	r7, #20
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	3b10      	subs	r3, #16
 8003e8c:	4a14      	ldr	r2, [pc, #80]	; (8003ee0 <DMA_CalcBaseAndBitshift+0x64>)
 8003e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e92:	091b      	lsrs	r3, r3, #4
 8003e94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e96:	4a13      	ldr	r2, [pc, #76]	; (8003ee4 <DMA_CalcBaseAndBitshift+0x68>)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2b03      	cmp	r3, #3
 8003ea8:	d909      	bls.n	8003ebe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003eb2:	f023 0303 	bic.w	r3, r3, #3
 8003eb6:	1d1a      	adds	r2, r3, #4
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	659a      	str	r2, [r3, #88]	; 0x58
 8003ebc:	e007      	b.n	8003ece <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ec6:	f023 0303 	bic.w	r3, r3, #3
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3714      	adds	r7, #20
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	aaaaaaab 	.word	0xaaaaaaab
 8003ee4:	08006bfc 	.word	0x08006bfc

08003ee8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d11f      	bne.n	8003f42 <DMA_CheckFifoParam+0x5a>
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	2b03      	cmp	r3, #3
 8003f06:	d856      	bhi.n	8003fb6 <DMA_CheckFifoParam+0xce>
 8003f08:	a201      	add	r2, pc, #4	; (adr r2, 8003f10 <DMA_CheckFifoParam+0x28>)
 8003f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0e:	bf00      	nop
 8003f10:	08003f21 	.word	0x08003f21
 8003f14:	08003f33 	.word	0x08003f33
 8003f18:	08003f21 	.word	0x08003f21
 8003f1c:	08003fb7 	.word	0x08003fb7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d046      	beq.n	8003fba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f30:	e043      	b.n	8003fba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f36:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f3a:	d140      	bne.n	8003fbe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f40:	e03d      	b.n	8003fbe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f4a:	d121      	bne.n	8003f90 <DMA_CheckFifoParam+0xa8>
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	2b03      	cmp	r3, #3
 8003f50:	d837      	bhi.n	8003fc2 <DMA_CheckFifoParam+0xda>
 8003f52:	a201      	add	r2, pc, #4	; (adr r2, 8003f58 <DMA_CheckFifoParam+0x70>)
 8003f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f58:	08003f69 	.word	0x08003f69
 8003f5c:	08003f6f 	.word	0x08003f6f
 8003f60:	08003f69 	.word	0x08003f69
 8003f64:	08003f81 	.word	0x08003f81
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f6c:	e030      	b.n	8003fd0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d025      	beq.n	8003fc6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f7e:	e022      	b.n	8003fc6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f84:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f88:	d11f      	bne.n	8003fca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f8e:	e01c      	b.n	8003fca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d903      	bls.n	8003f9e <DMA_CheckFifoParam+0xb6>
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d003      	beq.n	8003fa4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f9c:	e018      	b.n	8003fd0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	73fb      	strb	r3, [r7, #15]
      break;
 8003fa2:	e015      	b.n	8003fd0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00e      	beq.n	8003fce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb4:	e00b      	b.n	8003fce <DMA_CheckFifoParam+0xe6>
      break;
 8003fb6:	bf00      	nop
 8003fb8:	e00a      	b.n	8003fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fba:	bf00      	nop
 8003fbc:	e008      	b.n	8003fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fbe:	bf00      	nop
 8003fc0:	e006      	b.n	8003fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fc2:	bf00      	nop
 8003fc4:	e004      	b.n	8003fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fc6:	bf00      	nop
 8003fc8:	e002      	b.n	8003fd0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003fca:	bf00      	nop
 8003fcc:	e000      	b.n	8003fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fce:	bf00      	nop
    }
  } 
  
  return status; 
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3714      	adds	r7, #20
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop

08003fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b089      	sub	sp, #36	; 0x24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fea:	2300      	movs	r3, #0
 8003fec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61fb      	str	r3, [r7, #28]
 8003ffa:	e16b      	b.n	80042d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	4013      	ands	r3, r2
 800400e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	429a      	cmp	r2, r3
 8004016:	f040 815a 	bne.w	80042ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f003 0303 	and.w	r3, r3, #3
 8004022:	2b01      	cmp	r3, #1
 8004024:	d005      	beq.n	8004032 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800402e:	2b02      	cmp	r3, #2
 8004030:	d130      	bne.n	8004094 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	2203      	movs	r2, #3
 800403e:	fa02 f303 	lsl.w	r3, r2, r3
 8004042:	43db      	mvns	r3, r3
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	4013      	ands	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	fa02 f303 	lsl.w	r3, r2, r3
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	4313      	orrs	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004068:	2201      	movs	r2, #1
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	fa02 f303 	lsl.w	r3, r2, r3
 8004070:	43db      	mvns	r3, r3
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	4013      	ands	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	091b      	lsrs	r3, r3, #4
 800407e:	f003 0201 	and.w	r2, r3, #1
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	fa02 f303 	lsl.w	r3, r2, r3
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	4313      	orrs	r3, r2
 800408c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f003 0303 	and.w	r3, r3, #3
 800409c:	2b03      	cmp	r3, #3
 800409e:	d017      	beq.n	80040d0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	005b      	lsls	r3, r3, #1
 80040aa:	2203      	movs	r2, #3
 80040ac:	fa02 f303 	lsl.w	r3, r2, r3
 80040b0:	43db      	mvns	r3, r3
 80040b2:	69ba      	ldr	r2, [r7, #24]
 80040b4:	4013      	ands	r3, r2
 80040b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	689a      	ldr	r2, [r3, #8]
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f003 0303 	and.w	r3, r3, #3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d123      	bne.n	8004124 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	08da      	lsrs	r2, r3, #3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	3208      	adds	r2, #8
 80040e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	f003 0307 	and.w	r3, r3, #7
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	220f      	movs	r2, #15
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	43db      	mvns	r3, r3
 80040fa:	69ba      	ldr	r2, [r7, #24]
 80040fc:	4013      	ands	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	691a      	ldr	r2, [r3, #16]
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	f003 0307 	and.w	r3, r3, #7
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	4313      	orrs	r3, r2
 8004114:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	08da      	lsrs	r2, r3, #3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	3208      	adds	r2, #8
 800411e:	69b9      	ldr	r1, [r7, #24]
 8004120:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	2203      	movs	r2, #3
 8004130:	fa02 f303 	lsl.w	r3, r2, r3
 8004134:	43db      	mvns	r3, r3
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	4013      	ands	r3, r2
 800413a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f003 0203 	and.w	r2, r3, #3
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	005b      	lsls	r3, r3, #1
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	4313      	orrs	r3, r2
 8004150:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004160:	2b00      	cmp	r3, #0
 8004162:	f000 80b4 	beq.w	80042ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004166:	2300      	movs	r3, #0
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	4b60      	ldr	r3, [pc, #384]	; (80042ec <HAL_GPIO_Init+0x30c>)
 800416c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800416e:	4a5f      	ldr	r2, [pc, #380]	; (80042ec <HAL_GPIO_Init+0x30c>)
 8004170:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004174:	6453      	str	r3, [r2, #68]	; 0x44
 8004176:	4b5d      	ldr	r3, [pc, #372]	; (80042ec <HAL_GPIO_Init+0x30c>)
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800417e:	60fb      	str	r3, [r7, #12]
 8004180:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004182:	4a5b      	ldr	r2, [pc, #364]	; (80042f0 <HAL_GPIO_Init+0x310>)
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	089b      	lsrs	r3, r3, #2
 8004188:	3302      	adds	r3, #2
 800418a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800418e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	f003 0303 	and.w	r3, r3, #3
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	220f      	movs	r2, #15
 800419a:	fa02 f303 	lsl.w	r3, r2, r3
 800419e:	43db      	mvns	r3, r3
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	4013      	ands	r3, r2
 80041a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a52      	ldr	r2, [pc, #328]	; (80042f4 <HAL_GPIO_Init+0x314>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d02b      	beq.n	8004206 <HAL_GPIO_Init+0x226>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a51      	ldr	r2, [pc, #324]	; (80042f8 <HAL_GPIO_Init+0x318>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d025      	beq.n	8004202 <HAL_GPIO_Init+0x222>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a50      	ldr	r2, [pc, #320]	; (80042fc <HAL_GPIO_Init+0x31c>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d01f      	beq.n	80041fe <HAL_GPIO_Init+0x21e>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a4f      	ldr	r2, [pc, #316]	; (8004300 <HAL_GPIO_Init+0x320>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d019      	beq.n	80041fa <HAL_GPIO_Init+0x21a>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a4e      	ldr	r2, [pc, #312]	; (8004304 <HAL_GPIO_Init+0x324>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d013      	beq.n	80041f6 <HAL_GPIO_Init+0x216>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a4d      	ldr	r2, [pc, #308]	; (8004308 <HAL_GPIO_Init+0x328>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d00d      	beq.n	80041f2 <HAL_GPIO_Init+0x212>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a4c      	ldr	r2, [pc, #304]	; (800430c <HAL_GPIO_Init+0x32c>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d007      	beq.n	80041ee <HAL_GPIO_Init+0x20e>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a4b      	ldr	r2, [pc, #300]	; (8004310 <HAL_GPIO_Init+0x330>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d101      	bne.n	80041ea <HAL_GPIO_Init+0x20a>
 80041e6:	2307      	movs	r3, #7
 80041e8:	e00e      	b.n	8004208 <HAL_GPIO_Init+0x228>
 80041ea:	2308      	movs	r3, #8
 80041ec:	e00c      	b.n	8004208 <HAL_GPIO_Init+0x228>
 80041ee:	2306      	movs	r3, #6
 80041f0:	e00a      	b.n	8004208 <HAL_GPIO_Init+0x228>
 80041f2:	2305      	movs	r3, #5
 80041f4:	e008      	b.n	8004208 <HAL_GPIO_Init+0x228>
 80041f6:	2304      	movs	r3, #4
 80041f8:	e006      	b.n	8004208 <HAL_GPIO_Init+0x228>
 80041fa:	2303      	movs	r3, #3
 80041fc:	e004      	b.n	8004208 <HAL_GPIO_Init+0x228>
 80041fe:	2302      	movs	r3, #2
 8004200:	e002      	b.n	8004208 <HAL_GPIO_Init+0x228>
 8004202:	2301      	movs	r3, #1
 8004204:	e000      	b.n	8004208 <HAL_GPIO_Init+0x228>
 8004206:	2300      	movs	r3, #0
 8004208:	69fa      	ldr	r2, [r7, #28]
 800420a:	f002 0203 	and.w	r2, r2, #3
 800420e:	0092      	lsls	r2, r2, #2
 8004210:	4093      	lsls	r3, r2
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	4313      	orrs	r3, r2
 8004216:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004218:	4935      	ldr	r1, [pc, #212]	; (80042f0 <HAL_GPIO_Init+0x310>)
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	089b      	lsrs	r3, r3, #2
 800421e:	3302      	adds	r3, #2
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004226:	4b3b      	ldr	r3, [pc, #236]	; (8004314 <HAL_GPIO_Init+0x334>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	43db      	mvns	r3, r3
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	4013      	ands	r3, r2
 8004234:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800423e:	2b00      	cmp	r3, #0
 8004240:	d003      	beq.n	800424a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004242:	69ba      	ldr	r2, [r7, #24]
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	4313      	orrs	r3, r2
 8004248:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800424a:	4a32      	ldr	r2, [pc, #200]	; (8004314 <HAL_GPIO_Init+0x334>)
 800424c:	69bb      	ldr	r3, [r7, #24]
 800424e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004250:	4b30      	ldr	r3, [pc, #192]	; (8004314 <HAL_GPIO_Init+0x334>)
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	43db      	mvns	r3, r3
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	4013      	ands	r3, r2
 800425e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d003      	beq.n	8004274 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	4313      	orrs	r3, r2
 8004272:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004274:	4a27      	ldr	r2, [pc, #156]	; (8004314 <HAL_GPIO_Init+0x334>)
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800427a:	4b26      	ldr	r3, [pc, #152]	; (8004314 <HAL_GPIO_Init+0x334>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	43db      	mvns	r3, r3
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	4013      	ands	r3, r2
 8004288:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004296:	69ba      	ldr	r2, [r7, #24]
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	4313      	orrs	r3, r2
 800429c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800429e:	4a1d      	ldr	r2, [pc, #116]	; (8004314 <HAL_GPIO_Init+0x334>)
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042a4:	4b1b      	ldr	r3, [pc, #108]	; (8004314 <HAL_GPIO_Init+0x334>)
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	43db      	mvns	r3, r3
 80042ae:	69ba      	ldr	r2, [r7, #24]
 80042b0:	4013      	ands	r3, r2
 80042b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d003      	beq.n	80042c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80042c0:	69ba      	ldr	r2, [r7, #24]
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042c8:	4a12      	ldr	r2, [pc, #72]	; (8004314 <HAL_GPIO_Init+0x334>)
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	3301      	adds	r3, #1
 80042d2:	61fb      	str	r3, [r7, #28]
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	2b0f      	cmp	r3, #15
 80042d8:	f67f ae90 	bls.w	8003ffc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042dc:	bf00      	nop
 80042de:	bf00      	nop
 80042e0:	3724      	adds	r7, #36	; 0x24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	40023800 	.word	0x40023800
 80042f0:	40013800 	.word	0x40013800
 80042f4:	40020000 	.word	0x40020000
 80042f8:	40020400 	.word	0x40020400
 80042fc:	40020800 	.word	0x40020800
 8004300:	40020c00 	.word	0x40020c00
 8004304:	40021000 	.word	0x40021000
 8004308:	40021400 	.word	0x40021400
 800430c:	40021800 	.word	0x40021800
 8004310:	40021c00 	.word	0x40021c00
 8004314:	40013c00 	.word	0x40013c00

08004318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	460b      	mov	r3, r1
 8004322:	807b      	strh	r3, [r7, #2]
 8004324:	4613      	mov	r3, r2
 8004326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004328:	787b      	ldrb	r3, [r7, #1]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d003      	beq.n	8004336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800432e:	887a      	ldrh	r2, [r7, #2]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004334:	e003      	b.n	800433e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004336:	887b      	ldrh	r3, [r7, #2]
 8004338:	041a      	lsls	r2, r3, #16
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	619a      	str	r2, [r3, #24]
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
	...

0800434c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b086      	sub	sp, #24
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e264      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d075      	beq.n	8004456 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800436a:	4ba3      	ldr	r3, [pc, #652]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f003 030c 	and.w	r3, r3, #12
 8004372:	2b04      	cmp	r3, #4
 8004374:	d00c      	beq.n	8004390 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004376:	4ba0      	ldr	r3, [pc, #640]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800437e:	2b08      	cmp	r3, #8
 8004380:	d112      	bne.n	80043a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004382:	4b9d      	ldr	r3, [pc, #628]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800438a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800438e:	d10b      	bne.n	80043a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004390:	4b99      	ldr	r3, [pc, #612]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d05b      	beq.n	8004454 <HAL_RCC_OscConfig+0x108>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d157      	bne.n	8004454 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e23f      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b0:	d106      	bne.n	80043c0 <HAL_RCC_OscConfig+0x74>
 80043b2:	4b91      	ldr	r3, [pc, #580]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a90      	ldr	r2, [pc, #576]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043bc:	6013      	str	r3, [r2, #0]
 80043be:	e01d      	b.n	80043fc <HAL_RCC_OscConfig+0xb0>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043c8:	d10c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x98>
 80043ca:	4b8b      	ldr	r3, [pc, #556]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a8a      	ldr	r2, [pc, #552]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043d4:	6013      	str	r3, [r2, #0]
 80043d6:	4b88      	ldr	r3, [pc, #544]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a87      	ldr	r2, [pc, #540]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043e0:	6013      	str	r3, [r2, #0]
 80043e2:	e00b      	b.n	80043fc <HAL_RCC_OscConfig+0xb0>
 80043e4:	4b84      	ldr	r3, [pc, #528]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a83      	ldr	r2, [pc, #524]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043ee:	6013      	str	r3, [r2, #0]
 80043f0:	4b81      	ldr	r3, [pc, #516]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a80      	ldr	r2, [pc, #512]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80043f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d013      	beq.n	800442c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004404:	f7fe fca0 	bl	8002d48 <HAL_GetTick>
 8004408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800440a:	e008      	b.n	800441e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800440c:	f7fe fc9c 	bl	8002d48 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b64      	cmp	r3, #100	; 0x64
 8004418:	d901      	bls.n	800441e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e204      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800441e:	4b76      	ldr	r3, [pc, #472]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0f0      	beq.n	800440c <HAL_RCC_OscConfig+0xc0>
 800442a:	e014      	b.n	8004456 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442c:	f7fe fc8c 	bl	8002d48 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004434:	f7fe fc88 	bl	8002d48 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b64      	cmp	r3, #100	; 0x64
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e1f0      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004446:	4b6c      	ldr	r3, [pc, #432]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1f0      	bne.n	8004434 <HAL_RCC_OscConfig+0xe8>
 8004452:	e000      	b.n	8004456 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d063      	beq.n	800452a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004462:	4b65      	ldr	r3, [pc, #404]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00b      	beq.n	8004486 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800446e:	4b62      	ldr	r3, [pc, #392]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004476:	2b08      	cmp	r3, #8
 8004478:	d11c      	bne.n	80044b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800447a:	4b5f      	ldr	r3, [pc, #380]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d116      	bne.n	80044b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004486:	4b5c      	ldr	r3, [pc, #368]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d005      	beq.n	800449e <HAL_RCC_OscConfig+0x152>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d001      	beq.n	800449e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e1c4      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800449e:	4b56      	ldr	r3, [pc, #344]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	4952      	ldr	r1, [pc, #328]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044b2:	e03a      	b.n	800452a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d020      	beq.n	80044fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044bc:	4b4f      	ldr	r3, [pc, #316]	; (80045fc <HAL_RCC_OscConfig+0x2b0>)
 80044be:	2201      	movs	r2, #1
 80044c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c2:	f7fe fc41 	bl	8002d48 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044ca:	f7fe fc3d 	bl	8002d48 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e1a5      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044dc:	4b46      	ldr	r3, [pc, #280]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d0f0      	beq.n	80044ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044e8:	4b43      	ldr	r3, [pc, #268]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	4940      	ldr	r1, [pc, #256]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	600b      	str	r3, [r1, #0]
 80044fc:	e015      	b.n	800452a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044fe:	4b3f      	ldr	r3, [pc, #252]	; (80045fc <HAL_RCC_OscConfig+0x2b0>)
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004504:	f7fe fc20 	bl	8002d48 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800450c:	f7fe fc1c 	bl	8002d48 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e184      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800451e:	4b36      	ldr	r3, [pc, #216]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1f0      	bne.n	800450c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0308 	and.w	r3, r3, #8
 8004532:	2b00      	cmp	r3, #0
 8004534:	d030      	beq.n	8004598 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d016      	beq.n	800456c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800453e:	4b30      	ldr	r3, [pc, #192]	; (8004600 <HAL_RCC_OscConfig+0x2b4>)
 8004540:	2201      	movs	r2, #1
 8004542:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004544:	f7fe fc00 	bl	8002d48 <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800454a:	e008      	b.n	800455e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800454c:	f7fe fbfc 	bl	8002d48 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b02      	cmp	r3, #2
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e164      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800455e:	4b26      	ldr	r3, [pc, #152]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 8004560:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0f0      	beq.n	800454c <HAL_RCC_OscConfig+0x200>
 800456a:	e015      	b.n	8004598 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800456c:	4b24      	ldr	r3, [pc, #144]	; (8004600 <HAL_RCC_OscConfig+0x2b4>)
 800456e:	2200      	movs	r2, #0
 8004570:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004572:	f7fe fbe9 	bl	8002d48 <HAL_GetTick>
 8004576:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004578:	e008      	b.n	800458c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800457a:	f7fe fbe5 	bl	8002d48 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	d901      	bls.n	800458c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e14d      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800458c:	4b1a      	ldr	r3, [pc, #104]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 800458e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1f0      	bne.n	800457a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0304 	and.w	r3, r3, #4
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 80a0 	beq.w	80046e6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045a6:	2300      	movs	r3, #0
 80045a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045aa:	4b13      	ldr	r3, [pc, #76]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10f      	bne.n	80045d6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045b6:	2300      	movs	r3, #0
 80045b8:	60bb      	str	r3, [r7, #8]
 80045ba:	4b0f      	ldr	r3, [pc, #60]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80045bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045be:	4a0e      	ldr	r2, [pc, #56]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80045c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045c4:	6413      	str	r3, [r2, #64]	; 0x40
 80045c6:	4b0c      	ldr	r3, [pc, #48]	; (80045f8 <HAL_RCC_OscConfig+0x2ac>)
 80045c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ce:	60bb      	str	r3, [r7, #8]
 80045d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045d2:	2301      	movs	r3, #1
 80045d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045d6:	4b0b      	ldr	r3, [pc, #44]	; (8004604 <HAL_RCC_OscConfig+0x2b8>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d121      	bne.n	8004626 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045e2:	4b08      	ldr	r3, [pc, #32]	; (8004604 <HAL_RCC_OscConfig+0x2b8>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a07      	ldr	r2, [pc, #28]	; (8004604 <HAL_RCC_OscConfig+0x2b8>)
 80045e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045ee:	f7fe fbab 	bl	8002d48 <HAL_GetTick>
 80045f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f4:	e011      	b.n	800461a <HAL_RCC_OscConfig+0x2ce>
 80045f6:	bf00      	nop
 80045f8:	40023800 	.word	0x40023800
 80045fc:	42470000 	.word	0x42470000
 8004600:	42470e80 	.word	0x42470e80
 8004604:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004608:	f7fe fb9e 	bl	8002d48 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b02      	cmp	r3, #2
 8004614:	d901      	bls.n	800461a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e106      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800461a:	4b85      	ldr	r3, [pc, #532]	; (8004830 <HAL_RCC_OscConfig+0x4e4>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004622:	2b00      	cmp	r3, #0
 8004624:	d0f0      	beq.n	8004608 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	2b01      	cmp	r3, #1
 800462c:	d106      	bne.n	800463c <HAL_RCC_OscConfig+0x2f0>
 800462e:	4b81      	ldr	r3, [pc, #516]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004632:	4a80      	ldr	r2, [pc, #512]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004634:	f043 0301 	orr.w	r3, r3, #1
 8004638:	6713      	str	r3, [r2, #112]	; 0x70
 800463a:	e01c      	b.n	8004676 <HAL_RCC_OscConfig+0x32a>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	2b05      	cmp	r3, #5
 8004642:	d10c      	bne.n	800465e <HAL_RCC_OscConfig+0x312>
 8004644:	4b7b      	ldr	r3, [pc, #492]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004648:	4a7a      	ldr	r2, [pc, #488]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 800464a:	f043 0304 	orr.w	r3, r3, #4
 800464e:	6713      	str	r3, [r2, #112]	; 0x70
 8004650:	4b78      	ldr	r3, [pc, #480]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004654:	4a77      	ldr	r2, [pc, #476]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004656:	f043 0301 	orr.w	r3, r3, #1
 800465a:	6713      	str	r3, [r2, #112]	; 0x70
 800465c:	e00b      	b.n	8004676 <HAL_RCC_OscConfig+0x32a>
 800465e:	4b75      	ldr	r3, [pc, #468]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004662:	4a74      	ldr	r2, [pc, #464]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004664:	f023 0301 	bic.w	r3, r3, #1
 8004668:	6713      	str	r3, [r2, #112]	; 0x70
 800466a:	4b72      	ldr	r3, [pc, #456]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 800466c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800466e:	4a71      	ldr	r2, [pc, #452]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004670:	f023 0304 	bic.w	r3, r3, #4
 8004674:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d015      	beq.n	80046aa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800467e:	f7fe fb63 	bl	8002d48 <HAL_GetTick>
 8004682:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004684:	e00a      	b.n	800469c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004686:	f7fe fb5f 	bl	8002d48 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	f241 3288 	movw	r2, #5000	; 0x1388
 8004694:	4293      	cmp	r3, r2
 8004696:	d901      	bls.n	800469c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e0c5      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800469c:	4b65      	ldr	r3, [pc, #404]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 800469e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0ee      	beq.n	8004686 <HAL_RCC_OscConfig+0x33a>
 80046a8:	e014      	b.n	80046d4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046aa:	f7fe fb4d 	bl	8002d48 <HAL_GetTick>
 80046ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046b0:	e00a      	b.n	80046c8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046b2:	f7fe fb49 	bl	8002d48 <HAL_GetTick>
 80046b6:	4602      	mov	r2, r0
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d901      	bls.n	80046c8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e0af      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046c8:	4b5a      	ldr	r3, [pc, #360]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 80046ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046cc:	f003 0302 	and.w	r3, r3, #2
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d1ee      	bne.n	80046b2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046d4:	7dfb      	ldrb	r3, [r7, #23]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d105      	bne.n	80046e6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046da:	4b56      	ldr	r3, [pc, #344]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	4a55      	ldr	r2, [pc, #340]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 80046e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f000 809b 	beq.w	8004826 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046f0:	4b50      	ldr	r3, [pc, #320]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f003 030c 	and.w	r3, r3, #12
 80046f8:	2b08      	cmp	r3, #8
 80046fa:	d05c      	beq.n	80047b6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	2b02      	cmp	r3, #2
 8004702:	d141      	bne.n	8004788 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004704:	4b4c      	ldr	r3, [pc, #304]	; (8004838 <HAL_RCC_OscConfig+0x4ec>)
 8004706:	2200      	movs	r2, #0
 8004708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800470a:	f7fe fb1d 	bl	8002d48 <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004712:	f7fe fb19 	bl	8002d48 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e081      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004724:	4b43      	ldr	r3, [pc, #268]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1f0      	bne.n	8004712 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	69da      	ldr	r2, [r3, #28]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	431a      	orrs	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473e:	019b      	lsls	r3, r3, #6
 8004740:	431a      	orrs	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004746:	085b      	lsrs	r3, r3, #1
 8004748:	3b01      	subs	r3, #1
 800474a:	041b      	lsls	r3, r3, #16
 800474c:	431a      	orrs	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004752:	061b      	lsls	r3, r3, #24
 8004754:	4937      	ldr	r1, [pc, #220]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 8004756:	4313      	orrs	r3, r2
 8004758:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800475a:	4b37      	ldr	r3, [pc, #220]	; (8004838 <HAL_RCC_OscConfig+0x4ec>)
 800475c:	2201      	movs	r2, #1
 800475e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004760:	f7fe faf2 	bl	8002d48 <HAL_GetTick>
 8004764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004766:	e008      	b.n	800477a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004768:	f7fe faee 	bl	8002d48 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b02      	cmp	r3, #2
 8004774:	d901      	bls.n	800477a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e056      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800477a:	4b2e      	ldr	r3, [pc, #184]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d0f0      	beq.n	8004768 <HAL_RCC_OscConfig+0x41c>
 8004786:	e04e      	b.n	8004826 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004788:	4b2b      	ldr	r3, [pc, #172]	; (8004838 <HAL_RCC_OscConfig+0x4ec>)
 800478a:	2200      	movs	r2, #0
 800478c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800478e:	f7fe fadb 	bl	8002d48 <HAL_GetTick>
 8004792:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004794:	e008      	b.n	80047a8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004796:	f7fe fad7 	bl	8002d48 <HAL_GetTick>
 800479a:	4602      	mov	r2, r0
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	1ad3      	subs	r3, r2, r3
 80047a0:	2b02      	cmp	r3, #2
 80047a2:	d901      	bls.n	80047a8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	e03f      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a8:	4b22      	ldr	r3, [pc, #136]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1f0      	bne.n	8004796 <HAL_RCC_OscConfig+0x44a>
 80047b4:	e037      	b.n	8004826 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d101      	bne.n	80047c2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e032      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047c2:	4b1c      	ldr	r3, [pc, #112]	; (8004834 <HAL_RCC_OscConfig+0x4e8>)
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	699b      	ldr	r3, [r3, #24]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d028      	beq.n	8004822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047da:	429a      	cmp	r2, r3
 80047dc:	d121      	bne.n	8004822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d11a      	bne.n	8004822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047ec:	68fa      	ldr	r2, [r7, #12]
 80047ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80047f2:	4013      	ands	r3, r2
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80047f8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d111      	bne.n	8004822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004808:	085b      	lsrs	r3, r3, #1
 800480a:	3b01      	subs	r3, #1
 800480c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800480e:	429a      	cmp	r2, r3
 8004810:	d107      	bne.n	8004822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800481e:	429a      	cmp	r2, r3
 8004820:	d001      	beq.n	8004826 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e000      	b.n	8004828 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3718      	adds	r7, #24
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	40007000 	.word	0x40007000
 8004834:	40023800 	.word	0x40023800
 8004838:	42470060 	.word	0x42470060

0800483c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d101      	bne.n	8004850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e0cc      	b.n	80049ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004850:	4b68      	ldr	r3, [pc, #416]	; (80049f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0307 	and.w	r3, r3, #7
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	429a      	cmp	r2, r3
 800485c:	d90c      	bls.n	8004878 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800485e:	4b65      	ldr	r3, [pc, #404]	; (80049f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	b2d2      	uxtb	r2, r2
 8004864:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004866:	4b63      	ldr	r3, [pc, #396]	; (80049f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0307 	and.w	r3, r3, #7
 800486e:	683a      	ldr	r2, [r7, #0]
 8004870:	429a      	cmp	r2, r3
 8004872:	d001      	beq.n	8004878 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e0b8      	b.n	80049ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0302 	and.w	r3, r3, #2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d020      	beq.n	80048c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0304 	and.w	r3, r3, #4
 800488c:	2b00      	cmp	r3, #0
 800488e:	d005      	beq.n	800489c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004890:	4b59      	ldr	r3, [pc, #356]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	4a58      	ldr	r2, [pc, #352]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004896:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800489a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0308 	and.w	r3, r3, #8
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d005      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048a8:	4b53      	ldr	r3, [pc, #332]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	4a52      	ldr	r2, [pc, #328]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 80048ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80048b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048b4:	4b50      	ldr	r3, [pc, #320]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	494d      	ldr	r1, [pc, #308]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d044      	beq.n	800495c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d107      	bne.n	80048ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048da:	4b47      	ldr	r3, [pc, #284]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d119      	bne.n	800491a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e07f      	b.n	80049ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d003      	beq.n	80048fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048f6:	2b03      	cmp	r3, #3
 80048f8:	d107      	bne.n	800490a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048fa:	4b3f      	ldr	r3, [pc, #252]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d109      	bne.n	800491a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e06f      	b.n	80049ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800490a:	4b3b      	ldr	r3, [pc, #236]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e067      	b.n	80049ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800491a:	4b37      	ldr	r3, [pc, #220]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f023 0203 	bic.w	r2, r3, #3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	4934      	ldr	r1, [pc, #208]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004928:	4313      	orrs	r3, r2
 800492a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800492c:	f7fe fa0c 	bl	8002d48 <HAL_GetTick>
 8004930:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004932:	e00a      	b.n	800494a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004934:	f7fe fa08 	bl	8002d48 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004942:	4293      	cmp	r3, r2
 8004944:	d901      	bls.n	800494a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e04f      	b.n	80049ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494a:	4b2b      	ldr	r3, [pc, #172]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 020c 	and.w	r2, r3, #12
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	429a      	cmp	r2, r3
 800495a:	d1eb      	bne.n	8004934 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800495c:	4b25      	ldr	r3, [pc, #148]	; (80049f4 <HAL_RCC_ClockConfig+0x1b8>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0307 	and.w	r3, r3, #7
 8004964:	683a      	ldr	r2, [r7, #0]
 8004966:	429a      	cmp	r2, r3
 8004968:	d20c      	bcs.n	8004984 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496a:	4b22      	ldr	r3, [pc, #136]	; (80049f4 <HAL_RCC_ClockConfig+0x1b8>)
 800496c:	683a      	ldr	r2, [r7, #0]
 800496e:	b2d2      	uxtb	r2, r2
 8004970:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004972:	4b20      	ldr	r3, [pc, #128]	; (80049f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0307 	and.w	r3, r3, #7
 800497a:	683a      	ldr	r2, [r7, #0]
 800497c:	429a      	cmp	r2, r3
 800497e:	d001      	beq.n	8004984 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e032      	b.n	80049ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0304 	and.w	r3, r3, #4
 800498c:	2b00      	cmp	r3, #0
 800498e:	d008      	beq.n	80049a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004990:	4b19      	ldr	r3, [pc, #100]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	4916      	ldr	r1, [pc, #88]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 800499e:	4313      	orrs	r3, r2
 80049a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0308 	and.w	r3, r3, #8
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d009      	beq.n	80049c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049ae:	4b12      	ldr	r3, [pc, #72]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	490e      	ldr	r1, [pc, #56]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049c2:	f000 f821 	bl	8004a08 <HAL_RCC_GetSysClockFreq>
 80049c6:	4602      	mov	r2, r0
 80049c8:	4b0b      	ldr	r3, [pc, #44]	; (80049f8 <HAL_RCC_ClockConfig+0x1bc>)
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	091b      	lsrs	r3, r3, #4
 80049ce:	f003 030f 	and.w	r3, r3, #15
 80049d2:	490a      	ldr	r1, [pc, #40]	; (80049fc <HAL_RCC_ClockConfig+0x1c0>)
 80049d4:	5ccb      	ldrb	r3, [r1, r3]
 80049d6:	fa22 f303 	lsr.w	r3, r2, r3
 80049da:	4a09      	ldr	r2, [pc, #36]	; (8004a00 <HAL_RCC_ClockConfig+0x1c4>)
 80049dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80049de:	4b09      	ldr	r3, [pc, #36]	; (8004a04 <HAL_RCC_ClockConfig+0x1c8>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4618      	mov	r0, r3
 80049e4:	f7fe f96c 	bl	8002cc0 <HAL_InitTick>

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	40023c00 	.word	0x40023c00
 80049f8:	40023800 	.word	0x40023800
 80049fc:	08006be4 	.word	0x08006be4
 8004a00:	2000001c 	.word	0x2000001c
 8004a04:	20000020 	.word	0x20000020

08004a08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004a0c:	b084      	sub	sp, #16
 8004a0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a10:	2300      	movs	r3, #0
 8004a12:	607b      	str	r3, [r7, #4]
 8004a14:	2300      	movs	r3, #0
 8004a16:	60fb      	str	r3, [r7, #12]
 8004a18:	2300      	movs	r3, #0
 8004a1a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a20:	4b67      	ldr	r3, [pc, #412]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 030c 	and.w	r3, r3, #12
 8004a28:	2b08      	cmp	r3, #8
 8004a2a:	d00d      	beq.n	8004a48 <HAL_RCC_GetSysClockFreq+0x40>
 8004a2c:	2b08      	cmp	r3, #8
 8004a2e:	f200 80bd 	bhi.w	8004bac <HAL_RCC_GetSysClockFreq+0x1a4>
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d002      	beq.n	8004a3c <HAL_RCC_GetSysClockFreq+0x34>
 8004a36:	2b04      	cmp	r3, #4
 8004a38:	d003      	beq.n	8004a42 <HAL_RCC_GetSysClockFreq+0x3a>
 8004a3a:	e0b7      	b.n	8004bac <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a3c:	4b61      	ldr	r3, [pc, #388]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004a3e:	60bb      	str	r3, [r7, #8]
       break;
 8004a40:	e0b7      	b.n	8004bb2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a42:	4b61      	ldr	r3, [pc, #388]	; (8004bc8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004a44:	60bb      	str	r3, [r7, #8]
      break;
 8004a46:	e0b4      	b.n	8004bb2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a48:	4b5d      	ldr	r3, [pc, #372]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a50:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a52:	4b5b      	ldr	r3, [pc, #364]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d04d      	beq.n	8004afa <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a5e:	4b58      	ldr	r3, [pc, #352]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	099b      	lsrs	r3, r3, #6
 8004a64:	461a      	mov	r2, r3
 8004a66:	f04f 0300 	mov.w	r3, #0
 8004a6a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a6e:	f04f 0100 	mov.w	r1, #0
 8004a72:	ea02 0800 	and.w	r8, r2, r0
 8004a76:	ea03 0901 	and.w	r9, r3, r1
 8004a7a:	4640      	mov	r0, r8
 8004a7c:	4649      	mov	r1, r9
 8004a7e:	f04f 0200 	mov.w	r2, #0
 8004a82:	f04f 0300 	mov.w	r3, #0
 8004a86:	014b      	lsls	r3, r1, #5
 8004a88:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a8c:	0142      	lsls	r2, r0, #5
 8004a8e:	4610      	mov	r0, r2
 8004a90:	4619      	mov	r1, r3
 8004a92:	ebb0 0008 	subs.w	r0, r0, r8
 8004a96:	eb61 0109 	sbc.w	r1, r1, r9
 8004a9a:	f04f 0200 	mov.w	r2, #0
 8004a9e:	f04f 0300 	mov.w	r3, #0
 8004aa2:	018b      	lsls	r3, r1, #6
 8004aa4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004aa8:	0182      	lsls	r2, r0, #6
 8004aaa:	1a12      	subs	r2, r2, r0
 8004aac:	eb63 0301 	sbc.w	r3, r3, r1
 8004ab0:	f04f 0000 	mov.w	r0, #0
 8004ab4:	f04f 0100 	mov.w	r1, #0
 8004ab8:	00d9      	lsls	r1, r3, #3
 8004aba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004abe:	00d0      	lsls	r0, r2, #3
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	eb12 0208 	adds.w	r2, r2, r8
 8004ac8:	eb43 0309 	adc.w	r3, r3, r9
 8004acc:	f04f 0000 	mov.w	r0, #0
 8004ad0:	f04f 0100 	mov.w	r1, #0
 8004ad4:	0259      	lsls	r1, r3, #9
 8004ad6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004ada:	0250      	lsls	r0, r2, #9
 8004adc:	4602      	mov	r2, r0
 8004ade:	460b      	mov	r3, r1
 8004ae0:	4610      	mov	r0, r2
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	f04f 0300 	mov.w	r3, #0
 8004aec:	f7fc f83e 	bl	8000b6c <__aeabi_uldivmod>
 8004af0:	4602      	mov	r2, r0
 8004af2:	460b      	mov	r3, r1
 8004af4:	4613      	mov	r3, r2
 8004af6:	60fb      	str	r3, [r7, #12]
 8004af8:	e04a      	b.n	8004b90 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004afa:	4b31      	ldr	r3, [pc, #196]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	099b      	lsrs	r3, r3, #6
 8004b00:	461a      	mov	r2, r3
 8004b02:	f04f 0300 	mov.w	r3, #0
 8004b06:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b0a:	f04f 0100 	mov.w	r1, #0
 8004b0e:	ea02 0400 	and.w	r4, r2, r0
 8004b12:	ea03 0501 	and.w	r5, r3, r1
 8004b16:	4620      	mov	r0, r4
 8004b18:	4629      	mov	r1, r5
 8004b1a:	f04f 0200 	mov.w	r2, #0
 8004b1e:	f04f 0300 	mov.w	r3, #0
 8004b22:	014b      	lsls	r3, r1, #5
 8004b24:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b28:	0142      	lsls	r2, r0, #5
 8004b2a:	4610      	mov	r0, r2
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	1b00      	subs	r0, r0, r4
 8004b30:	eb61 0105 	sbc.w	r1, r1, r5
 8004b34:	f04f 0200 	mov.w	r2, #0
 8004b38:	f04f 0300 	mov.w	r3, #0
 8004b3c:	018b      	lsls	r3, r1, #6
 8004b3e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b42:	0182      	lsls	r2, r0, #6
 8004b44:	1a12      	subs	r2, r2, r0
 8004b46:	eb63 0301 	sbc.w	r3, r3, r1
 8004b4a:	f04f 0000 	mov.w	r0, #0
 8004b4e:	f04f 0100 	mov.w	r1, #0
 8004b52:	00d9      	lsls	r1, r3, #3
 8004b54:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b58:	00d0      	lsls	r0, r2, #3
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	1912      	adds	r2, r2, r4
 8004b60:	eb45 0303 	adc.w	r3, r5, r3
 8004b64:	f04f 0000 	mov.w	r0, #0
 8004b68:	f04f 0100 	mov.w	r1, #0
 8004b6c:	0299      	lsls	r1, r3, #10
 8004b6e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004b72:	0290      	lsls	r0, r2, #10
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	4610      	mov	r0, r2
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	f04f 0300 	mov.w	r3, #0
 8004b84:	f7fb fff2 	bl	8000b6c <__aeabi_uldivmod>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b90:	4b0b      	ldr	r3, [pc, #44]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	0c1b      	lsrs	r3, r3, #16
 8004b96:	f003 0303 	and.w	r3, r3, #3
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba8:	60bb      	str	r3, [r7, #8]
      break;
 8004baa:	e002      	b.n	8004bb2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bac:	4b05      	ldr	r3, [pc, #20]	; (8004bc4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004bae:	60bb      	str	r3, [r7, #8]
      break;
 8004bb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bb2:	68bb      	ldr	r3, [r7, #8]
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40023800 	.word	0x40023800
 8004bc4:	00f42400 	.word	0x00f42400
 8004bc8:	007a1200 	.word	0x007a1200

08004bcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bd0:	4b03      	ldr	r3, [pc, #12]	; (8004be0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	2000001c 	.word	0x2000001c

08004be4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004be8:	f7ff fff0 	bl	8004bcc <HAL_RCC_GetHCLKFreq>
 8004bec:	4602      	mov	r2, r0
 8004bee:	4b05      	ldr	r3, [pc, #20]	; (8004c04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	0a9b      	lsrs	r3, r3, #10
 8004bf4:	f003 0307 	and.w	r3, r3, #7
 8004bf8:	4903      	ldr	r1, [pc, #12]	; (8004c08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bfa:	5ccb      	ldrb	r3, [r1, r3]
 8004bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	40023800 	.word	0x40023800
 8004c08:	08006bf4 	.word	0x08006bf4

08004c0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c10:	f7ff ffdc 	bl	8004bcc <HAL_RCC_GetHCLKFreq>
 8004c14:	4602      	mov	r2, r0
 8004c16:	4b05      	ldr	r3, [pc, #20]	; (8004c2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	0b5b      	lsrs	r3, r3, #13
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	4903      	ldr	r1, [pc, #12]	; (8004c30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c22:	5ccb      	ldrb	r3, [r1, r3]
 8004c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	40023800 	.word	0x40023800
 8004c30:	08006bf4 	.word	0x08006bf4

08004c34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d101      	bne.n	8004c46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e041      	b.n	8004cca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d106      	bne.n	8004c60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f7fd fddc 	bl	8002818 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	3304      	adds	r3, #4
 8004c70:	4619      	mov	r1, r3
 8004c72:	4610      	mov	r0, r2
 8004c74:	f000 f982 	bl	8004f7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3708      	adds	r7, #8
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
	...

08004cd4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d001      	beq.n	8004cec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e046      	b.n	8004d7a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a23      	ldr	r2, [pc, #140]	; (8004d88 <HAL_TIM_Base_Start+0xb4>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d022      	beq.n	8004d44 <HAL_TIM_Base_Start+0x70>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d06:	d01d      	beq.n	8004d44 <HAL_TIM_Base_Start+0x70>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a1f      	ldr	r2, [pc, #124]	; (8004d8c <HAL_TIM_Base_Start+0xb8>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d018      	beq.n	8004d44 <HAL_TIM_Base_Start+0x70>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a1e      	ldr	r2, [pc, #120]	; (8004d90 <HAL_TIM_Base_Start+0xbc>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d013      	beq.n	8004d44 <HAL_TIM_Base_Start+0x70>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a1c      	ldr	r2, [pc, #112]	; (8004d94 <HAL_TIM_Base_Start+0xc0>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d00e      	beq.n	8004d44 <HAL_TIM_Base_Start+0x70>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a1b      	ldr	r2, [pc, #108]	; (8004d98 <HAL_TIM_Base_Start+0xc4>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d009      	beq.n	8004d44 <HAL_TIM_Base_Start+0x70>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a19      	ldr	r2, [pc, #100]	; (8004d9c <HAL_TIM_Base_Start+0xc8>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d004      	beq.n	8004d44 <HAL_TIM_Base_Start+0x70>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a18      	ldr	r2, [pc, #96]	; (8004da0 <HAL_TIM_Base_Start+0xcc>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d111      	bne.n	8004d68 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f003 0307 	and.w	r3, r3, #7
 8004d4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2b06      	cmp	r3, #6
 8004d54:	d010      	beq.n	8004d78 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f042 0201 	orr.w	r2, r2, #1
 8004d64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d66:	e007      	b.n	8004d78 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f042 0201 	orr.w	r2, r2, #1
 8004d76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	40010000 	.word	0x40010000
 8004d8c:	40000400 	.word	0x40000400
 8004d90:	40000800 	.word	0x40000800
 8004d94:	40000c00 	.word	0x40000c00
 8004d98:	40010400 	.word	0x40010400
 8004d9c:	40014000 	.word	0x40014000
 8004da0:	40001800 	.word	0x40001800

08004da4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6a1a      	ldr	r2, [r3, #32]
 8004db2:	f241 1311 	movw	r3, #4369	; 0x1111
 8004db6:	4013      	ands	r3, r2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10f      	bne.n	8004ddc <HAL_TIM_Base_Stop+0x38>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	6a1a      	ldr	r2, [r3, #32]
 8004dc2:	f240 4344 	movw	r3, #1092	; 0x444
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d107      	bne.n	8004ddc <HAL_TIM_Base_Stop+0x38>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0201 	bic.w	r2, r2, #1
 8004dda:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b084      	sub	sp, #16
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
 8004dfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d101      	bne.n	8004e0a <HAL_TIM_ConfigClockSource+0x18>
 8004e06:	2302      	movs	r3, #2
 8004e08:	e0b3      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x180>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2202      	movs	r2, #2
 8004e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e28:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e30:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e42:	d03e      	beq.n	8004ec2 <HAL_TIM_ConfigClockSource+0xd0>
 8004e44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e48:	f200 8087 	bhi.w	8004f5a <HAL_TIM_ConfigClockSource+0x168>
 8004e4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e50:	f000 8085 	beq.w	8004f5e <HAL_TIM_ConfigClockSource+0x16c>
 8004e54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e58:	d87f      	bhi.n	8004f5a <HAL_TIM_ConfigClockSource+0x168>
 8004e5a:	2b70      	cmp	r3, #112	; 0x70
 8004e5c:	d01a      	beq.n	8004e94 <HAL_TIM_ConfigClockSource+0xa2>
 8004e5e:	2b70      	cmp	r3, #112	; 0x70
 8004e60:	d87b      	bhi.n	8004f5a <HAL_TIM_ConfigClockSource+0x168>
 8004e62:	2b60      	cmp	r3, #96	; 0x60
 8004e64:	d050      	beq.n	8004f08 <HAL_TIM_ConfigClockSource+0x116>
 8004e66:	2b60      	cmp	r3, #96	; 0x60
 8004e68:	d877      	bhi.n	8004f5a <HAL_TIM_ConfigClockSource+0x168>
 8004e6a:	2b50      	cmp	r3, #80	; 0x50
 8004e6c:	d03c      	beq.n	8004ee8 <HAL_TIM_ConfigClockSource+0xf6>
 8004e6e:	2b50      	cmp	r3, #80	; 0x50
 8004e70:	d873      	bhi.n	8004f5a <HAL_TIM_ConfigClockSource+0x168>
 8004e72:	2b40      	cmp	r3, #64	; 0x40
 8004e74:	d058      	beq.n	8004f28 <HAL_TIM_ConfigClockSource+0x136>
 8004e76:	2b40      	cmp	r3, #64	; 0x40
 8004e78:	d86f      	bhi.n	8004f5a <HAL_TIM_ConfigClockSource+0x168>
 8004e7a:	2b30      	cmp	r3, #48	; 0x30
 8004e7c:	d064      	beq.n	8004f48 <HAL_TIM_ConfigClockSource+0x156>
 8004e7e:	2b30      	cmp	r3, #48	; 0x30
 8004e80:	d86b      	bhi.n	8004f5a <HAL_TIM_ConfigClockSource+0x168>
 8004e82:	2b20      	cmp	r3, #32
 8004e84:	d060      	beq.n	8004f48 <HAL_TIM_ConfigClockSource+0x156>
 8004e86:	2b20      	cmp	r3, #32
 8004e88:	d867      	bhi.n	8004f5a <HAL_TIM_ConfigClockSource+0x168>
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d05c      	beq.n	8004f48 <HAL_TIM_ConfigClockSource+0x156>
 8004e8e:	2b10      	cmp	r3, #16
 8004e90:	d05a      	beq.n	8004f48 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004e92:	e062      	b.n	8004f5a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6818      	ldr	r0, [r3, #0]
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	6899      	ldr	r1, [r3, #8]
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f000 f984 	bl	80051b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004eb6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	609a      	str	r2, [r3, #8]
      break;
 8004ec0:	e04e      	b.n	8004f60 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6818      	ldr	r0, [r3, #0]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	6899      	ldr	r1, [r3, #8]
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	f000 f96d 	bl	80051b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	689a      	ldr	r2, [r3, #8]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ee4:	609a      	str	r2, [r3, #8]
      break;
 8004ee6:	e03b      	b.n	8004f60 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6818      	ldr	r0, [r3, #0]
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	6859      	ldr	r1, [r3, #4]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	f000 f8e1 	bl	80050bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2150      	movs	r1, #80	; 0x50
 8004f00:	4618      	mov	r0, r3
 8004f02:	f000 f93a 	bl	800517a <TIM_ITRx_SetConfig>
      break;
 8004f06:	e02b      	b.n	8004f60 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6818      	ldr	r0, [r3, #0]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	6859      	ldr	r1, [r3, #4]
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	461a      	mov	r2, r3
 8004f16:	f000 f900 	bl	800511a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2160      	movs	r1, #96	; 0x60
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 f92a 	bl	800517a <TIM_ITRx_SetConfig>
      break;
 8004f26:	e01b      	b.n	8004f60 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6818      	ldr	r0, [r3, #0]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	6859      	ldr	r1, [r3, #4]
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	461a      	mov	r2, r3
 8004f36:	f000 f8c1 	bl	80050bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2140      	movs	r1, #64	; 0x40
 8004f40:	4618      	mov	r0, r3
 8004f42:	f000 f91a 	bl	800517a <TIM_ITRx_SetConfig>
      break;
 8004f46:	e00b      	b.n	8004f60 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4619      	mov	r1, r3
 8004f52:	4610      	mov	r0, r2
 8004f54:	f000 f911 	bl	800517a <TIM_ITRx_SetConfig>
        break;
 8004f58:	e002      	b.n	8004f60 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004f5a:	bf00      	nop
 8004f5c:	e000      	b.n	8004f60 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004f5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
	...

08004f7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a40      	ldr	r2, [pc, #256]	; (8005090 <TIM_Base_SetConfig+0x114>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d013      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f9a:	d00f      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a3d      	ldr	r2, [pc, #244]	; (8005094 <TIM_Base_SetConfig+0x118>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d00b      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a3c      	ldr	r2, [pc, #240]	; (8005098 <TIM_Base_SetConfig+0x11c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d007      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a3b      	ldr	r2, [pc, #236]	; (800509c <TIM_Base_SetConfig+0x120>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d003      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a3a      	ldr	r2, [pc, #232]	; (80050a0 <TIM_Base_SetConfig+0x124>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d108      	bne.n	8004fce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a2f      	ldr	r2, [pc, #188]	; (8005090 <TIM_Base_SetConfig+0x114>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d02b      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fdc:	d027      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a2c      	ldr	r2, [pc, #176]	; (8005094 <TIM_Base_SetConfig+0x118>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d023      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a2b      	ldr	r2, [pc, #172]	; (8005098 <TIM_Base_SetConfig+0x11c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d01f      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a2a      	ldr	r2, [pc, #168]	; (800509c <TIM_Base_SetConfig+0x120>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d01b      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a29      	ldr	r2, [pc, #164]	; (80050a0 <TIM_Base_SetConfig+0x124>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d017      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a28      	ldr	r2, [pc, #160]	; (80050a4 <TIM_Base_SetConfig+0x128>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d013      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a27      	ldr	r2, [pc, #156]	; (80050a8 <TIM_Base_SetConfig+0x12c>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00f      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a26      	ldr	r2, [pc, #152]	; (80050ac <TIM_Base_SetConfig+0x130>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d00b      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a25      	ldr	r2, [pc, #148]	; (80050b0 <TIM_Base_SetConfig+0x134>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d007      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a24      	ldr	r2, [pc, #144]	; (80050b4 <TIM_Base_SetConfig+0x138>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d003      	beq.n	800502e <TIM_Base_SetConfig+0xb2>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a23      	ldr	r2, [pc, #140]	; (80050b8 <TIM_Base_SetConfig+0x13c>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d108      	bne.n	8005040 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	4313      	orrs	r3, r2
 800503e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	689a      	ldr	r2, [r3, #8]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a0a      	ldr	r2, [pc, #40]	; (8005090 <TIM_Base_SetConfig+0x114>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d003      	beq.n	8005074 <TIM_Base_SetConfig+0xf8>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a0c      	ldr	r2, [pc, #48]	; (80050a0 <TIM_Base_SetConfig+0x124>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d103      	bne.n	800507c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	691a      	ldr	r2, [r3, #16]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	615a      	str	r2, [r3, #20]
}
 8005082:	bf00      	nop
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40010000 	.word	0x40010000
 8005094:	40000400 	.word	0x40000400
 8005098:	40000800 	.word	0x40000800
 800509c:	40000c00 	.word	0x40000c00
 80050a0:	40010400 	.word	0x40010400
 80050a4:	40014000 	.word	0x40014000
 80050a8:	40014400 	.word	0x40014400
 80050ac:	40014800 	.word	0x40014800
 80050b0:	40001800 	.word	0x40001800
 80050b4:	40001c00 	.word	0x40001c00
 80050b8:	40002000 	.word	0x40002000

080050bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050bc:	b480      	push	{r7}
 80050be:	b087      	sub	sp, #28
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a1b      	ldr	r3, [r3, #32]
 80050cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	f023 0201 	bic.w	r2, r3, #1
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	011b      	lsls	r3, r3, #4
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	f023 030a 	bic.w	r3, r3, #10
 80050f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	4313      	orrs	r3, r2
 8005100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	621a      	str	r2, [r3, #32]
}
 800510e:	bf00      	nop
 8005110:	371c      	adds	r7, #28
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr

0800511a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800511a:	b480      	push	{r7}
 800511c:	b087      	sub	sp, #28
 800511e:	af00      	add	r7, sp, #0
 8005120:	60f8      	str	r0, [r7, #12]
 8005122:	60b9      	str	r1, [r7, #8]
 8005124:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	f023 0210 	bic.w	r2, r3, #16
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005144:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	031b      	lsls	r3, r3, #12
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	4313      	orrs	r3, r2
 800514e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005156:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	011b      	lsls	r3, r3, #4
 800515c:	693a      	ldr	r2, [r7, #16]
 800515e:	4313      	orrs	r3, r2
 8005160:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	621a      	str	r2, [r3, #32]
}
 800516e:	bf00      	nop
 8005170:	371c      	adds	r7, #28
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800517a:	b480      	push	{r7}
 800517c:	b085      	sub	sp, #20
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
 8005182:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005190:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005192:	683a      	ldr	r2, [r7, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	4313      	orrs	r3, r2
 8005198:	f043 0307 	orr.w	r3, r3, #7
 800519c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	609a      	str	r2, [r3, #8]
}
 80051a4:	bf00      	nop
 80051a6:	3714      	adds	r7, #20
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b087      	sub	sp, #28
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	607a      	str	r2, [r7, #4]
 80051bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	021a      	lsls	r2, r3, #8
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	431a      	orrs	r2, r3
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	697a      	ldr	r2, [r7, #20]
 80051da:	4313      	orrs	r3, r2
 80051dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	609a      	str	r2, [r3, #8]
}
 80051e4:	bf00      	nop
 80051e6:	371c      	adds	r7, #28
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005204:	2302      	movs	r3, #2
 8005206:	e05a      	b.n	80052be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800522e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a21      	ldr	r2, [pc, #132]	; (80052cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d022      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005254:	d01d      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a1d      	ldr	r2, [pc, #116]	; (80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d018      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a1b      	ldr	r2, [pc, #108]	; (80052d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d013      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a1a      	ldr	r2, [pc, #104]	; (80052d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d00e      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a18      	ldr	r2, [pc, #96]	; (80052dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d009      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a17      	ldr	r2, [pc, #92]	; (80052e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d004      	beq.n	8005292 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a15      	ldr	r2, [pc, #84]	; (80052e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d10c      	bne.n	80052ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005298:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3714      	adds	r7, #20
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	40010000 	.word	0x40010000
 80052d0:	40000400 	.word	0x40000400
 80052d4:	40000800 	.word	0x40000800
 80052d8:	40000c00 	.word	0x40000c00
 80052dc:	40010400 	.word	0x40010400
 80052e0:	40014000 	.word	0x40014000
 80052e4:	40001800 	.word	0x40001800

080052e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d101      	bne.n	80052fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e03f      	b.n	800537a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d106      	bne.n	8005314 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f7fd faf6 	bl	8002900 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2224      	movs	r2, #36	; 0x24
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68da      	ldr	r2, [r3, #12]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800532a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 fc7b 	bl	8005c28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	691a      	ldr	r2, [r3, #16]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005340:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	695a      	ldr	r2, [r3, #20]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005350:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68da      	ldr	r2, [r3, #12]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005360:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2220      	movs	r2, #32
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b08a      	sub	sp, #40	; 0x28
 8005386:	af02      	add	r7, sp, #8
 8005388:	60f8      	str	r0, [r7, #12]
 800538a:	60b9      	str	r1, [r7, #8]
 800538c:	603b      	str	r3, [r7, #0]
 800538e:	4613      	mov	r3, r2
 8005390:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005392:	2300      	movs	r3, #0
 8005394:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b20      	cmp	r3, #32
 80053a0:	d17c      	bne.n	800549c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d002      	beq.n	80053ae <HAL_UART_Transmit+0x2c>
 80053a8:	88fb      	ldrh	r3, [r7, #6]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e075      	b.n	800549e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d101      	bne.n	80053c0 <HAL_UART_Transmit+0x3e>
 80053bc:	2302      	movs	r3, #2
 80053be:	e06e      	b.n	800549e <HAL_UART_Transmit+0x11c>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2221      	movs	r2, #33	; 0x21
 80053d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053d6:	f7fd fcb7 	bl	8002d48 <HAL_GetTick>
 80053da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	88fa      	ldrh	r2, [r7, #6]
 80053e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	88fa      	ldrh	r2, [r7, #6]
 80053e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053f0:	d108      	bne.n	8005404 <HAL_UART_Transmit+0x82>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d104      	bne.n	8005404 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80053fa:	2300      	movs	r3, #0
 80053fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	61bb      	str	r3, [r7, #24]
 8005402:	e003      	b.n	800540c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005408:	2300      	movs	r3, #0
 800540a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005414:	e02a      	b.n	800546c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	2200      	movs	r2, #0
 800541e:	2180      	movs	r1, #128	; 0x80
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 fa3d 	bl	80058a0 <UART_WaitOnFlagUntilTimeout>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e036      	b.n	800549e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10b      	bne.n	800544e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	881b      	ldrh	r3, [r3, #0]
 800543a:	461a      	mov	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005444:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	3302      	adds	r3, #2
 800544a:	61bb      	str	r3, [r7, #24]
 800544c:	e007      	b.n	800545e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	781a      	ldrb	r2, [r3, #0]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	3301      	adds	r3, #1
 800545c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005470:	b29b      	uxth	r3, r3
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1cf      	bne.n	8005416 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	9300      	str	r3, [sp, #0]
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	2200      	movs	r2, #0
 800547e:	2140      	movs	r1, #64	; 0x40
 8005480:	68f8      	ldr	r0, [r7, #12]
 8005482:	f000 fa0d 	bl	80058a0 <UART_WaitOnFlagUntilTimeout>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e006      	b.n	800549e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2220      	movs	r2, #32
 8005494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005498:	2300      	movs	r3, #0
 800549a:	e000      	b.n	800549e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800549c:	2302      	movs	r3, #2
  }
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3720      	adds	r7, #32
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b084      	sub	sp, #16
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	60f8      	str	r0, [r7, #12]
 80054ae:	60b9      	str	r1, [r7, #8]
 80054b0:	4613      	mov	r3, r2
 80054b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b20      	cmp	r3, #32
 80054be:	d11d      	bne.n	80054fc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d002      	beq.n	80054cc <HAL_UART_Receive_IT+0x26>
 80054c6:	88fb      	ldrh	r3, [r7, #6]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e016      	b.n	80054fe <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d101      	bne.n	80054de <HAL_UART_Receive_IT+0x38>
 80054da:	2302      	movs	r3, #2
 80054dc:	e00f      	b.n	80054fe <HAL_UART_Receive_IT+0x58>
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80054ec:	88fb      	ldrh	r3, [r7, #6]
 80054ee:	461a      	mov	r2, r3
 80054f0:	68b9      	ldr	r1, [r7, #8]
 80054f2:	68f8      	ldr	r0, [r7, #12]
 80054f4:	f000 fa1e 	bl	8005934 <UART_Start_Receive_IT>
 80054f8:	4603      	mov	r3, r0
 80054fa:	e000      	b.n	80054fe <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80054fc:	2302      	movs	r3, #2
  }
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
	...

08005508 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b08a      	sub	sp, #40	; 0x28
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005528:	2300      	movs	r3, #0
 800552a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800552c:	2300      	movs	r3, #0
 800552e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005532:	f003 030f 	and.w	r3, r3, #15
 8005536:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10d      	bne.n	800555a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800553e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005540:	f003 0320 	and.w	r3, r3, #32
 8005544:	2b00      	cmp	r3, #0
 8005546:	d008      	beq.n	800555a <HAL_UART_IRQHandler+0x52>
 8005548:	6a3b      	ldr	r3, [r7, #32]
 800554a:	f003 0320 	and.w	r3, r3, #32
 800554e:	2b00      	cmp	r3, #0
 8005550:	d003      	beq.n	800555a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 fad1 	bl	8005afa <UART_Receive_IT>
      return;
 8005558:	e17c      	b.n	8005854 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	2b00      	cmp	r3, #0
 800555e:	f000 80b1 	beq.w	80056c4 <HAL_UART_IRQHandler+0x1bc>
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	2b00      	cmp	r3, #0
 800556a:	d105      	bne.n	8005578 <HAL_UART_IRQHandler+0x70>
 800556c:	6a3b      	ldr	r3, [r7, #32]
 800556e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005572:	2b00      	cmp	r3, #0
 8005574:	f000 80a6 	beq.w	80056c4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00a      	beq.n	8005598 <HAL_UART_IRQHandler+0x90>
 8005582:	6a3b      	ldr	r3, [r7, #32]
 8005584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005588:	2b00      	cmp	r3, #0
 800558a:	d005      	beq.n	8005598 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005590:	f043 0201 	orr.w	r2, r3, #1
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559a:	f003 0304 	and.w	r3, r3, #4
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00a      	beq.n	80055b8 <HAL_UART_IRQHandler+0xb0>
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	f003 0301 	and.w	r3, r3, #1
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d005      	beq.n	80055b8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b0:	f043 0202 	orr.w	r2, r3, #2
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ba:	f003 0302 	and.w	r3, r3, #2
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00a      	beq.n	80055d8 <HAL_UART_IRQHandler+0xd0>
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d005      	beq.n	80055d8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d0:	f043 0204 	orr.w	r2, r3, #4
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80055d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055da:	f003 0308 	and.w	r3, r3, #8
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00f      	beq.n	8005602 <HAL_UART_IRQHandler+0xfa>
 80055e2:	6a3b      	ldr	r3, [r7, #32]
 80055e4:	f003 0320 	and.w	r3, r3, #32
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d104      	bne.n	80055f6 <HAL_UART_IRQHandler+0xee>
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d005      	beq.n	8005602 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	f043 0208 	orr.w	r2, r3, #8
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005606:	2b00      	cmp	r3, #0
 8005608:	f000 811f 	beq.w	800584a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800560c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560e:	f003 0320 	and.w	r3, r3, #32
 8005612:	2b00      	cmp	r3, #0
 8005614:	d007      	beq.n	8005626 <HAL_UART_IRQHandler+0x11e>
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	f003 0320 	and.w	r3, r3, #32
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 fa6a 	bl	8005afa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005630:	2b40      	cmp	r3, #64	; 0x40
 8005632:	bf0c      	ite	eq
 8005634:	2301      	moveq	r3, #1
 8005636:	2300      	movne	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005640:	f003 0308 	and.w	r3, r3, #8
 8005644:	2b00      	cmp	r3, #0
 8005646:	d102      	bne.n	800564e <HAL_UART_IRQHandler+0x146>
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d031      	beq.n	80056b2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 f9aa 	bl	80059a8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	695b      	ldr	r3, [r3, #20]
 800565a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800565e:	2b40      	cmp	r3, #64	; 0x40
 8005660:	d123      	bne.n	80056aa <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	695a      	ldr	r2, [r3, #20]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005670:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005676:	2b00      	cmp	r3, #0
 8005678:	d013      	beq.n	80056a2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800567e:	4a77      	ldr	r2, [pc, #476]	; (800585c <HAL_UART_IRQHandler+0x354>)
 8005680:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005686:	4618      	mov	r0, r3
 8005688:	f7fe fa1e 	bl	8003ac8 <HAL_DMA_Abort_IT>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d016      	beq.n	80056c0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005696:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800569c:	4610      	mov	r0, r2
 800569e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056a0:	e00e      	b.n	80056c0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f8e6 	bl	8005874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056a8:	e00a      	b.n	80056c0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 f8e2 	bl	8005874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056b0:	e006      	b.n	80056c0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 f8de 	bl	8005874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80056be:	e0c4      	b.n	800584a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056c0:	bf00      	nop
    return;
 80056c2:	e0c2      	b.n	800584a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	f040 80a2 	bne.w	8005812 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80056ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d0:	f003 0310 	and.w	r3, r3, #16
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f000 809c 	beq.w	8005812 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80056da:	6a3b      	ldr	r3, [r7, #32]
 80056dc:	f003 0310 	and.w	r3, r3, #16
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 8096 	beq.w	8005812 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056e6:	2300      	movs	r3, #0
 80056e8:	60fb      	str	r3, [r7, #12]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	60fb      	str	r3, [r7, #12]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	60fb      	str	r3, [r7, #12]
 80056fa:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005706:	2b40      	cmp	r3, #64	; 0x40
 8005708:	d14f      	bne.n	80057aa <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005714:	8a3b      	ldrh	r3, [r7, #16]
 8005716:	2b00      	cmp	r3, #0
 8005718:	f000 8099 	beq.w	800584e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005720:	8a3a      	ldrh	r2, [r7, #16]
 8005722:	429a      	cmp	r2, r3
 8005724:	f080 8093 	bcs.w	800584e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	8a3a      	ldrh	r2, [r7, #16]
 800572c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005732:	69db      	ldr	r3, [r3, #28]
 8005734:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005738:	d02b      	beq.n	8005792 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68da      	ldr	r2, [r3, #12]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005748:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	695a      	ldr	r2, [r3, #20]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f022 0201 	bic.w	r2, r2, #1
 8005758:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	695a      	ldr	r2, [r3, #20]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005768:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2220      	movs	r2, #32
 800576e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68da      	ldr	r2, [r3, #12]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f022 0210 	bic.w	r2, r2, #16
 8005786:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578c:	4618      	mov	r0, r3
 800578e:	f7fe f92b 	bl	80039e8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800579a:	b29b      	uxth	r3, r3
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	b29b      	uxth	r3, r3
 80057a0:	4619      	mov	r1, r3
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f870 	bl	8005888 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80057a8:	e051      	b.n	800584e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057bc:	b29b      	uxth	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d047      	beq.n	8005852 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80057c2:	8a7b      	ldrh	r3, [r7, #18]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d044      	beq.n	8005852 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68da      	ldr	r2, [r3, #12]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80057d6:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	695a      	ldr	r2, [r3, #20]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f022 0201 	bic.w	r2, r2, #1
 80057e6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2220      	movs	r2, #32
 80057ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 0210 	bic.w	r2, r2, #16
 8005804:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005806:	8a7b      	ldrh	r3, [r7, #18]
 8005808:	4619      	mov	r1, r3
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f83c 	bl	8005888 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005810:	e01f      	b.n	8005852 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005818:	2b00      	cmp	r3, #0
 800581a:	d008      	beq.n	800582e <HAL_UART_IRQHandler+0x326>
 800581c:	6a3b      	ldr	r3, [r7, #32]
 800581e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 f8ff 	bl	8005a2a <UART_Transmit_IT>
    return;
 800582c:	e012      	b.n	8005854 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00d      	beq.n	8005854 <HAL_UART_IRQHandler+0x34c>
 8005838:	6a3b      	ldr	r3, [r7, #32]
 800583a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800583e:	2b00      	cmp	r3, #0
 8005840:	d008      	beq.n	8005854 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f941 	bl	8005aca <UART_EndTransmit_IT>
    return;
 8005848:	e004      	b.n	8005854 <HAL_UART_IRQHandler+0x34c>
    return;
 800584a:	bf00      	nop
 800584c:	e002      	b.n	8005854 <HAL_UART_IRQHandler+0x34c>
      return;
 800584e:	bf00      	nop
 8005850:	e000      	b.n	8005854 <HAL_UART_IRQHandler+0x34c>
      return;
 8005852:	bf00      	nop
  }
}
 8005854:	3728      	adds	r7, #40	; 0x28
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	08005a03 	.word	0x08005a03

08005860 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005868:	bf00      	nop
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	460b      	mov	r3, r1
 8005892:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	603b      	str	r3, [r7, #0]
 80058ac:	4613      	mov	r3, r2
 80058ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b0:	e02c      	b.n	800590c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058b2:	69bb      	ldr	r3, [r7, #24]
 80058b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b8:	d028      	beq.n	800590c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d007      	beq.n	80058d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80058c0:	f7fd fa42 	bl	8002d48 <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	69ba      	ldr	r2, [r7, #24]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d21d      	bcs.n	800590c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68da      	ldr	r2, [r3, #12]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80058de:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	695a      	ldr	r2, [r3, #20]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f022 0201 	bic.w	r2, r2, #1
 80058ee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2220      	movs	r2, #32
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2220      	movs	r2, #32
 80058fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e00f      	b.n	800592c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	4013      	ands	r3, r2
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	429a      	cmp	r2, r3
 800591a:	bf0c      	ite	eq
 800591c:	2301      	moveq	r3, #1
 800591e:	2300      	movne	r3, #0
 8005920:	b2db      	uxtb	r3, r3
 8005922:	461a      	mov	r2, r3
 8005924:	79fb      	ldrb	r3, [r7, #7]
 8005926:	429a      	cmp	r2, r3
 8005928:	d0c3      	beq.n	80058b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	4613      	mov	r3, r2
 8005940:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	68ba      	ldr	r2, [r7, #8]
 8005946:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	88fa      	ldrh	r2, [r7, #6]
 800594c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	88fa      	ldrh	r2, [r7, #6]
 8005952:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2222      	movs	r2, #34	; 0x22
 800595e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005978:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	695a      	ldr	r2, [r3, #20]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f042 0201 	orr.w	r2, r2, #1
 8005988:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f042 0220 	orr.w	r2, r2, #32
 8005998:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3714      	adds	r7, #20
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68da      	ldr	r2, [r3, #12]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80059be:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	695a      	ldr	r2, [r3, #20]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f022 0201 	bic.w	r2, r2, #1
 80059ce:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d107      	bne.n	80059e8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68da      	ldr	r2, [r3, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f022 0210 	bic.w	r2, r2, #16
 80059e6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr

08005a02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a02:	b580      	push	{r7, lr}
 8005a04:	b084      	sub	sp, #16
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f7ff ff29 	bl	8005874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a22:	bf00      	nop
 8005a24:	3710      	adds	r7, #16
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a2a:	b480      	push	{r7}
 8005a2c:	b085      	sub	sp, #20
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	2b21      	cmp	r3, #33	; 0x21
 8005a3c:	d13e      	bne.n	8005abc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a46:	d114      	bne.n	8005a72 <UART_Transmit_IT+0x48>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d110      	bne.n	8005a72 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a1b      	ldr	r3, [r3, #32]
 8005a54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	881b      	ldrh	r3, [r3, #0]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	1c9a      	adds	r2, r3, #2
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	621a      	str	r2, [r3, #32]
 8005a70:	e008      	b.n	8005a84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	1c59      	adds	r1, r3, #1
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	6211      	str	r1, [r2, #32]
 8005a7c:	781a      	ldrb	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	4619      	mov	r1, r3
 8005a92:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d10f      	bne.n	8005ab8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68da      	ldr	r2, [r3, #12]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005aa6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	68da      	ldr	r2, [r3, #12]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ab6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	e000      	b.n	8005abe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005abc:	2302      	movs	r3, #2
  }
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3714      	adds	r7, #20
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr

08005aca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b082      	sub	sp, #8
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68da      	ldr	r2, [r3, #12]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ae0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f7ff feb8 	bl	8005860 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3708      	adds	r7, #8
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}

08005afa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005afa:	b580      	push	{r7, lr}
 8005afc:	b084      	sub	sp, #16
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b22      	cmp	r3, #34	; 0x22
 8005b0c:	f040 8087 	bne.w	8005c1e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b18:	d117      	bne.n	8005b4a <UART_Receive_IT+0x50>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d113      	bne.n	8005b4a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b38:	b29a      	uxth	r2, r3
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b42:	1c9a      	adds	r2, r3, #2
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	629a      	str	r2, [r3, #40]	; 0x28
 8005b48:	e026      	b.n	8005b98 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005b50:	2300      	movs	r3, #0
 8005b52:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b5c:	d007      	beq.n	8005b6e <UART_Receive_IT+0x74>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10a      	bne.n	8005b7c <UART_Receive_IT+0x82>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d106      	bne.n	8005b7c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	b2da      	uxtb	r2, r3
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	701a      	strb	r2, [r3, #0]
 8005b7a:	e008      	b.n	8005b8e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b92:	1c5a      	adds	r2, r3, #1
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d136      	bne.n	8005c1a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f022 0220 	bic.w	r2, r2, #32
 8005bba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68da      	ldr	r2, [r3, #12]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	695a      	ldr	r2, [r3, #20]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0201 	bic.w	r2, r2, #1
 8005bda:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d10e      	bne.n	8005c0a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f022 0210 	bic.w	r2, r2, #16
 8005bfa:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c00:	4619      	mov	r1, r3
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7ff fe40 	bl	8005888 <HAL_UARTEx_RxEventCallback>
 8005c08:	e002      	b.n	8005c10 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f7fc fc10 	bl	8002430 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005c16:	2300      	movs	r3, #0
 8005c18:	e002      	b.n	8005c20 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	e000      	b.n	8005c20 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005c1e:	2302      	movs	r3, #2
  }
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3710      	adds	r7, #16
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c2c:	b09f      	sub	sp, #124	; 0x7c
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c3e:	68d9      	ldr	r1, [r3, #12]
 8005c40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	ea40 0301 	orr.w	r3, r0, r1
 8005c48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c4c:	689a      	ldr	r2, [r3, #8]
 8005c4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	431a      	orrs	r2, r3
 8005c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c56:	695b      	ldr	r3, [r3, #20]
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c5c:	69db      	ldr	r3, [r3, #28]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005c62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005c6c:	f021 010c 	bic.w	r1, r1, #12
 8005c70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c76:	430b      	orrs	r3, r1
 8005c78:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005c84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c86:	6999      	ldr	r1, [r3, #24]
 8005c88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	ea40 0301 	orr.w	r3, r0, r1
 8005c90:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	4bc5      	ldr	r3, [pc, #788]	; (8005fac <UART_SetConfig+0x384>)
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d004      	beq.n	8005ca6 <UART_SetConfig+0x7e>
 8005c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	4bc3      	ldr	r3, [pc, #780]	; (8005fb0 <UART_SetConfig+0x388>)
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d103      	bne.n	8005cae <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ca6:	f7fe ffb1 	bl	8004c0c <HAL_RCC_GetPCLK2Freq>
 8005caa:	6778      	str	r0, [r7, #116]	; 0x74
 8005cac:	e002      	b.n	8005cb4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005cae:	f7fe ff99 	bl	8004be4 <HAL_RCC_GetPCLK1Freq>
 8005cb2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb6:	69db      	ldr	r3, [r3, #28]
 8005cb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cbc:	f040 80b6 	bne.w	8005e2c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cc2:	461c      	mov	r4, r3
 8005cc4:	f04f 0500 	mov.w	r5, #0
 8005cc8:	4622      	mov	r2, r4
 8005cca:	462b      	mov	r3, r5
 8005ccc:	1891      	adds	r1, r2, r2
 8005cce:	6439      	str	r1, [r7, #64]	; 0x40
 8005cd0:	415b      	adcs	r3, r3
 8005cd2:	647b      	str	r3, [r7, #68]	; 0x44
 8005cd4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005cd8:	1912      	adds	r2, r2, r4
 8005cda:	eb45 0303 	adc.w	r3, r5, r3
 8005cde:	f04f 0000 	mov.w	r0, #0
 8005ce2:	f04f 0100 	mov.w	r1, #0
 8005ce6:	00d9      	lsls	r1, r3, #3
 8005ce8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005cec:	00d0      	lsls	r0, r2, #3
 8005cee:	4602      	mov	r2, r0
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	1911      	adds	r1, r2, r4
 8005cf4:	6639      	str	r1, [r7, #96]	; 0x60
 8005cf6:	416b      	adcs	r3, r5
 8005cf8:	667b      	str	r3, [r7, #100]	; 0x64
 8005cfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	461a      	mov	r2, r3
 8005d00:	f04f 0300 	mov.w	r3, #0
 8005d04:	1891      	adds	r1, r2, r2
 8005d06:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d08:	415b      	adcs	r3, r3
 8005d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d0c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d10:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005d14:	f7fa ff2a 	bl	8000b6c <__aeabi_uldivmod>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	460b      	mov	r3, r1
 8005d1c:	4ba5      	ldr	r3, [pc, #660]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005d1e:	fba3 2302 	umull	r2, r3, r3, r2
 8005d22:	095b      	lsrs	r3, r3, #5
 8005d24:	011e      	lsls	r6, r3, #4
 8005d26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d28:	461c      	mov	r4, r3
 8005d2a:	f04f 0500 	mov.w	r5, #0
 8005d2e:	4622      	mov	r2, r4
 8005d30:	462b      	mov	r3, r5
 8005d32:	1891      	adds	r1, r2, r2
 8005d34:	6339      	str	r1, [r7, #48]	; 0x30
 8005d36:	415b      	adcs	r3, r3
 8005d38:	637b      	str	r3, [r7, #52]	; 0x34
 8005d3a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005d3e:	1912      	adds	r2, r2, r4
 8005d40:	eb45 0303 	adc.w	r3, r5, r3
 8005d44:	f04f 0000 	mov.w	r0, #0
 8005d48:	f04f 0100 	mov.w	r1, #0
 8005d4c:	00d9      	lsls	r1, r3, #3
 8005d4e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d52:	00d0      	lsls	r0, r2, #3
 8005d54:	4602      	mov	r2, r0
 8005d56:	460b      	mov	r3, r1
 8005d58:	1911      	adds	r1, r2, r4
 8005d5a:	65b9      	str	r1, [r7, #88]	; 0x58
 8005d5c:	416b      	adcs	r3, r5
 8005d5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	461a      	mov	r2, r3
 8005d66:	f04f 0300 	mov.w	r3, #0
 8005d6a:	1891      	adds	r1, r2, r2
 8005d6c:	62b9      	str	r1, [r7, #40]	; 0x28
 8005d6e:	415b      	adcs	r3, r3
 8005d70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d76:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005d7a:	f7fa fef7 	bl	8000b6c <__aeabi_uldivmod>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	4b8c      	ldr	r3, [pc, #560]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005d84:	fba3 1302 	umull	r1, r3, r3, r2
 8005d88:	095b      	lsrs	r3, r3, #5
 8005d8a:	2164      	movs	r1, #100	; 0x64
 8005d8c:	fb01 f303 	mul.w	r3, r1, r3
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	00db      	lsls	r3, r3, #3
 8005d94:	3332      	adds	r3, #50	; 0x32
 8005d96:	4a87      	ldr	r2, [pc, #540]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005d98:	fba2 2303 	umull	r2, r3, r2, r3
 8005d9c:	095b      	lsrs	r3, r3, #5
 8005d9e:	005b      	lsls	r3, r3, #1
 8005da0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005da4:	441e      	add	r6, r3
 8005da6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005da8:	4618      	mov	r0, r3
 8005daa:	f04f 0100 	mov.w	r1, #0
 8005dae:	4602      	mov	r2, r0
 8005db0:	460b      	mov	r3, r1
 8005db2:	1894      	adds	r4, r2, r2
 8005db4:	623c      	str	r4, [r7, #32]
 8005db6:	415b      	adcs	r3, r3
 8005db8:	627b      	str	r3, [r7, #36]	; 0x24
 8005dba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005dbe:	1812      	adds	r2, r2, r0
 8005dc0:	eb41 0303 	adc.w	r3, r1, r3
 8005dc4:	f04f 0400 	mov.w	r4, #0
 8005dc8:	f04f 0500 	mov.w	r5, #0
 8005dcc:	00dd      	lsls	r5, r3, #3
 8005dce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005dd2:	00d4      	lsls	r4, r2, #3
 8005dd4:	4622      	mov	r2, r4
 8005dd6:	462b      	mov	r3, r5
 8005dd8:	1814      	adds	r4, r2, r0
 8005dda:	653c      	str	r4, [r7, #80]	; 0x50
 8005ddc:	414b      	adcs	r3, r1
 8005dde:	657b      	str	r3, [r7, #84]	; 0x54
 8005de0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	461a      	mov	r2, r3
 8005de6:	f04f 0300 	mov.w	r3, #0
 8005dea:	1891      	adds	r1, r2, r2
 8005dec:	61b9      	str	r1, [r7, #24]
 8005dee:	415b      	adcs	r3, r3
 8005df0:	61fb      	str	r3, [r7, #28]
 8005df2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005df6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005dfa:	f7fa feb7 	bl	8000b6c <__aeabi_uldivmod>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	4b6c      	ldr	r3, [pc, #432]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005e04:	fba3 1302 	umull	r1, r3, r3, r2
 8005e08:	095b      	lsrs	r3, r3, #5
 8005e0a:	2164      	movs	r1, #100	; 0x64
 8005e0c:	fb01 f303 	mul.w	r3, r1, r3
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	00db      	lsls	r3, r3, #3
 8005e14:	3332      	adds	r3, #50	; 0x32
 8005e16:	4a67      	ldr	r2, [pc, #412]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005e18:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1c:	095b      	lsrs	r3, r3, #5
 8005e1e:	f003 0207 	and.w	r2, r3, #7
 8005e22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4432      	add	r2, r6
 8005e28:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e2a:	e0b9      	b.n	8005fa0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e2e:	461c      	mov	r4, r3
 8005e30:	f04f 0500 	mov.w	r5, #0
 8005e34:	4622      	mov	r2, r4
 8005e36:	462b      	mov	r3, r5
 8005e38:	1891      	adds	r1, r2, r2
 8005e3a:	6139      	str	r1, [r7, #16]
 8005e3c:	415b      	adcs	r3, r3
 8005e3e:	617b      	str	r3, [r7, #20]
 8005e40:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005e44:	1912      	adds	r2, r2, r4
 8005e46:	eb45 0303 	adc.w	r3, r5, r3
 8005e4a:	f04f 0000 	mov.w	r0, #0
 8005e4e:	f04f 0100 	mov.w	r1, #0
 8005e52:	00d9      	lsls	r1, r3, #3
 8005e54:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e58:	00d0      	lsls	r0, r2, #3
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	eb12 0804 	adds.w	r8, r2, r4
 8005e62:	eb43 0905 	adc.w	r9, r3, r5
 8005e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f04f 0100 	mov.w	r1, #0
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	f04f 0300 	mov.w	r3, #0
 8005e78:	008b      	lsls	r3, r1, #2
 8005e7a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005e7e:	0082      	lsls	r2, r0, #2
 8005e80:	4640      	mov	r0, r8
 8005e82:	4649      	mov	r1, r9
 8005e84:	f7fa fe72 	bl	8000b6c <__aeabi_uldivmod>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	4b49      	ldr	r3, [pc, #292]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005e8e:	fba3 2302 	umull	r2, r3, r3, r2
 8005e92:	095b      	lsrs	r3, r3, #5
 8005e94:	011e      	lsls	r6, r3, #4
 8005e96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f04f 0100 	mov.w	r1, #0
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	1894      	adds	r4, r2, r2
 8005ea4:	60bc      	str	r4, [r7, #8]
 8005ea6:	415b      	adcs	r3, r3
 8005ea8:	60fb      	str	r3, [r7, #12]
 8005eaa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005eae:	1812      	adds	r2, r2, r0
 8005eb0:	eb41 0303 	adc.w	r3, r1, r3
 8005eb4:	f04f 0400 	mov.w	r4, #0
 8005eb8:	f04f 0500 	mov.w	r5, #0
 8005ebc:	00dd      	lsls	r5, r3, #3
 8005ebe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005ec2:	00d4      	lsls	r4, r2, #3
 8005ec4:	4622      	mov	r2, r4
 8005ec6:	462b      	mov	r3, r5
 8005ec8:	1814      	adds	r4, r2, r0
 8005eca:	64bc      	str	r4, [r7, #72]	; 0x48
 8005ecc:	414b      	adcs	r3, r1
 8005ece:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f04f 0100 	mov.w	r1, #0
 8005eda:	f04f 0200 	mov.w	r2, #0
 8005ede:	f04f 0300 	mov.w	r3, #0
 8005ee2:	008b      	lsls	r3, r1, #2
 8005ee4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005ee8:	0082      	lsls	r2, r0, #2
 8005eea:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005eee:	f7fa fe3d 	bl	8000b6c <__aeabi_uldivmod>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	4b2f      	ldr	r3, [pc, #188]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005ef8:	fba3 1302 	umull	r1, r3, r3, r2
 8005efc:	095b      	lsrs	r3, r3, #5
 8005efe:	2164      	movs	r1, #100	; 0x64
 8005f00:	fb01 f303 	mul.w	r3, r1, r3
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	011b      	lsls	r3, r3, #4
 8005f08:	3332      	adds	r3, #50	; 0x32
 8005f0a:	4a2a      	ldr	r2, [pc, #168]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f10:	095b      	lsrs	r3, r3, #5
 8005f12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f16:	441e      	add	r6, r3
 8005f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f04f 0100 	mov.w	r1, #0
 8005f20:	4602      	mov	r2, r0
 8005f22:	460b      	mov	r3, r1
 8005f24:	1894      	adds	r4, r2, r2
 8005f26:	603c      	str	r4, [r7, #0]
 8005f28:	415b      	adcs	r3, r3
 8005f2a:	607b      	str	r3, [r7, #4]
 8005f2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f30:	1812      	adds	r2, r2, r0
 8005f32:	eb41 0303 	adc.w	r3, r1, r3
 8005f36:	f04f 0400 	mov.w	r4, #0
 8005f3a:	f04f 0500 	mov.w	r5, #0
 8005f3e:	00dd      	lsls	r5, r3, #3
 8005f40:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005f44:	00d4      	lsls	r4, r2, #3
 8005f46:	4622      	mov	r2, r4
 8005f48:	462b      	mov	r3, r5
 8005f4a:	eb12 0a00 	adds.w	sl, r2, r0
 8005f4e:	eb43 0b01 	adc.w	fp, r3, r1
 8005f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f04f 0100 	mov.w	r1, #0
 8005f5c:	f04f 0200 	mov.w	r2, #0
 8005f60:	f04f 0300 	mov.w	r3, #0
 8005f64:	008b      	lsls	r3, r1, #2
 8005f66:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005f6a:	0082      	lsls	r2, r0, #2
 8005f6c:	4650      	mov	r0, sl
 8005f6e:	4659      	mov	r1, fp
 8005f70:	f7fa fdfc 	bl	8000b6c <__aeabi_uldivmod>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	4b0e      	ldr	r3, [pc, #56]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005f7a:	fba3 1302 	umull	r1, r3, r3, r2
 8005f7e:	095b      	lsrs	r3, r3, #5
 8005f80:	2164      	movs	r1, #100	; 0x64
 8005f82:	fb01 f303 	mul.w	r3, r1, r3
 8005f86:	1ad3      	subs	r3, r2, r3
 8005f88:	011b      	lsls	r3, r3, #4
 8005f8a:	3332      	adds	r3, #50	; 0x32
 8005f8c:	4a09      	ldr	r2, [pc, #36]	; (8005fb4 <UART_SetConfig+0x38c>)
 8005f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f92:	095b      	lsrs	r3, r3, #5
 8005f94:	f003 020f 	and.w	r2, r3, #15
 8005f98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4432      	add	r2, r6
 8005f9e:	609a      	str	r2, [r3, #8]
}
 8005fa0:	bf00      	nop
 8005fa2:	377c      	adds	r7, #124	; 0x7c
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005faa:	bf00      	nop
 8005fac:	40011000 	.word	0x40011000
 8005fb0:	40011400 	.word	0x40011400
 8005fb4:	51eb851f 	.word	0x51eb851f

08005fb8 <__errno>:
 8005fb8:	4b01      	ldr	r3, [pc, #4]	; (8005fc0 <__errno+0x8>)
 8005fba:	6818      	ldr	r0, [r3, #0]
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop
 8005fc0:	20000028 	.word	0x20000028

08005fc4 <__libc_init_array>:
 8005fc4:	b570      	push	{r4, r5, r6, lr}
 8005fc6:	4d0d      	ldr	r5, [pc, #52]	; (8005ffc <__libc_init_array+0x38>)
 8005fc8:	4c0d      	ldr	r4, [pc, #52]	; (8006000 <__libc_init_array+0x3c>)
 8005fca:	1b64      	subs	r4, r4, r5
 8005fcc:	10a4      	asrs	r4, r4, #2
 8005fce:	2600      	movs	r6, #0
 8005fd0:	42a6      	cmp	r6, r4
 8005fd2:	d109      	bne.n	8005fe8 <__libc_init_array+0x24>
 8005fd4:	4d0b      	ldr	r5, [pc, #44]	; (8006004 <__libc_init_array+0x40>)
 8005fd6:	4c0c      	ldr	r4, [pc, #48]	; (8006008 <__libc_init_array+0x44>)
 8005fd8:	f000 fcf2 	bl	80069c0 <_init>
 8005fdc:	1b64      	subs	r4, r4, r5
 8005fde:	10a4      	asrs	r4, r4, #2
 8005fe0:	2600      	movs	r6, #0
 8005fe2:	42a6      	cmp	r6, r4
 8005fe4:	d105      	bne.n	8005ff2 <__libc_init_array+0x2e>
 8005fe6:	bd70      	pop	{r4, r5, r6, pc}
 8005fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fec:	4798      	blx	r3
 8005fee:	3601      	adds	r6, #1
 8005ff0:	e7ee      	b.n	8005fd0 <__libc_init_array+0xc>
 8005ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ff6:	4798      	blx	r3
 8005ff8:	3601      	adds	r6, #1
 8005ffa:	e7f2      	b.n	8005fe2 <__libc_init_array+0x1e>
 8005ffc:	08006c40 	.word	0x08006c40
 8006000:	08006c40 	.word	0x08006c40
 8006004:	08006c40 	.word	0x08006c40
 8006008:	08006c44 	.word	0x08006c44

0800600c <memset>:
 800600c:	4402      	add	r2, r0
 800600e:	4603      	mov	r3, r0
 8006010:	4293      	cmp	r3, r2
 8006012:	d100      	bne.n	8006016 <memset+0xa>
 8006014:	4770      	bx	lr
 8006016:	f803 1b01 	strb.w	r1, [r3], #1
 800601a:	e7f9      	b.n	8006010 <memset+0x4>

0800601c <siprintf>:
 800601c:	b40e      	push	{r1, r2, r3}
 800601e:	b500      	push	{lr}
 8006020:	b09c      	sub	sp, #112	; 0x70
 8006022:	ab1d      	add	r3, sp, #116	; 0x74
 8006024:	9002      	str	r0, [sp, #8]
 8006026:	9006      	str	r0, [sp, #24]
 8006028:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800602c:	4809      	ldr	r0, [pc, #36]	; (8006054 <siprintf+0x38>)
 800602e:	9107      	str	r1, [sp, #28]
 8006030:	9104      	str	r1, [sp, #16]
 8006032:	4909      	ldr	r1, [pc, #36]	; (8006058 <siprintf+0x3c>)
 8006034:	f853 2b04 	ldr.w	r2, [r3], #4
 8006038:	9105      	str	r1, [sp, #20]
 800603a:	6800      	ldr	r0, [r0, #0]
 800603c:	9301      	str	r3, [sp, #4]
 800603e:	a902      	add	r1, sp, #8
 8006040:	f000 f888 	bl	8006154 <_svfiprintf_r>
 8006044:	9b02      	ldr	r3, [sp, #8]
 8006046:	2200      	movs	r2, #0
 8006048:	701a      	strb	r2, [r3, #0]
 800604a:	b01c      	add	sp, #112	; 0x70
 800604c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006050:	b003      	add	sp, #12
 8006052:	4770      	bx	lr
 8006054:	20000028 	.word	0x20000028
 8006058:	ffff0208 	.word	0xffff0208

0800605c <_vsiprintf_r>:
 800605c:	b500      	push	{lr}
 800605e:	b09b      	sub	sp, #108	; 0x6c
 8006060:	9100      	str	r1, [sp, #0]
 8006062:	9104      	str	r1, [sp, #16]
 8006064:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006068:	9105      	str	r1, [sp, #20]
 800606a:	9102      	str	r1, [sp, #8]
 800606c:	4905      	ldr	r1, [pc, #20]	; (8006084 <_vsiprintf_r+0x28>)
 800606e:	9103      	str	r1, [sp, #12]
 8006070:	4669      	mov	r1, sp
 8006072:	f000 f86f 	bl	8006154 <_svfiprintf_r>
 8006076:	9b00      	ldr	r3, [sp, #0]
 8006078:	2200      	movs	r2, #0
 800607a:	701a      	strb	r2, [r3, #0]
 800607c:	b01b      	add	sp, #108	; 0x6c
 800607e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006082:	bf00      	nop
 8006084:	ffff0208 	.word	0xffff0208

08006088 <vsiprintf>:
 8006088:	4613      	mov	r3, r2
 800608a:	460a      	mov	r2, r1
 800608c:	4601      	mov	r1, r0
 800608e:	4802      	ldr	r0, [pc, #8]	; (8006098 <vsiprintf+0x10>)
 8006090:	6800      	ldr	r0, [r0, #0]
 8006092:	f7ff bfe3 	b.w	800605c <_vsiprintf_r>
 8006096:	bf00      	nop
 8006098:	20000028 	.word	0x20000028

0800609c <__ssputs_r>:
 800609c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060a0:	688e      	ldr	r6, [r1, #8]
 80060a2:	429e      	cmp	r6, r3
 80060a4:	4682      	mov	sl, r0
 80060a6:	460c      	mov	r4, r1
 80060a8:	4690      	mov	r8, r2
 80060aa:	461f      	mov	r7, r3
 80060ac:	d838      	bhi.n	8006120 <__ssputs_r+0x84>
 80060ae:	898a      	ldrh	r2, [r1, #12]
 80060b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80060b4:	d032      	beq.n	800611c <__ssputs_r+0x80>
 80060b6:	6825      	ldr	r5, [r4, #0]
 80060b8:	6909      	ldr	r1, [r1, #16]
 80060ba:	eba5 0901 	sub.w	r9, r5, r1
 80060be:	6965      	ldr	r5, [r4, #20]
 80060c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060c8:	3301      	adds	r3, #1
 80060ca:	444b      	add	r3, r9
 80060cc:	106d      	asrs	r5, r5, #1
 80060ce:	429d      	cmp	r5, r3
 80060d0:	bf38      	it	cc
 80060d2:	461d      	movcc	r5, r3
 80060d4:	0553      	lsls	r3, r2, #21
 80060d6:	d531      	bpl.n	800613c <__ssputs_r+0xa0>
 80060d8:	4629      	mov	r1, r5
 80060da:	f000 fb47 	bl	800676c <_malloc_r>
 80060de:	4606      	mov	r6, r0
 80060e0:	b950      	cbnz	r0, 80060f8 <__ssputs_r+0x5c>
 80060e2:	230c      	movs	r3, #12
 80060e4:	f8ca 3000 	str.w	r3, [sl]
 80060e8:	89a3      	ldrh	r3, [r4, #12]
 80060ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060ee:	81a3      	strh	r3, [r4, #12]
 80060f0:	f04f 30ff 	mov.w	r0, #4294967295
 80060f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f8:	6921      	ldr	r1, [r4, #16]
 80060fa:	464a      	mov	r2, r9
 80060fc:	f000 fabe 	bl	800667c <memcpy>
 8006100:	89a3      	ldrh	r3, [r4, #12]
 8006102:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006106:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800610a:	81a3      	strh	r3, [r4, #12]
 800610c:	6126      	str	r6, [r4, #16]
 800610e:	6165      	str	r5, [r4, #20]
 8006110:	444e      	add	r6, r9
 8006112:	eba5 0509 	sub.w	r5, r5, r9
 8006116:	6026      	str	r6, [r4, #0]
 8006118:	60a5      	str	r5, [r4, #8]
 800611a:	463e      	mov	r6, r7
 800611c:	42be      	cmp	r6, r7
 800611e:	d900      	bls.n	8006122 <__ssputs_r+0x86>
 8006120:	463e      	mov	r6, r7
 8006122:	4632      	mov	r2, r6
 8006124:	6820      	ldr	r0, [r4, #0]
 8006126:	4641      	mov	r1, r8
 8006128:	f000 fab6 	bl	8006698 <memmove>
 800612c:	68a3      	ldr	r3, [r4, #8]
 800612e:	6822      	ldr	r2, [r4, #0]
 8006130:	1b9b      	subs	r3, r3, r6
 8006132:	4432      	add	r2, r6
 8006134:	60a3      	str	r3, [r4, #8]
 8006136:	6022      	str	r2, [r4, #0]
 8006138:	2000      	movs	r0, #0
 800613a:	e7db      	b.n	80060f4 <__ssputs_r+0x58>
 800613c:	462a      	mov	r2, r5
 800613e:	f000 fb6f 	bl	8006820 <_realloc_r>
 8006142:	4606      	mov	r6, r0
 8006144:	2800      	cmp	r0, #0
 8006146:	d1e1      	bne.n	800610c <__ssputs_r+0x70>
 8006148:	6921      	ldr	r1, [r4, #16]
 800614a:	4650      	mov	r0, sl
 800614c:	f000 fabe 	bl	80066cc <_free_r>
 8006150:	e7c7      	b.n	80060e2 <__ssputs_r+0x46>
	...

08006154 <_svfiprintf_r>:
 8006154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006158:	4698      	mov	r8, r3
 800615a:	898b      	ldrh	r3, [r1, #12]
 800615c:	061b      	lsls	r3, r3, #24
 800615e:	b09d      	sub	sp, #116	; 0x74
 8006160:	4607      	mov	r7, r0
 8006162:	460d      	mov	r5, r1
 8006164:	4614      	mov	r4, r2
 8006166:	d50e      	bpl.n	8006186 <_svfiprintf_r+0x32>
 8006168:	690b      	ldr	r3, [r1, #16]
 800616a:	b963      	cbnz	r3, 8006186 <_svfiprintf_r+0x32>
 800616c:	2140      	movs	r1, #64	; 0x40
 800616e:	f000 fafd 	bl	800676c <_malloc_r>
 8006172:	6028      	str	r0, [r5, #0]
 8006174:	6128      	str	r0, [r5, #16]
 8006176:	b920      	cbnz	r0, 8006182 <_svfiprintf_r+0x2e>
 8006178:	230c      	movs	r3, #12
 800617a:	603b      	str	r3, [r7, #0]
 800617c:	f04f 30ff 	mov.w	r0, #4294967295
 8006180:	e0d1      	b.n	8006326 <_svfiprintf_r+0x1d2>
 8006182:	2340      	movs	r3, #64	; 0x40
 8006184:	616b      	str	r3, [r5, #20]
 8006186:	2300      	movs	r3, #0
 8006188:	9309      	str	r3, [sp, #36]	; 0x24
 800618a:	2320      	movs	r3, #32
 800618c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006190:	f8cd 800c 	str.w	r8, [sp, #12]
 8006194:	2330      	movs	r3, #48	; 0x30
 8006196:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006340 <_svfiprintf_r+0x1ec>
 800619a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800619e:	f04f 0901 	mov.w	r9, #1
 80061a2:	4623      	mov	r3, r4
 80061a4:	469a      	mov	sl, r3
 80061a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061aa:	b10a      	cbz	r2, 80061b0 <_svfiprintf_r+0x5c>
 80061ac:	2a25      	cmp	r2, #37	; 0x25
 80061ae:	d1f9      	bne.n	80061a4 <_svfiprintf_r+0x50>
 80061b0:	ebba 0b04 	subs.w	fp, sl, r4
 80061b4:	d00b      	beq.n	80061ce <_svfiprintf_r+0x7a>
 80061b6:	465b      	mov	r3, fp
 80061b8:	4622      	mov	r2, r4
 80061ba:	4629      	mov	r1, r5
 80061bc:	4638      	mov	r0, r7
 80061be:	f7ff ff6d 	bl	800609c <__ssputs_r>
 80061c2:	3001      	adds	r0, #1
 80061c4:	f000 80aa 	beq.w	800631c <_svfiprintf_r+0x1c8>
 80061c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061ca:	445a      	add	r2, fp
 80061cc:	9209      	str	r2, [sp, #36]	; 0x24
 80061ce:	f89a 3000 	ldrb.w	r3, [sl]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	f000 80a2 	beq.w	800631c <_svfiprintf_r+0x1c8>
 80061d8:	2300      	movs	r3, #0
 80061da:	f04f 32ff 	mov.w	r2, #4294967295
 80061de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061e2:	f10a 0a01 	add.w	sl, sl, #1
 80061e6:	9304      	str	r3, [sp, #16]
 80061e8:	9307      	str	r3, [sp, #28]
 80061ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061ee:	931a      	str	r3, [sp, #104]	; 0x68
 80061f0:	4654      	mov	r4, sl
 80061f2:	2205      	movs	r2, #5
 80061f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061f8:	4851      	ldr	r0, [pc, #324]	; (8006340 <_svfiprintf_r+0x1ec>)
 80061fa:	f7f9 ffe9 	bl	80001d0 <memchr>
 80061fe:	9a04      	ldr	r2, [sp, #16]
 8006200:	b9d8      	cbnz	r0, 800623a <_svfiprintf_r+0xe6>
 8006202:	06d0      	lsls	r0, r2, #27
 8006204:	bf44      	itt	mi
 8006206:	2320      	movmi	r3, #32
 8006208:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800620c:	0711      	lsls	r1, r2, #28
 800620e:	bf44      	itt	mi
 8006210:	232b      	movmi	r3, #43	; 0x2b
 8006212:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006216:	f89a 3000 	ldrb.w	r3, [sl]
 800621a:	2b2a      	cmp	r3, #42	; 0x2a
 800621c:	d015      	beq.n	800624a <_svfiprintf_r+0xf6>
 800621e:	9a07      	ldr	r2, [sp, #28]
 8006220:	4654      	mov	r4, sl
 8006222:	2000      	movs	r0, #0
 8006224:	f04f 0c0a 	mov.w	ip, #10
 8006228:	4621      	mov	r1, r4
 800622a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800622e:	3b30      	subs	r3, #48	; 0x30
 8006230:	2b09      	cmp	r3, #9
 8006232:	d94e      	bls.n	80062d2 <_svfiprintf_r+0x17e>
 8006234:	b1b0      	cbz	r0, 8006264 <_svfiprintf_r+0x110>
 8006236:	9207      	str	r2, [sp, #28]
 8006238:	e014      	b.n	8006264 <_svfiprintf_r+0x110>
 800623a:	eba0 0308 	sub.w	r3, r0, r8
 800623e:	fa09 f303 	lsl.w	r3, r9, r3
 8006242:	4313      	orrs	r3, r2
 8006244:	9304      	str	r3, [sp, #16]
 8006246:	46a2      	mov	sl, r4
 8006248:	e7d2      	b.n	80061f0 <_svfiprintf_r+0x9c>
 800624a:	9b03      	ldr	r3, [sp, #12]
 800624c:	1d19      	adds	r1, r3, #4
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	9103      	str	r1, [sp, #12]
 8006252:	2b00      	cmp	r3, #0
 8006254:	bfbb      	ittet	lt
 8006256:	425b      	neglt	r3, r3
 8006258:	f042 0202 	orrlt.w	r2, r2, #2
 800625c:	9307      	strge	r3, [sp, #28]
 800625e:	9307      	strlt	r3, [sp, #28]
 8006260:	bfb8      	it	lt
 8006262:	9204      	strlt	r2, [sp, #16]
 8006264:	7823      	ldrb	r3, [r4, #0]
 8006266:	2b2e      	cmp	r3, #46	; 0x2e
 8006268:	d10c      	bne.n	8006284 <_svfiprintf_r+0x130>
 800626a:	7863      	ldrb	r3, [r4, #1]
 800626c:	2b2a      	cmp	r3, #42	; 0x2a
 800626e:	d135      	bne.n	80062dc <_svfiprintf_r+0x188>
 8006270:	9b03      	ldr	r3, [sp, #12]
 8006272:	1d1a      	adds	r2, r3, #4
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	9203      	str	r2, [sp, #12]
 8006278:	2b00      	cmp	r3, #0
 800627a:	bfb8      	it	lt
 800627c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006280:	3402      	adds	r4, #2
 8006282:	9305      	str	r3, [sp, #20]
 8006284:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006350 <_svfiprintf_r+0x1fc>
 8006288:	7821      	ldrb	r1, [r4, #0]
 800628a:	2203      	movs	r2, #3
 800628c:	4650      	mov	r0, sl
 800628e:	f7f9 ff9f 	bl	80001d0 <memchr>
 8006292:	b140      	cbz	r0, 80062a6 <_svfiprintf_r+0x152>
 8006294:	2340      	movs	r3, #64	; 0x40
 8006296:	eba0 000a 	sub.w	r0, r0, sl
 800629a:	fa03 f000 	lsl.w	r0, r3, r0
 800629e:	9b04      	ldr	r3, [sp, #16]
 80062a0:	4303      	orrs	r3, r0
 80062a2:	3401      	adds	r4, #1
 80062a4:	9304      	str	r3, [sp, #16]
 80062a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062aa:	4826      	ldr	r0, [pc, #152]	; (8006344 <_svfiprintf_r+0x1f0>)
 80062ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80062b0:	2206      	movs	r2, #6
 80062b2:	f7f9 ff8d 	bl	80001d0 <memchr>
 80062b6:	2800      	cmp	r0, #0
 80062b8:	d038      	beq.n	800632c <_svfiprintf_r+0x1d8>
 80062ba:	4b23      	ldr	r3, [pc, #140]	; (8006348 <_svfiprintf_r+0x1f4>)
 80062bc:	bb1b      	cbnz	r3, 8006306 <_svfiprintf_r+0x1b2>
 80062be:	9b03      	ldr	r3, [sp, #12]
 80062c0:	3307      	adds	r3, #7
 80062c2:	f023 0307 	bic.w	r3, r3, #7
 80062c6:	3308      	adds	r3, #8
 80062c8:	9303      	str	r3, [sp, #12]
 80062ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062cc:	4433      	add	r3, r6
 80062ce:	9309      	str	r3, [sp, #36]	; 0x24
 80062d0:	e767      	b.n	80061a2 <_svfiprintf_r+0x4e>
 80062d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80062d6:	460c      	mov	r4, r1
 80062d8:	2001      	movs	r0, #1
 80062da:	e7a5      	b.n	8006228 <_svfiprintf_r+0xd4>
 80062dc:	2300      	movs	r3, #0
 80062de:	3401      	adds	r4, #1
 80062e0:	9305      	str	r3, [sp, #20]
 80062e2:	4619      	mov	r1, r3
 80062e4:	f04f 0c0a 	mov.w	ip, #10
 80062e8:	4620      	mov	r0, r4
 80062ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062ee:	3a30      	subs	r2, #48	; 0x30
 80062f0:	2a09      	cmp	r2, #9
 80062f2:	d903      	bls.n	80062fc <_svfiprintf_r+0x1a8>
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d0c5      	beq.n	8006284 <_svfiprintf_r+0x130>
 80062f8:	9105      	str	r1, [sp, #20]
 80062fa:	e7c3      	b.n	8006284 <_svfiprintf_r+0x130>
 80062fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006300:	4604      	mov	r4, r0
 8006302:	2301      	movs	r3, #1
 8006304:	e7f0      	b.n	80062e8 <_svfiprintf_r+0x194>
 8006306:	ab03      	add	r3, sp, #12
 8006308:	9300      	str	r3, [sp, #0]
 800630a:	462a      	mov	r2, r5
 800630c:	4b0f      	ldr	r3, [pc, #60]	; (800634c <_svfiprintf_r+0x1f8>)
 800630e:	a904      	add	r1, sp, #16
 8006310:	4638      	mov	r0, r7
 8006312:	f3af 8000 	nop.w
 8006316:	1c42      	adds	r2, r0, #1
 8006318:	4606      	mov	r6, r0
 800631a:	d1d6      	bne.n	80062ca <_svfiprintf_r+0x176>
 800631c:	89ab      	ldrh	r3, [r5, #12]
 800631e:	065b      	lsls	r3, r3, #25
 8006320:	f53f af2c 	bmi.w	800617c <_svfiprintf_r+0x28>
 8006324:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006326:	b01d      	add	sp, #116	; 0x74
 8006328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800632c:	ab03      	add	r3, sp, #12
 800632e:	9300      	str	r3, [sp, #0]
 8006330:	462a      	mov	r2, r5
 8006332:	4b06      	ldr	r3, [pc, #24]	; (800634c <_svfiprintf_r+0x1f8>)
 8006334:	a904      	add	r1, sp, #16
 8006336:	4638      	mov	r0, r7
 8006338:	f000 f87a 	bl	8006430 <_printf_i>
 800633c:	e7eb      	b.n	8006316 <_svfiprintf_r+0x1c2>
 800633e:	bf00      	nop
 8006340:	08006c04 	.word	0x08006c04
 8006344:	08006c0e 	.word	0x08006c0e
 8006348:	00000000 	.word	0x00000000
 800634c:	0800609d 	.word	0x0800609d
 8006350:	08006c0a 	.word	0x08006c0a

08006354 <_printf_common>:
 8006354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006358:	4616      	mov	r6, r2
 800635a:	4699      	mov	r9, r3
 800635c:	688a      	ldr	r2, [r1, #8]
 800635e:	690b      	ldr	r3, [r1, #16]
 8006360:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006364:	4293      	cmp	r3, r2
 8006366:	bfb8      	it	lt
 8006368:	4613      	movlt	r3, r2
 800636a:	6033      	str	r3, [r6, #0]
 800636c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006370:	4607      	mov	r7, r0
 8006372:	460c      	mov	r4, r1
 8006374:	b10a      	cbz	r2, 800637a <_printf_common+0x26>
 8006376:	3301      	adds	r3, #1
 8006378:	6033      	str	r3, [r6, #0]
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	0699      	lsls	r1, r3, #26
 800637e:	bf42      	ittt	mi
 8006380:	6833      	ldrmi	r3, [r6, #0]
 8006382:	3302      	addmi	r3, #2
 8006384:	6033      	strmi	r3, [r6, #0]
 8006386:	6825      	ldr	r5, [r4, #0]
 8006388:	f015 0506 	ands.w	r5, r5, #6
 800638c:	d106      	bne.n	800639c <_printf_common+0x48>
 800638e:	f104 0a19 	add.w	sl, r4, #25
 8006392:	68e3      	ldr	r3, [r4, #12]
 8006394:	6832      	ldr	r2, [r6, #0]
 8006396:	1a9b      	subs	r3, r3, r2
 8006398:	42ab      	cmp	r3, r5
 800639a:	dc26      	bgt.n	80063ea <_printf_common+0x96>
 800639c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063a0:	1e13      	subs	r3, r2, #0
 80063a2:	6822      	ldr	r2, [r4, #0]
 80063a4:	bf18      	it	ne
 80063a6:	2301      	movne	r3, #1
 80063a8:	0692      	lsls	r2, r2, #26
 80063aa:	d42b      	bmi.n	8006404 <_printf_common+0xb0>
 80063ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063b0:	4649      	mov	r1, r9
 80063b2:	4638      	mov	r0, r7
 80063b4:	47c0      	blx	r8
 80063b6:	3001      	adds	r0, #1
 80063b8:	d01e      	beq.n	80063f8 <_printf_common+0xa4>
 80063ba:	6823      	ldr	r3, [r4, #0]
 80063bc:	68e5      	ldr	r5, [r4, #12]
 80063be:	6832      	ldr	r2, [r6, #0]
 80063c0:	f003 0306 	and.w	r3, r3, #6
 80063c4:	2b04      	cmp	r3, #4
 80063c6:	bf08      	it	eq
 80063c8:	1aad      	subeq	r5, r5, r2
 80063ca:	68a3      	ldr	r3, [r4, #8]
 80063cc:	6922      	ldr	r2, [r4, #16]
 80063ce:	bf0c      	ite	eq
 80063d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063d4:	2500      	movne	r5, #0
 80063d6:	4293      	cmp	r3, r2
 80063d8:	bfc4      	itt	gt
 80063da:	1a9b      	subgt	r3, r3, r2
 80063dc:	18ed      	addgt	r5, r5, r3
 80063de:	2600      	movs	r6, #0
 80063e0:	341a      	adds	r4, #26
 80063e2:	42b5      	cmp	r5, r6
 80063e4:	d11a      	bne.n	800641c <_printf_common+0xc8>
 80063e6:	2000      	movs	r0, #0
 80063e8:	e008      	b.n	80063fc <_printf_common+0xa8>
 80063ea:	2301      	movs	r3, #1
 80063ec:	4652      	mov	r2, sl
 80063ee:	4649      	mov	r1, r9
 80063f0:	4638      	mov	r0, r7
 80063f2:	47c0      	blx	r8
 80063f4:	3001      	adds	r0, #1
 80063f6:	d103      	bne.n	8006400 <_printf_common+0xac>
 80063f8:	f04f 30ff 	mov.w	r0, #4294967295
 80063fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006400:	3501      	adds	r5, #1
 8006402:	e7c6      	b.n	8006392 <_printf_common+0x3e>
 8006404:	18e1      	adds	r1, r4, r3
 8006406:	1c5a      	adds	r2, r3, #1
 8006408:	2030      	movs	r0, #48	; 0x30
 800640a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800640e:	4422      	add	r2, r4
 8006410:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006414:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006418:	3302      	adds	r3, #2
 800641a:	e7c7      	b.n	80063ac <_printf_common+0x58>
 800641c:	2301      	movs	r3, #1
 800641e:	4622      	mov	r2, r4
 8006420:	4649      	mov	r1, r9
 8006422:	4638      	mov	r0, r7
 8006424:	47c0      	blx	r8
 8006426:	3001      	adds	r0, #1
 8006428:	d0e6      	beq.n	80063f8 <_printf_common+0xa4>
 800642a:	3601      	adds	r6, #1
 800642c:	e7d9      	b.n	80063e2 <_printf_common+0x8e>
	...

08006430 <_printf_i>:
 8006430:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006434:	460c      	mov	r4, r1
 8006436:	4691      	mov	r9, r2
 8006438:	7e27      	ldrb	r7, [r4, #24]
 800643a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800643c:	2f78      	cmp	r7, #120	; 0x78
 800643e:	4680      	mov	r8, r0
 8006440:	469a      	mov	sl, r3
 8006442:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006446:	d807      	bhi.n	8006458 <_printf_i+0x28>
 8006448:	2f62      	cmp	r7, #98	; 0x62
 800644a:	d80a      	bhi.n	8006462 <_printf_i+0x32>
 800644c:	2f00      	cmp	r7, #0
 800644e:	f000 80d8 	beq.w	8006602 <_printf_i+0x1d2>
 8006452:	2f58      	cmp	r7, #88	; 0x58
 8006454:	f000 80a3 	beq.w	800659e <_printf_i+0x16e>
 8006458:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800645c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006460:	e03a      	b.n	80064d8 <_printf_i+0xa8>
 8006462:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006466:	2b15      	cmp	r3, #21
 8006468:	d8f6      	bhi.n	8006458 <_printf_i+0x28>
 800646a:	a001      	add	r0, pc, #4	; (adr r0, 8006470 <_printf_i+0x40>)
 800646c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006470:	080064c9 	.word	0x080064c9
 8006474:	080064dd 	.word	0x080064dd
 8006478:	08006459 	.word	0x08006459
 800647c:	08006459 	.word	0x08006459
 8006480:	08006459 	.word	0x08006459
 8006484:	08006459 	.word	0x08006459
 8006488:	080064dd 	.word	0x080064dd
 800648c:	08006459 	.word	0x08006459
 8006490:	08006459 	.word	0x08006459
 8006494:	08006459 	.word	0x08006459
 8006498:	08006459 	.word	0x08006459
 800649c:	080065e9 	.word	0x080065e9
 80064a0:	0800650d 	.word	0x0800650d
 80064a4:	080065cb 	.word	0x080065cb
 80064a8:	08006459 	.word	0x08006459
 80064ac:	08006459 	.word	0x08006459
 80064b0:	0800660b 	.word	0x0800660b
 80064b4:	08006459 	.word	0x08006459
 80064b8:	0800650d 	.word	0x0800650d
 80064bc:	08006459 	.word	0x08006459
 80064c0:	08006459 	.word	0x08006459
 80064c4:	080065d3 	.word	0x080065d3
 80064c8:	680b      	ldr	r3, [r1, #0]
 80064ca:	1d1a      	adds	r2, r3, #4
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	600a      	str	r2, [r1, #0]
 80064d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80064d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064d8:	2301      	movs	r3, #1
 80064da:	e0a3      	b.n	8006624 <_printf_i+0x1f4>
 80064dc:	6825      	ldr	r5, [r4, #0]
 80064de:	6808      	ldr	r0, [r1, #0]
 80064e0:	062e      	lsls	r6, r5, #24
 80064e2:	f100 0304 	add.w	r3, r0, #4
 80064e6:	d50a      	bpl.n	80064fe <_printf_i+0xce>
 80064e8:	6805      	ldr	r5, [r0, #0]
 80064ea:	600b      	str	r3, [r1, #0]
 80064ec:	2d00      	cmp	r5, #0
 80064ee:	da03      	bge.n	80064f8 <_printf_i+0xc8>
 80064f0:	232d      	movs	r3, #45	; 0x2d
 80064f2:	426d      	negs	r5, r5
 80064f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064f8:	485e      	ldr	r0, [pc, #376]	; (8006674 <_printf_i+0x244>)
 80064fa:	230a      	movs	r3, #10
 80064fc:	e019      	b.n	8006532 <_printf_i+0x102>
 80064fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006502:	6805      	ldr	r5, [r0, #0]
 8006504:	600b      	str	r3, [r1, #0]
 8006506:	bf18      	it	ne
 8006508:	b22d      	sxthne	r5, r5
 800650a:	e7ef      	b.n	80064ec <_printf_i+0xbc>
 800650c:	680b      	ldr	r3, [r1, #0]
 800650e:	6825      	ldr	r5, [r4, #0]
 8006510:	1d18      	adds	r0, r3, #4
 8006512:	6008      	str	r0, [r1, #0]
 8006514:	0628      	lsls	r0, r5, #24
 8006516:	d501      	bpl.n	800651c <_printf_i+0xec>
 8006518:	681d      	ldr	r5, [r3, #0]
 800651a:	e002      	b.n	8006522 <_printf_i+0xf2>
 800651c:	0669      	lsls	r1, r5, #25
 800651e:	d5fb      	bpl.n	8006518 <_printf_i+0xe8>
 8006520:	881d      	ldrh	r5, [r3, #0]
 8006522:	4854      	ldr	r0, [pc, #336]	; (8006674 <_printf_i+0x244>)
 8006524:	2f6f      	cmp	r7, #111	; 0x6f
 8006526:	bf0c      	ite	eq
 8006528:	2308      	moveq	r3, #8
 800652a:	230a      	movne	r3, #10
 800652c:	2100      	movs	r1, #0
 800652e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006532:	6866      	ldr	r6, [r4, #4]
 8006534:	60a6      	str	r6, [r4, #8]
 8006536:	2e00      	cmp	r6, #0
 8006538:	bfa2      	ittt	ge
 800653a:	6821      	ldrge	r1, [r4, #0]
 800653c:	f021 0104 	bicge.w	r1, r1, #4
 8006540:	6021      	strge	r1, [r4, #0]
 8006542:	b90d      	cbnz	r5, 8006548 <_printf_i+0x118>
 8006544:	2e00      	cmp	r6, #0
 8006546:	d04d      	beq.n	80065e4 <_printf_i+0x1b4>
 8006548:	4616      	mov	r6, r2
 800654a:	fbb5 f1f3 	udiv	r1, r5, r3
 800654e:	fb03 5711 	mls	r7, r3, r1, r5
 8006552:	5dc7      	ldrb	r7, [r0, r7]
 8006554:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006558:	462f      	mov	r7, r5
 800655a:	42bb      	cmp	r3, r7
 800655c:	460d      	mov	r5, r1
 800655e:	d9f4      	bls.n	800654a <_printf_i+0x11a>
 8006560:	2b08      	cmp	r3, #8
 8006562:	d10b      	bne.n	800657c <_printf_i+0x14c>
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	07df      	lsls	r7, r3, #31
 8006568:	d508      	bpl.n	800657c <_printf_i+0x14c>
 800656a:	6923      	ldr	r3, [r4, #16]
 800656c:	6861      	ldr	r1, [r4, #4]
 800656e:	4299      	cmp	r1, r3
 8006570:	bfde      	ittt	le
 8006572:	2330      	movle	r3, #48	; 0x30
 8006574:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006578:	f106 36ff 	addle.w	r6, r6, #4294967295
 800657c:	1b92      	subs	r2, r2, r6
 800657e:	6122      	str	r2, [r4, #16]
 8006580:	f8cd a000 	str.w	sl, [sp]
 8006584:	464b      	mov	r3, r9
 8006586:	aa03      	add	r2, sp, #12
 8006588:	4621      	mov	r1, r4
 800658a:	4640      	mov	r0, r8
 800658c:	f7ff fee2 	bl	8006354 <_printf_common>
 8006590:	3001      	adds	r0, #1
 8006592:	d14c      	bne.n	800662e <_printf_i+0x1fe>
 8006594:	f04f 30ff 	mov.w	r0, #4294967295
 8006598:	b004      	add	sp, #16
 800659a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659e:	4835      	ldr	r0, [pc, #212]	; (8006674 <_printf_i+0x244>)
 80065a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065a4:	6823      	ldr	r3, [r4, #0]
 80065a6:	680e      	ldr	r6, [r1, #0]
 80065a8:	061f      	lsls	r7, r3, #24
 80065aa:	f856 5b04 	ldr.w	r5, [r6], #4
 80065ae:	600e      	str	r6, [r1, #0]
 80065b0:	d514      	bpl.n	80065dc <_printf_i+0x1ac>
 80065b2:	07d9      	lsls	r1, r3, #31
 80065b4:	bf44      	itt	mi
 80065b6:	f043 0320 	orrmi.w	r3, r3, #32
 80065ba:	6023      	strmi	r3, [r4, #0]
 80065bc:	b91d      	cbnz	r5, 80065c6 <_printf_i+0x196>
 80065be:	6823      	ldr	r3, [r4, #0]
 80065c0:	f023 0320 	bic.w	r3, r3, #32
 80065c4:	6023      	str	r3, [r4, #0]
 80065c6:	2310      	movs	r3, #16
 80065c8:	e7b0      	b.n	800652c <_printf_i+0xfc>
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	f043 0320 	orr.w	r3, r3, #32
 80065d0:	6023      	str	r3, [r4, #0]
 80065d2:	2378      	movs	r3, #120	; 0x78
 80065d4:	4828      	ldr	r0, [pc, #160]	; (8006678 <_printf_i+0x248>)
 80065d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065da:	e7e3      	b.n	80065a4 <_printf_i+0x174>
 80065dc:	065e      	lsls	r6, r3, #25
 80065de:	bf48      	it	mi
 80065e0:	b2ad      	uxthmi	r5, r5
 80065e2:	e7e6      	b.n	80065b2 <_printf_i+0x182>
 80065e4:	4616      	mov	r6, r2
 80065e6:	e7bb      	b.n	8006560 <_printf_i+0x130>
 80065e8:	680b      	ldr	r3, [r1, #0]
 80065ea:	6826      	ldr	r6, [r4, #0]
 80065ec:	6960      	ldr	r0, [r4, #20]
 80065ee:	1d1d      	adds	r5, r3, #4
 80065f0:	600d      	str	r5, [r1, #0]
 80065f2:	0635      	lsls	r5, r6, #24
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	d501      	bpl.n	80065fc <_printf_i+0x1cc>
 80065f8:	6018      	str	r0, [r3, #0]
 80065fa:	e002      	b.n	8006602 <_printf_i+0x1d2>
 80065fc:	0671      	lsls	r1, r6, #25
 80065fe:	d5fb      	bpl.n	80065f8 <_printf_i+0x1c8>
 8006600:	8018      	strh	r0, [r3, #0]
 8006602:	2300      	movs	r3, #0
 8006604:	6123      	str	r3, [r4, #16]
 8006606:	4616      	mov	r6, r2
 8006608:	e7ba      	b.n	8006580 <_printf_i+0x150>
 800660a:	680b      	ldr	r3, [r1, #0]
 800660c:	1d1a      	adds	r2, r3, #4
 800660e:	600a      	str	r2, [r1, #0]
 8006610:	681e      	ldr	r6, [r3, #0]
 8006612:	6862      	ldr	r2, [r4, #4]
 8006614:	2100      	movs	r1, #0
 8006616:	4630      	mov	r0, r6
 8006618:	f7f9 fdda 	bl	80001d0 <memchr>
 800661c:	b108      	cbz	r0, 8006622 <_printf_i+0x1f2>
 800661e:	1b80      	subs	r0, r0, r6
 8006620:	6060      	str	r0, [r4, #4]
 8006622:	6863      	ldr	r3, [r4, #4]
 8006624:	6123      	str	r3, [r4, #16]
 8006626:	2300      	movs	r3, #0
 8006628:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800662c:	e7a8      	b.n	8006580 <_printf_i+0x150>
 800662e:	6923      	ldr	r3, [r4, #16]
 8006630:	4632      	mov	r2, r6
 8006632:	4649      	mov	r1, r9
 8006634:	4640      	mov	r0, r8
 8006636:	47d0      	blx	sl
 8006638:	3001      	adds	r0, #1
 800663a:	d0ab      	beq.n	8006594 <_printf_i+0x164>
 800663c:	6823      	ldr	r3, [r4, #0]
 800663e:	079b      	lsls	r3, r3, #30
 8006640:	d413      	bmi.n	800666a <_printf_i+0x23a>
 8006642:	68e0      	ldr	r0, [r4, #12]
 8006644:	9b03      	ldr	r3, [sp, #12]
 8006646:	4298      	cmp	r0, r3
 8006648:	bfb8      	it	lt
 800664a:	4618      	movlt	r0, r3
 800664c:	e7a4      	b.n	8006598 <_printf_i+0x168>
 800664e:	2301      	movs	r3, #1
 8006650:	4632      	mov	r2, r6
 8006652:	4649      	mov	r1, r9
 8006654:	4640      	mov	r0, r8
 8006656:	47d0      	blx	sl
 8006658:	3001      	adds	r0, #1
 800665a:	d09b      	beq.n	8006594 <_printf_i+0x164>
 800665c:	3501      	adds	r5, #1
 800665e:	68e3      	ldr	r3, [r4, #12]
 8006660:	9903      	ldr	r1, [sp, #12]
 8006662:	1a5b      	subs	r3, r3, r1
 8006664:	42ab      	cmp	r3, r5
 8006666:	dcf2      	bgt.n	800664e <_printf_i+0x21e>
 8006668:	e7eb      	b.n	8006642 <_printf_i+0x212>
 800666a:	2500      	movs	r5, #0
 800666c:	f104 0619 	add.w	r6, r4, #25
 8006670:	e7f5      	b.n	800665e <_printf_i+0x22e>
 8006672:	bf00      	nop
 8006674:	08006c15 	.word	0x08006c15
 8006678:	08006c26 	.word	0x08006c26

0800667c <memcpy>:
 800667c:	440a      	add	r2, r1
 800667e:	4291      	cmp	r1, r2
 8006680:	f100 33ff 	add.w	r3, r0, #4294967295
 8006684:	d100      	bne.n	8006688 <memcpy+0xc>
 8006686:	4770      	bx	lr
 8006688:	b510      	push	{r4, lr}
 800668a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800668e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006692:	4291      	cmp	r1, r2
 8006694:	d1f9      	bne.n	800668a <memcpy+0xe>
 8006696:	bd10      	pop	{r4, pc}

08006698 <memmove>:
 8006698:	4288      	cmp	r0, r1
 800669a:	b510      	push	{r4, lr}
 800669c:	eb01 0402 	add.w	r4, r1, r2
 80066a0:	d902      	bls.n	80066a8 <memmove+0x10>
 80066a2:	4284      	cmp	r4, r0
 80066a4:	4623      	mov	r3, r4
 80066a6:	d807      	bhi.n	80066b8 <memmove+0x20>
 80066a8:	1e43      	subs	r3, r0, #1
 80066aa:	42a1      	cmp	r1, r4
 80066ac:	d008      	beq.n	80066c0 <memmove+0x28>
 80066ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80066b6:	e7f8      	b.n	80066aa <memmove+0x12>
 80066b8:	4402      	add	r2, r0
 80066ba:	4601      	mov	r1, r0
 80066bc:	428a      	cmp	r2, r1
 80066be:	d100      	bne.n	80066c2 <memmove+0x2a>
 80066c0:	bd10      	pop	{r4, pc}
 80066c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80066c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80066ca:	e7f7      	b.n	80066bc <memmove+0x24>

080066cc <_free_r>:
 80066cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80066ce:	2900      	cmp	r1, #0
 80066d0:	d048      	beq.n	8006764 <_free_r+0x98>
 80066d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066d6:	9001      	str	r0, [sp, #4]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f1a1 0404 	sub.w	r4, r1, #4
 80066de:	bfb8      	it	lt
 80066e0:	18e4      	addlt	r4, r4, r3
 80066e2:	f000 f8d3 	bl	800688c <__malloc_lock>
 80066e6:	4a20      	ldr	r2, [pc, #128]	; (8006768 <_free_r+0x9c>)
 80066e8:	9801      	ldr	r0, [sp, #4]
 80066ea:	6813      	ldr	r3, [r2, #0]
 80066ec:	4615      	mov	r5, r2
 80066ee:	b933      	cbnz	r3, 80066fe <_free_r+0x32>
 80066f0:	6063      	str	r3, [r4, #4]
 80066f2:	6014      	str	r4, [r2, #0]
 80066f4:	b003      	add	sp, #12
 80066f6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80066fa:	f000 b8cd 	b.w	8006898 <__malloc_unlock>
 80066fe:	42a3      	cmp	r3, r4
 8006700:	d90b      	bls.n	800671a <_free_r+0x4e>
 8006702:	6821      	ldr	r1, [r4, #0]
 8006704:	1862      	adds	r2, r4, r1
 8006706:	4293      	cmp	r3, r2
 8006708:	bf04      	itt	eq
 800670a:	681a      	ldreq	r2, [r3, #0]
 800670c:	685b      	ldreq	r3, [r3, #4]
 800670e:	6063      	str	r3, [r4, #4]
 8006710:	bf04      	itt	eq
 8006712:	1852      	addeq	r2, r2, r1
 8006714:	6022      	streq	r2, [r4, #0]
 8006716:	602c      	str	r4, [r5, #0]
 8006718:	e7ec      	b.n	80066f4 <_free_r+0x28>
 800671a:	461a      	mov	r2, r3
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	b10b      	cbz	r3, 8006724 <_free_r+0x58>
 8006720:	42a3      	cmp	r3, r4
 8006722:	d9fa      	bls.n	800671a <_free_r+0x4e>
 8006724:	6811      	ldr	r1, [r2, #0]
 8006726:	1855      	adds	r5, r2, r1
 8006728:	42a5      	cmp	r5, r4
 800672a:	d10b      	bne.n	8006744 <_free_r+0x78>
 800672c:	6824      	ldr	r4, [r4, #0]
 800672e:	4421      	add	r1, r4
 8006730:	1854      	adds	r4, r2, r1
 8006732:	42a3      	cmp	r3, r4
 8006734:	6011      	str	r1, [r2, #0]
 8006736:	d1dd      	bne.n	80066f4 <_free_r+0x28>
 8006738:	681c      	ldr	r4, [r3, #0]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	6053      	str	r3, [r2, #4]
 800673e:	4421      	add	r1, r4
 8006740:	6011      	str	r1, [r2, #0]
 8006742:	e7d7      	b.n	80066f4 <_free_r+0x28>
 8006744:	d902      	bls.n	800674c <_free_r+0x80>
 8006746:	230c      	movs	r3, #12
 8006748:	6003      	str	r3, [r0, #0]
 800674a:	e7d3      	b.n	80066f4 <_free_r+0x28>
 800674c:	6825      	ldr	r5, [r4, #0]
 800674e:	1961      	adds	r1, r4, r5
 8006750:	428b      	cmp	r3, r1
 8006752:	bf04      	itt	eq
 8006754:	6819      	ldreq	r1, [r3, #0]
 8006756:	685b      	ldreq	r3, [r3, #4]
 8006758:	6063      	str	r3, [r4, #4]
 800675a:	bf04      	itt	eq
 800675c:	1949      	addeq	r1, r1, r5
 800675e:	6021      	streq	r1, [r4, #0]
 8006760:	6054      	str	r4, [r2, #4]
 8006762:	e7c7      	b.n	80066f4 <_free_r+0x28>
 8006764:	b003      	add	sp, #12
 8006766:	bd30      	pop	{r4, r5, pc}
 8006768:	200000b0 	.word	0x200000b0

0800676c <_malloc_r>:
 800676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676e:	1ccd      	adds	r5, r1, #3
 8006770:	f025 0503 	bic.w	r5, r5, #3
 8006774:	3508      	adds	r5, #8
 8006776:	2d0c      	cmp	r5, #12
 8006778:	bf38      	it	cc
 800677a:	250c      	movcc	r5, #12
 800677c:	2d00      	cmp	r5, #0
 800677e:	4606      	mov	r6, r0
 8006780:	db01      	blt.n	8006786 <_malloc_r+0x1a>
 8006782:	42a9      	cmp	r1, r5
 8006784:	d903      	bls.n	800678e <_malloc_r+0x22>
 8006786:	230c      	movs	r3, #12
 8006788:	6033      	str	r3, [r6, #0]
 800678a:	2000      	movs	r0, #0
 800678c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800678e:	f000 f87d 	bl	800688c <__malloc_lock>
 8006792:	4921      	ldr	r1, [pc, #132]	; (8006818 <_malloc_r+0xac>)
 8006794:	680a      	ldr	r2, [r1, #0]
 8006796:	4614      	mov	r4, r2
 8006798:	b99c      	cbnz	r4, 80067c2 <_malloc_r+0x56>
 800679a:	4f20      	ldr	r7, [pc, #128]	; (800681c <_malloc_r+0xb0>)
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	b923      	cbnz	r3, 80067aa <_malloc_r+0x3e>
 80067a0:	4621      	mov	r1, r4
 80067a2:	4630      	mov	r0, r6
 80067a4:	f000 f862 	bl	800686c <_sbrk_r>
 80067a8:	6038      	str	r0, [r7, #0]
 80067aa:	4629      	mov	r1, r5
 80067ac:	4630      	mov	r0, r6
 80067ae:	f000 f85d 	bl	800686c <_sbrk_r>
 80067b2:	1c43      	adds	r3, r0, #1
 80067b4:	d123      	bne.n	80067fe <_malloc_r+0x92>
 80067b6:	230c      	movs	r3, #12
 80067b8:	6033      	str	r3, [r6, #0]
 80067ba:	4630      	mov	r0, r6
 80067bc:	f000 f86c 	bl	8006898 <__malloc_unlock>
 80067c0:	e7e3      	b.n	800678a <_malloc_r+0x1e>
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	1b5b      	subs	r3, r3, r5
 80067c6:	d417      	bmi.n	80067f8 <_malloc_r+0x8c>
 80067c8:	2b0b      	cmp	r3, #11
 80067ca:	d903      	bls.n	80067d4 <_malloc_r+0x68>
 80067cc:	6023      	str	r3, [r4, #0]
 80067ce:	441c      	add	r4, r3
 80067d0:	6025      	str	r5, [r4, #0]
 80067d2:	e004      	b.n	80067de <_malloc_r+0x72>
 80067d4:	6863      	ldr	r3, [r4, #4]
 80067d6:	42a2      	cmp	r2, r4
 80067d8:	bf0c      	ite	eq
 80067da:	600b      	streq	r3, [r1, #0]
 80067dc:	6053      	strne	r3, [r2, #4]
 80067de:	4630      	mov	r0, r6
 80067e0:	f000 f85a 	bl	8006898 <__malloc_unlock>
 80067e4:	f104 000b 	add.w	r0, r4, #11
 80067e8:	1d23      	adds	r3, r4, #4
 80067ea:	f020 0007 	bic.w	r0, r0, #7
 80067ee:	1ac2      	subs	r2, r0, r3
 80067f0:	d0cc      	beq.n	800678c <_malloc_r+0x20>
 80067f2:	1a1b      	subs	r3, r3, r0
 80067f4:	50a3      	str	r3, [r4, r2]
 80067f6:	e7c9      	b.n	800678c <_malloc_r+0x20>
 80067f8:	4622      	mov	r2, r4
 80067fa:	6864      	ldr	r4, [r4, #4]
 80067fc:	e7cc      	b.n	8006798 <_malloc_r+0x2c>
 80067fe:	1cc4      	adds	r4, r0, #3
 8006800:	f024 0403 	bic.w	r4, r4, #3
 8006804:	42a0      	cmp	r0, r4
 8006806:	d0e3      	beq.n	80067d0 <_malloc_r+0x64>
 8006808:	1a21      	subs	r1, r4, r0
 800680a:	4630      	mov	r0, r6
 800680c:	f000 f82e 	bl	800686c <_sbrk_r>
 8006810:	3001      	adds	r0, #1
 8006812:	d1dd      	bne.n	80067d0 <_malloc_r+0x64>
 8006814:	e7cf      	b.n	80067b6 <_malloc_r+0x4a>
 8006816:	bf00      	nop
 8006818:	200000b0 	.word	0x200000b0
 800681c:	200000b4 	.word	0x200000b4

08006820 <_realloc_r>:
 8006820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006822:	4607      	mov	r7, r0
 8006824:	4614      	mov	r4, r2
 8006826:	460e      	mov	r6, r1
 8006828:	b921      	cbnz	r1, 8006834 <_realloc_r+0x14>
 800682a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800682e:	4611      	mov	r1, r2
 8006830:	f7ff bf9c 	b.w	800676c <_malloc_r>
 8006834:	b922      	cbnz	r2, 8006840 <_realloc_r+0x20>
 8006836:	f7ff ff49 	bl	80066cc <_free_r>
 800683a:	4625      	mov	r5, r4
 800683c:	4628      	mov	r0, r5
 800683e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006840:	f000 f830 	bl	80068a4 <_malloc_usable_size_r>
 8006844:	42a0      	cmp	r0, r4
 8006846:	d20f      	bcs.n	8006868 <_realloc_r+0x48>
 8006848:	4621      	mov	r1, r4
 800684a:	4638      	mov	r0, r7
 800684c:	f7ff ff8e 	bl	800676c <_malloc_r>
 8006850:	4605      	mov	r5, r0
 8006852:	2800      	cmp	r0, #0
 8006854:	d0f2      	beq.n	800683c <_realloc_r+0x1c>
 8006856:	4631      	mov	r1, r6
 8006858:	4622      	mov	r2, r4
 800685a:	f7ff ff0f 	bl	800667c <memcpy>
 800685e:	4631      	mov	r1, r6
 8006860:	4638      	mov	r0, r7
 8006862:	f7ff ff33 	bl	80066cc <_free_r>
 8006866:	e7e9      	b.n	800683c <_realloc_r+0x1c>
 8006868:	4635      	mov	r5, r6
 800686a:	e7e7      	b.n	800683c <_realloc_r+0x1c>

0800686c <_sbrk_r>:
 800686c:	b538      	push	{r3, r4, r5, lr}
 800686e:	4d06      	ldr	r5, [pc, #24]	; (8006888 <_sbrk_r+0x1c>)
 8006870:	2300      	movs	r3, #0
 8006872:	4604      	mov	r4, r0
 8006874:	4608      	mov	r0, r1
 8006876:	602b      	str	r3, [r5, #0]
 8006878:	f7fb ff3a 	bl	80026f0 <_sbrk>
 800687c:	1c43      	adds	r3, r0, #1
 800687e:	d102      	bne.n	8006886 <_sbrk_r+0x1a>
 8006880:	682b      	ldr	r3, [r5, #0]
 8006882:	b103      	cbz	r3, 8006886 <_sbrk_r+0x1a>
 8006884:	6023      	str	r3, [r4, #0]
 8006886:	bd38      	pop	{r3, r4, r5, pc}
 8006888:	20001bd8 	.word	0x20001bd8

0800688c <__malloc_lock>:
 800688c:	4801      	ldr	r0, [pc, #4]	; (8006894 <__malloc_lock+0x8>)
 800688e:	f000 b811 	b.w	80068b4 <__retarget_lock_acquire_recursive>
 8006892:	bf00      	nop
 8006894:	20001be0 	.word	0x20001be0

08006898 <__malloc_unlock>:
 8006898:	4801      	ldr	r0, [pc, #4]	; (80068a0 <__malloc_unlock+0x8>)
 800689a:	f000 b80c 	b.w	80068b6 <__retarget_lock_release_recursive>
 800689e:	bf00      	nop
 80068a0:	20001be0 	.word	0x20001be0

080068a4 <_malloc_usable_size_r>:
 80068a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068a8:	1f18      	subs	r0, r3, #4
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	bfbc      	itt	lt
 80068ae:	580b      	ldrlt	r3, [r1, r0]
 80068b0:	18c0      	addlt	r0, r0, r3
 80068b2:	4770      	bx	lr

080068b4 <__retarget_lock_acquire_recursive>:
 80068b4:	4770      	bx	lr

080068b6 <__retarget_lock_release_recursive>:
 80068b6:	4770      	bx	lr

080068b8 <ceil>:
 80068b8:	ec51 0b10 	vmov	r0, r1, d0
 80068bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068c0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80068c4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80068c8:	2e13      	cmp	r6, #19
 80068ca:	ee10 5a10 	vmov	r5, s0
 80068ce:	ee10 8a10 	vmov	r8, s0
 80068d2:	460c      	mov	r4, r1
 80068d4:	dc30      	bgt.n	8006938 <ceil+0x80>
 80068d6:	2e00      	cmp	r6, #0
 80068d8:	da12      	bge.n	8006900 <ceil+0x48>
 80068da:	a335      	add	r3, pc, #212	; (adr r3, 80069b0 <ceil+0xf8>)
 80068dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e0:	f7f9 fccc 	bl	800027c <__adddf3>
 80068e4:	2200      	movs	r2, #0
 80068e6:	2300      	movs	r3, #0
 80068e8:	f7fa f90e 	bl	8000b08 <__aeabi_dcmpgt>
 80068ec:	b128      	cbz	r0, 80068fa <ceil+0x42>
 80068ee:	2c00      	cmp	r4, #0
 80068f0:	db55      	blt.n	800699e <ceil+0xe6>
 80068f2:	432c      	orrs	r4, r5
 80068f4:	d057      	beq.n	80069a6 <ceil+0xee>
 80068f6:	4c30      	ldr	r4, [pc, #192]	; (80069b8 <ceil+0x100>)
 80068f8:	2500      	movs	r5, #0
 80068fa:	4621      	mov	r1, r4
 80068fc:	4628      	mov	r0, r5
 80068fe:	e025      	b.n	800694c <ceil+0x94>
 8006900:	4f2e      	ldr	r7, [pc, #184]	; (80069bc <ceil+0x104>)
 8006902:	4137      	asrs	r7, r6
 8006904:	ea01 0307 	and.w	r3, r1, r7
 8006908:	4303      	orrs	r3, r0
 800690a:	d01f      	beq.n	800694c <ceil+0x94>
 800690c:	a328      	add	r3, pc, #160	; (adr r3, 80069b0 <ceil+0xf8>)
 800690e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006912:	f7f9 fcb3 	bl	800027c <__adddf3>
 8006916:	2200      	movs	r2, #0
 8006918:	2300      	movs	r3, #0
 800691a:	f7fa f8f5 	bl	8000b08 <__aeabi_dcmpgt>
 800691e:	2800      	cmp	r0, #0
 8006920:	d0eb      	beq.n	80068fa <ceil+0x42>
 8006922:	2c00      	cmp	r4, #0
 8006924:	bfc2      	ittt	gt
 8006926:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 800692a:	fa43 f606 	asrgt.w	r6, r3, r6
 800692e:	19a4      	addgt	r4, r4, r6
 8006930:	ea24 0407 	bic.w	r4, r4, r7
 8006934:	2500      	movs	r5, #0
 8006936:	e7e0      	b.n	80068fa <ceil+0x42>
 8006938:	2e33      	cmp	r6, #51	; 0x33
 800693a:	dd0b      	ble.n	8006954 <ceil+0x9c>
 800693c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006940:	d104      	bne.n	800694c <ceil+0x94>
 8006942:	ee10 2a10 	vmov	r2, s0
 8006946:	460b      	mov	r3, r1
 8006948:	f7f9 fc98 	bl	800027c <__adddf3>
 800694c:	ec41 0b10 	vmov	d0, r0, r1
 8006950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006954:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006958:	f04f 33ff 	mov.w	r3, #4294967295
 800695c:	fa23 f707 	lsr.w	r7, r3, r7
 8006960:	4207      	tst	r7, r0
 8006962:	d0f3      	beq.n	800694c <ceil+0x94>
 8006964:	a312      	add	r3, pc, #72	; (adr r3, 80069b0 <ceil+0xf8>)
 8006966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696a:	f7f9 fc87 	bl	800027c <__adddf3>
 800696e:	2200      	movs	r2, #0
 8006970:	2300      	movs	r3, #0
 8006972:	f7fa f8c9 	bl	8000b08 <__aeabi_dcmpgt>
 8006976:	2800      	cmp	r0, #0
 8006978:	d0bf      	beq.n	80068fa <ceil+0x42>
 800697a:	2c00      	cmp	r4, #0
 800697c:	dd02      	ble.n	8006984 <ceil+0xcc>
 800697e:	2e14      	cmp	r6, #20
 8006980:	d103      	bne.n	800698a <ceil+0xd2>
 8006982:	3401      	adds	r4, #1
 8006984:	ea25 0507 	bic.w	r5, r5, r7
 8006988:	e7b7      	b.n	80068fa <ceil+0x42>
 800698a:	2301      	movs	r3, #1
 800698c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006990:	fa03 f606 	lsl.w	r6, r3, r6
 8006994:	4435      	add	r5, r6
 8006996:	4545      	cmp	r5, r8
 8006998:	bf38      	it	cc
 800699a:	18e4      	addcc	r4, r4, r3
 800699c:	e7f2      	b.n	8006984 <ceil+0xcc>
 800699e:	2500      	movs	r5, #0
 80069a0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80069a4:	e7a9      	b.n	80068fa <ceil+0x42>
 80069a6:	4625      	mov	r5, r4
 80069a8:	e7a7      	b.n	80068fa <ceil+0x42>
 80069aa:	bf00      	nop
 80069ac:	f3af 8000 	nop.w
 80069b0:	8800759c 	.word	0x8800759c
 80069b4:	7e37e43c 	.word	0x7e37e43c
 80069b8:	3ff00000 	.word	0x3ff00000
 80069bc:	000fffff 	.word	0x000fffff

080069c0 <_init>:
 80069c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069c2:	bf00      	nop
 80069c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069c6:	bc08      	pop	{r3}
 80069c8:	469e      	mov	lr, r3
 80069ca:	4770      	bx	lr

080069cc <_fini>:
 80069cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ce:	bf00      	nop
 80069d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069d2:	bc08      	pop	{r3}
 80069d4:	469e      	mov	lr, r3
 80069d6:	4770      	bx	lr
