// Seed: 1072769462
module module_0;
  always @*
    repeat (1'b0) begin
      wait (1);
    end
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  tri   id_4
    , id_7,
    output logic id_5
);
  assign id_0 = id_3;
  module_0();
  initial begin
    id_5 <= #id_4 1'h0;
  end
endmodule
module module_2 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2
);
  wire id_4;
  assign id_0 = 1;
  module_0();
endmodule
