INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ricar/Desktop/EletronicaConfiguravel/ConfigurableEletronic/ClassPL3 - Lab3-20200305/Lab3_sources/ug937-design-files/sources/sinegen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sinegen'
