Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 09:37:27 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_94/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.004        0.000                      0                 1151        0.005        0.000                      0                 1151        1.998        0.000                       0                  1152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.273}        4.546           219.974         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.004        0.000                      0                 1151        0.005        0.000                      0                 1151        1.998        0.000                       0                  1152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.273ns period=4.546ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.273ns period=4.546ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.546ns  (vclock rise@4.546ns - vclock rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.932ns (43.425%)  route 2.517ns (56.575%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 6.225 - 4.546 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.175ns (routing 0.171ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.155ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1151, routed)        1.175     2.121    demux/CLK
    SLICE_X115Y482       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y482       FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.200 r  demux/sel_reg[4]/Q
                         net (fo=39, routed)          0.266     2.466    demux/sel[4]
    SLICE_X113Y482       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     2.615 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=36, routed)          0.339     2.954    demux/sel_reg[0]_0[4]
    SLICE_X112Y482       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     3.077 r  demux/sel[8]_i_249/O
                         net (fo=1, routed)           0.010     3.087    demux/sel[8]_i_249_n_0
    SLICE_X112Y482       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.242 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     3.268    demux/sel_reg[8]_i_213_n_0
    SLICE_X112Y483       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.345 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.312     3.657    demux_n_9
    SLICE_X112Y479       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     3.768 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.134     3.902    sel[8]_i_135_n_0
    SLICE_X112Y479       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.001 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.010     4.011    demux/sel[8]_i_73_0[6]
    SLICE_X112Y479       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.126 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.152    demux/sel_reg[8]_i_81_n_0
    SLICE_X112Y480       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.219 r  demux/sel_reg[8]_i_77/O[2]
                         net (fo=2, routed)           0.175     4.394    demux_n_88
    SLICE_X114Y479       LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.118     4.512 r  sel[8]_i_31/O
                         net (fo=2, routed)           0.194     4.706    sel[8]_i_31_n_0
    SLICE_X114Y479       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.829 r  sel[8]_i_39/O
                         net (fo=1, routed)           0.008     4.837    demux/sel[8]_i_25_0[6]
    SLICE_X114Y479       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.952 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.978    demux/sel_reg[8]_i_19_n_0
    SLICE_X114Y480       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.034 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.398     5.432    demux_n_104
    SLICE_X115Y481       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.636 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.206     5.842    sel_reg[8]_i_18_n_11
    SLICE_X114Y482       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.878 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     5.888    demux/sel_reg[5]_0[6]
    SLICE_X114Y482       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.003 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.029    demux/sel_reg[8]_i_4_n_0
    SLICE_X114Y483       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.085 f  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.142     6.227    demux/sel_reg[8]_i_5_n_15
    SLICE_X114Y481       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.262 r  demux/sel[3]_i_3/O
                         net (fo=4, routed)           0.160     6.422    demux/sel[3]_i_3_n_0
    SLICE_X114Y481       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     6.521 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.049     6.570    demux/sel20_in[0]
    SLICE_X114Y481       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.546     4.546 r  
    AP13                                              0.000     4.546 r  clk (IN)
                         net (fo=0)                   0.000     4.546    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.891 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.891    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.891 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.178    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.202 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1151, routed)        1.023     6.225    demux/CLK
    SLICE_X114Y481       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.360     6.585    
                         clock uncertainty           -0.035     6.549    
    SLICE_X114Y481       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.574    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  0.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 demux/genblk1[161].z_reg[161][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.273ns period=4.546ns})
  Destination:            genblk1[161].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.273ns period=4.546ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.059ns (26.106%)  route 0.167ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.123ns (routing 0.155ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.171ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1151, routed)        1.123     1.779    demux/CLK
    SLICE_X109Y481       FDRE                                         r  demux/genblk1[161].z_reg[161][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y481       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.838 r  demux/genblk1[161].z_reg[161][5]/Q
                         net (fo=1, routed)           0.167     2.005    genblk1[161].reg_in/D[5]
    SLICE_X110Y476       FDRE                                         r  genblk1[161].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1151, routed)        1.298     2.244    genblk1[161].reg_in/CLK
    SLICE_X110Y476       FDRE                                         r  genblk1[161].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.307     1.938    
    SLICE_X110Y476       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.000    genblk1[161].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.546
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.546       3.256      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.273       1.998      SLICE_X109Y488  demux/genblk1[60].z_reg[60][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.273       1.998      SLICE_X112Y483  demux/genblk1[180].z_reg[180][7]/C



