{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624386585251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624386585251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 15:29:45 2021 " "Processing started: Tue Jun 22 15:29:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624386585251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624386585251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Neander -c Neander " "Command: quartus_map --read_settings_files=on --write_settings_files=off Neander -c Neander" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624386585251 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624386585619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neander.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Neander-Arc " "Found design unit 1: Neander-Arc" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Neander " "Found entity 1: Neander" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624386586027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Neander " "Elaborating entity \"Neander\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624386586069 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nzout Neander.vhd(280) " "VHDL Process Statement warning at Neander.vhd(280): signal \"nzout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586069 "|Neander"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nzout Neander.vhd(283) " "VHDL Process Statement warning at Neander.vhd(283): signal \"nzout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586069 "|Neander"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nzout Neander.vhd(287) " "VHDL Process Statement warning at Neander.vhd(287): signal \"nzout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nzout Neander.vhd(290) " "VHDL Process Statement warning at Neander.vhd(290): signal \"nzout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nzout Neander.vhd(316) " "VHDL Process Statement warning at Neander.vhd(316): signal \"nzout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nzout Neander.vhd(319) " "VHDL Process Statement warning at Neander.vhd(319): signal \"nzout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nzout Neander.vhd(337) " "VHDL Process Statement warning at Neander.vhd(337): signal \"nzout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nzout Neander.vhd(340) " "VHDL Process Statement warning at Neander.vhd(340): signal \"nzout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cargaAC Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"cargaAC\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cargaNZ Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"cargaNZ\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cargaRI Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"cargaRI\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cargaPC Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"cargaPC\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "incrementaPC Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"incrementaPC\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cargaREM Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"cargaREM\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cargaRDM Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"cargaRDM\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readSignal Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"readSignal\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeSignal Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"writeSignal\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selULA Neander.vhd(236) " "VHDL Process Statement warning at Neander.vhd(236): inferring latch(es) for signal or variable \"selULA\", which holds its previous value in one or more paths through the process" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selULA\[0\] Neander.vhd(236) " "Inferred latch for \"selULA\[0\]\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586070 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selULA\[1\] Neander.vhd(236) " "Inferred latch for \"selULA\[1\]\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selULA\[2\] Neander.vhd(236) " "Inferred latch for \"selULA\[2\]\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeSignal Neander.vhd(236) " "Inferred latch for \"writeSignal\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readSignal Neander.vhd(236) " "Inferred latch for \"readSignal\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cargaRDM Neander.vhd(236) " "Inferred latch for \"cargaRDM\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cargaREM Neander.vhd(236) " "Inferred latch for \"cargaREM\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel Neander.vhd(236) " "Inferred latch for \"sel\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incrementaPC Neander.vhd(236) " "Inferred latch for \"incrementaPC\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cargaPC Neander.vhd(236) " "Inferred latch for \"cargaPC\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cargaRI Neander.vhd(236) " "Inferred latch for \"cargaRI\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cargaNZ Neander.vhd(236) " "Inferred latch for \"cargaNZ\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cargaAC Neander.vhd(236) " "Inferred latch for \"cargaAC\" at Neander.vhd(236)" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624386586071 "|Neander"}
{ "Warning" "WSGN_SEARCH_FILE" "acc.vhd 2 1 " "Using design file acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-arc " "Found design unit 1: ACC-arc" {  } { { "acc.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/acc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586083 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "acc.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/acc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:ACUMULADOR " "Elaborating entity \"ACC\" for hierarchy \"ACC:ACUMULADOR\"" {  } { { "Neander.vhd" "ACUMULADOR" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg8bits.vhd 2 1 " "Using design file reg8bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg8Bits-arc " "Found design unit 1: Reg8Bits-arc" {  } { { "reg8bits.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/reg8bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg8Bits " "Found entity 1: Reg8Bits" {  } { { "reg8bits.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/reg8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586101 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8Bits ACC:ACUMULADOR\|Reg8Bits:CON " "Elaborating entity \"Reg8Bits\" for hierarchy \"ACC:ACUMULADOR\|Reg8Bits:CON\"" {  } { { "acc.vhd" "CON" { Text "C:/Users/wagne/Desktop/Neander/acc.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear reg8bits.vhd(21) " "VHDL Process Statement warning at reg8bits.vhd(21): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg8bits.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/reg8bits.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586105 "|Neander|ACC:ACUMULADOR|Reg8Bits:CON"}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_ARQ " "Found design unit 1: ULA-ULA_ARQ" {  } { { "ula.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ula.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586121 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:UAL " "Elaborating entity \"ULA\" for hierarchy \"ULA:UAL\"" {  } { { "Neander.vhd" "UAL" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586123 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_saida ula.vhd(33) " "VHDL Process Statement warning at ula.vhd(33): signal \"sig_saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ula.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586123 "|Neander|ULA:UAL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_saida ula.vhd(39) " "VHDL Process Statement warning at ula.vhd(39): signal \"sig_saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ula.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586123 "|Neander|ULA:UAL"}
{ "Warning" "WSGN_SEARCH_FILE" "pc.vhd 2 1 " "Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arc " "Found design unit 1: PC-arc" {  } { { "pc.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586135 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586135 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PROGRAM_COUNTER " "Elaborating entity \"PC\" for hierarchy \"PC:PROGRAM_COUNTER\"" {  } { { "Neander.vhd" "PROGRAM_COUNTER" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586137 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset pc.vhd(21) " "VHDL Process Statement warning at pc.vhd(21): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/pc.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586138 "|Neander|PC:PROGRAM_COUNTER"}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.vhd 2 1 " "Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX21-arq_Mux21 " "Found design unit 1: MUX21-arq_Mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/mux21.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586149 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "mux21.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:SELETOR " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:SELETOR\"" {  } { { "Neander.vhd" "SELETOR" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "remreg.vhd 2 1 " "Using design file remreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REMReg-arc " "Found design unit 1: REMReg-arc" {  } { { "remreg.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/remreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586162 ""} { "Info" "ISGN_ENTITY_NAME" "1 REMReg " "Found entity 1: REMReg" {  } { { "remreg.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/remreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REMReg REMReg:REGREM " "Elaborating entity \"REMReg\" for hierarchy \"REMReg:REGREM\"" {  } { { "Neander.vhd" "REGREM" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arc " "Found design unit 1: RAM-arc" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586174 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEMORIA " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEMORIA\"" {  } { { "Neander.vhd" "MEMORIA" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586175 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco ram.vhd(24) " "VHDL Process Statement warning at ram.vhd(24): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586177 "|Neander|RAM:MEMORIA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ram.vhd(25) " "VHDL Process Statement warning at ram.vhd(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586177 "|Neander|RAM:MEMORIA"}
{ "Warning" "WSGN_SEARCH_FILE" "rdm.vhd 2 1 " "Using design file rdm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDM-arc " "Found design unit 1: RDM-arc" {  } { { "rdm.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/rdm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586219 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDM " "Found entity 1: RDM" {  } { { "rdm.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/rdm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDM RDM:REGRDM " "Elaborating entity \"RDM\" for hierarchy \"RDM:REGRDM\"" {  } { { "Neander.vhd" "REGRDM" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586221 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nz.vhd 2 1 " "Using design file nz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NZ-arc " "Found design unit 1: NZ-arc" {  } { { "nz.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/nz.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586236 ""} { "Info" "ISGN_ENTITY_NAME" "1 NZ " "Found entity 1: NZ" {  } { { "nz.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/nz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586236 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZ NZ:NEGATIVOZERO " "Elaborating entity \"NZ\" for hierarchy \"NZ:NEGATIVOZERO\"" {  } { { "Neander.vhd" "NEGATIVOZERO" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586238 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg2bits.vhd 2 1 " "Using design file reg2bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg2Bits-arc " "Found design unit 1: Reg2Bits-arc" {  } { { "reg2bits.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/reg2bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg2Bits " "Found entity 1: Reg2Bits" {  } { { "reg2bits.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/reg2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg2Bits NZ:NEGATIVOZERO\|Reg2Bits:CON " "Elaborating entity \"Reg2Bits\" for hierarchy \"NZ:NEGATIVOZERO\|Reg2Bits:CON\"" {  } { { "nz.vhd" "CON" { Text "C:/Users/wagne/Desktop/Neander/nz.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear reg2bits.vhd(21) " "VHDL Process Statement warning at reg2bits.vhd(21): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg2bits.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/reg2bits.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624386586251 "|Neander|NZ:NEGATIVOZERO|Reg2Bits:CON"}
{ "Warning" "WSGN_SEARCH_FILE" "inst.vhd 2 1 " "Using design file inst.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INST-arc " "Found design unit 1: INST-arc" {  } { { "inst.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/inst.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586261 ""} { "Info" "ISGN_ENTITY_NAME" "1 INST " "Found entity 1: INST" {  } { { "inst.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/inst.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624386586261 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1624386586261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST INST:OPCODE " "Elaborating entity \"INST\" for hierarchy \"INST:OPCODE\"" {  } { { "Neander.vhd" "OPCODE" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586263 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEMORIA\|saida\[0\] " "Converted tri-state buffer \"RAM:MEMORIA\|saida\[0\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1624386586373 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEMORIA\|saida\[1\] " "Converted tri-state buffer \"RAM:MEMORIA\|saida\[1\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1624386586373 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEMORIA\|saida\[2\] " "Converted tri-state buffer \"RAM:MEMORIA\|saida\[2\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1624386586373 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEMORIA\|saida\[3\] " "Converted tri-state buffer \"RAM:MEMORIA\|saida\[3\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1624386586373 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEMORIA\|saida\[4\] " "Converted tri-state buffer \"RAM:MEMORIA\|saida\[4\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1624386586373 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEMORIA\|saida\[5\] " "Converted tri-state buffer \"RAM:MEMORIA\|saida\[5\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1624386586373 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEMORIA\|saida\[6\] " "Converted tri-state buffer \"RAM:MEMORIA\|saida\[6\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1624386586373 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:MEMORIA\|saida\[7\] " "Converted tri-state buffer \"RAM:MEMORIA\|saida\[7\]\" feeding internal logic into a wire" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1624386586373 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1624386586373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1624386586656 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cargaNZ cargaAC " "Duplicate LATCH primitive \"cargaNZ\" merged with LATCH primitive \"cargaAC\"" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624386586710 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1624386586710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "selULA\[1\] " "Latch selULA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t7 " "Ports D and ENA on the latch are fed by the same signal estado.t7" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586710 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "selULA\[0\] " "Latch selULA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t7 " "Ports D and ENA on the latch are fed by the same signal estado.t7" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586711 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "selULA\[2\] " "Latch selULA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t7 " "Ports D and ENA on the latch are fed by the same signal estado.t7" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586711 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 236 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargaAC " "Latch cargaAC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t0 " "Ports D and ENA on the latch are fed by the same signal estado.t0" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586711 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writeSignal " "Latch writeSignal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t7 " "Ports D and ENA on the latch are fed by the same signal estado.t7" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586711 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargaRI " "Latch cargaRI has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t2 " "Ports D and ENA on the latch are fed by the same signal estado.t2" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586711 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel " "Latch sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t5 " "Ports D and ENA on the latch are fed by the same signal estado.t5" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586711 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargaRDM " "Latch cargaRDM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t6 " "Ports D and ENA on the latch are fed by the same signal estado.t6" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586711 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargaPC " "Latch cargaPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t5 " "Ports D and ENA on the latch are fed by the same signal estado.t5" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586711 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "incrementaPC " "Latch incrementaPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.t3 " "Ports D and ENA on the latch are fed by the same signal estado.t3" {  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624386586711 ""}  } { { "Neander.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/Neander.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624386586711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ram.vhd" "" { Text "C:/Users/wagne/Desktop/Neander/ram.vhd" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1624386586714 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1624386586714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1624386587074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624386587516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624386587516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385 " "Implemented 385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624386587612 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624386587612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624386587612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624386587612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624386587638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 15:29:47 2021 " "Processing ended: Tue Jun 22 15:29:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624386587638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624386587638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624386587638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624386587638 ""}
