Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\ipcore_dir\mmcm.v" into library work
Parsing module <mmcm>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\ipcore_dir\mmcm\example_design\mmcm_exdes.v" into library work
Parsing module <mmcm_exdes>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\fifo_reader.v" into library work
Parsing module <dual_image_buffer>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\disparity_top.v" into library work
Parsing module <disparity>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\clk_divs.v" into library work
Parsing module <clk_divs>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" into library work
Parsing module <top_module>.
Parsing VHDL file "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\vga.vhd" into library work
Parsing entity <vga_controller_640_60>.
Parsing architecture <Behavioral> of entity <vga_controller_640_60>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_module>.

Elaborating module <dual_image_buffer>.

Elaborating module <disparity>.
Going to vhdl side to elaborate module vga_controller_640_60

Elaborating entity <vga_controller_640_60> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <clk_divs>.

Elaborating module <mmcm>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=6,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=24,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=25,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=120,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\ipcore_dir\mmcm.v" Line 124: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\ipcore_dir\mmcm.v" Line 125: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\ipcore_dir\mmcm.v" Line 126: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\ipcore_dir\mmcm.v" Line 127: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" Line 67: Assignment to clk_20Hz ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.
WARNING:HDLCompiler:634 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" Line 91: Net <clk_24MHz> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" Line 22: Input port href[10] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" Line 38: Input port clk is not connected on this instance
WARNING:Xst:2972 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 52. All outputs of instance <vga> of block <vga_controller_640_60> are unconnected in block <top_module>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v".
WARNING:Xst:2898 - Port 'href', unconnected in block instance 'imgbuf', is tied to GND.
WARNING:Xst:2898 - Port 'vref', unconnected in block instance 'imgbuf', is tied to GND.
WARNING:Xst:2898 - Port 'fifo_data', unconnected in block instance 'imgbuf', is tied to GND.
WARNING:Xst:2898 - Port 'image_data', unconnected in block instance 'disp', is tied to GND.
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'disp', is tied to GND.
WARNING:Xst:2898 - Port 'enable', unconnected in block instance 'disp', is tied to GND.
WARNING:Xst:2898 - Port 'buffer_ready', unconnected in block instance 'disp', is tied to GND.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 22: Output port <pixel_value> of the instance <imgbuf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 22: Output port <buffer_ready> of the instance <imgbuf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 22: Output port <trigger> of the instance <imgbuf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 38: Output port <buffer_href> of the instance <disp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 38: Output port <buffer_vref> of the instance <disp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 52: Output port <hcount> of the instance <vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 52: Output port <vcount> of the instance <vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 52: Output port <HS> of the instance <vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 52: Output port <VS> of the instance <vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 52: Output port <blank> of the instance <vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\top_module.v" line 62: Output port <clk_debounce> of the instance <clks> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <clk_24MHz> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <top_module> synthesized.

Synthesizing Unit <dual_image_buffer>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\fifo_reader.v".
        ready = 2'b00
        read = 2'b01
        done = 2'b10
        init = 2'b11
        xmin = 329
        xmax = 421
        ymin = 209
        ymax = 269
WARNING:Xst:647 - Input <href<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vref<10:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <image_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_23>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_23> for signal <left_image_23>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_22>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_22> for signal <left_image_22>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_24>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_24> for signal <left_image_24>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_10>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_10> for signal <left_image_10>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_9>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_9> for signal <left_image_9>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_8>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_8> for signal <left_image_8>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_7>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_7> for signal <left_image_7>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_6>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_6> for signal <left_image_6>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_5>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_5> for signal <left_image_5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_4>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_4> for signal <left_image_4>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_3>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_3> for signal <left_image_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_2>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_2> for signal <left_image_2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_1>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_1> for signal <left_image_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_0>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_0> for signal <left_image_0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_20>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_20> for signal <left_image_20>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_19>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_19> for signal <left_image_19>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_18>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_18> for signal <left_image_18>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_17>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_17> for signal <left_image_17>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_16>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_16> for signal <left_image_16>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_15>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_15> for signal <left_image_15>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_14>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_14> for signal <left_image_14>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_13>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_13> for signal <left_image_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_12>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_12> for signal <left_image_12>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_11>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_11> for signal <left_image_11>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_29>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_29> for signal <left_image_29>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_21>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_21> for signal <left_image_21>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_28>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_28> for signal <left_image_28>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_27>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_27> for signal <left_image_27>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_26>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_26> for signal <left_image_26>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <left_image_25>, simulation mismatch.
    Found 46x8-bit dual-port RAM <Mram_left_image_25> for signal <left_image_25>.
    Found 1-bit register for signal <fifo_rrst>.
    Found 2-bit register for signal <read_done>.
    Found 10-bit register for signal <pixel>.
    Found 1-bit register for signal <fifo_rden>.
    Found 16-bit register for signal <num_lines>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | fifo_rck (rising_edge)                         |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <pixel[9]_GND_2_o_add_32_OUT> created at line 118.
    Found 16-bit adder for signal <num_lines[15]_GND_2_o_add_35_OUT> created at line 122.
    Found 2-bit adder for signal <read_done[1]_GND_2_o_add_41_OUT> created at line 129.
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_26_OUT<4:0>> created at line 111.
    Found 6-bit subtractor for signal <GND_2_o_GND_2_o_sub_27_OUT<5:0>> created at line 111.
WARNING:Xst:737 - Found 1-bit latch for signal <trigger>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit comparator greater for signal <read_done[1]_PWR_2_o_LessThan_3_o> created at line 56
    Found 10-bit comparator greater for signal <pixel[9]_PWR_2_o_LessThan_20_o> created at line 106
    Found 10-bit comparator lessequal for signal <n0027> created at line 108
    Found 10-bit comparator lessequal for signal <n0029> created at line 108
    Found 16-bit comparator lessequal for signal <n0032> created at line 108
    Found 16-bit comparator lessequal for signal <n0034> created at line 108
    Summary:
	inferred  30 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   6 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dual_image_buffer> synthesized.

Synthesizing Unit <disparity>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\disparity_top.v".
        RANGE = 50
        HALF_BLOCK = 3
        WIDTH = 47
        HEIGHT = 30
        BLOCK_SIZE = 8'b00000111
        READ = 3'b000
        PROJECT = 3'b001
        SEPARATE = 3'b010
        SAD = 3'b011
        FINALIZE = 3'b100
        IDLE = 3'b101
WARNING:Xst:647 - Input <image_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <buffer_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <new_image> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <buffer_href> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <buffer_vref> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <image_sel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <current_state>.
    Found 1-bit register for signal <ns_enable>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | buffer_ready (rising_edge)                     |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <disparity> synthesized.

Synthesizing Unit <clk_divs>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\clk_divs.v".
    Found 21-bit register for signal <bounce_count>.
    Found 21-bit adder for signal <bounce_count[20]_GND_11_o_add_2_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_divs> synthesized.

Synthesizing Unit <mmcm>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\Nexys3_Disparity\ipcore_dir\mmcm.v".
    Summary:
	no macro.
Unit <mmcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 30
 46x8-bit dual-port RAM                                : 30
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
# Registers                                            : 7
 1-bit register                                        : 3
 10-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 21-bit register                                       : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 2-bit comparator greater                              : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 7
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 2
# Xors                                                 : 71
 1-bit xor2                                            : 71

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <ns_enable> has a constant value of 0 in block <disp>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clk_divs>.
The following registers are absorbed into counter <bounce_count>: 1 register on signal <bounce_count>.
Unit <clk_divs> synthesized (advanced).

Synthesizing (advanced) Unit <dual_image_buffer>.
The following registers are absorbed into counter <read_done>: 1 register on signal <read_done>.
The following registers are absorbed into counter <num_lines>: 1 register on signal <num_lines>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_left_image_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 46-word x 8-bit                     |          |
    |     clkA           | connected to signal <fifo_rck>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <GND_2_o_GND_2_o_sub_27_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 46-word x 8-bit                     |          |
    |     addrB          | connected to signal <GND>           |          |
    |     doB            | connected to signal <pixel_value>   |          |
    -----------------------------------------------------------------------
Unit <dual_image_buffer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 46x8-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 2-bit comparator greater                              : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 7
 10-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ns_enable> has a constant value of 0 in block <disparity>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <current_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <imgbuf/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <disp/current_state_FSM_FFd3> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <disp/current_state_FSM_FFd1> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance clks/clkgen/pll_base_inst in unit clks/clkgen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top_module> ...

Optimizing unit <dual_image_buffer> ...
WARNING:Xst:2677 - Node <imgbuf/Mram_left_image_031> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <imgbuf/Mram_left_image_032> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <imgbuf/Mram_left_image_02> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <imgbuf/Mram_left_image_01> of sequential type is unconnected in block <top_module>.
WARNING:Xst:2677 - Node <imgbuf/trigger> of sequential type is unconnected in block <top_module>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 0.
FlipFlop imgbuf/state_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 107
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 41
#      LUT4                        : 5
#      LUT5                        : 4
#      LUT6                        : 20
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 35
#      FD                          : 21
#      FDE                         : 12
#      ODDR2                       : 2
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 8
#      IBUFG                       : 1
#      OBUF                        : 7
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  18224     0%  
 Number of Slice LUTs:                   74  out of   9112     0%  
    Number used as Logic:                74  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     76
   Number with an unused Flip Flop:      41  out of     76    53%  
   Number with an unused LUT:             2  out of     76     2%  
   Number of fully used LUT-FF pairs:    33  out of     76    43%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   8  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clks/clkgen/pll_base_inst/CLKOUT2  | BUFG                   | 35    |
disp/current_state/current_state<0>| NONE(clkfwd1)          | 1     |
N0                                 | NONE(clkfwd1)          | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.085ns (Maximum Frequency: 244.822MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.832ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clks/clkgen/pll_base_inst/CLKOUT2'
  Clock period: 4.085ns (frequency: 244.822MHz)
  Total number of paths / destination ports: 817 / 45
-------------------------------------------------------------------------
Delay:               4.085ns (Levels of Logic = 3)
  Source:            imgbuf/pixel_2 (FF)
  Destination:       imgbuf/num_lines_11 (FF)
  Source Clock:      clks/clkgen/pll_base_inst/CLKOUT2 rising
  Destination Clock: clks/clkgen/pll_base_inst/CLKOUT2 rising

  Data Path: imgbuf/pixel_2 to imgbuf/num_lines_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   0.973  imgbuf/pixel_2 (imgbuf/pixel_2)
     LUT3:I0->O            5   0.205   0.943  imgbuf/Mmux_pixel[9]_pixel[9]_mux_51_OUT4111 (imgbuf/Mmux_pixel[9]_pixel[9]_mux_51_OUT411)
     LUT6:I3->O           16   0.205   1.005  imgbuf/_n1609_inv1 (imgbuf/_n1609_inv)
     LUT3:I2->O            1   0.205   0.000  imgbuf/num_lines_11_rstpot (imgbuf/num_lines_11_rstpot)
     FD:D                      0.102          imgbuf/num_lines_11
    ----------------------------------------
    Total                      4.085ns (1.164ns logic, 2.921ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clks/clkgen/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              4.832ns (Levels of Logic = 2)
  Source:            imgbuf/read_done_1 (FF)
  Destination:       fifo_rrst2 (PAD)
  Source Clock:      clks/clkgen/pll_base_inst/CLKOUT2 rising

  Data Path: imgbuf/read_done_1 to fifo_rrst2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  imgbuf/read_done_1 (imgbuf/read_done_1)
     LUT3:I0->O            1   0.205   0.579  imgbuf/Mmux_fifo_rden211 (fifo_rden2_OBUF)
     OBUF:I->O                 2.571          fifo_rden2_OBUF (fifo_rden2)
    ----------------------------------------
    Total                      4.832ns (3.223ns logic, 1.609ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clks/clkgen/pll_base_inst/CLKOUT2
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clks/clkgen/pll_base_inst/CLKOUT2|    4.085|         |         |         |
---------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.97 secs
 
--> 

Total memory usage is 310864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   14 (   0 filtered)

