From c5689c8aae74146cf36e259343fdebc24be9aa0b Mon Sep 17 00:00:00 2001
From: Roman Beranek <roman.beranek@prusa3d.com>
Date: Sat, 18 Jan 2020 20:03:00 +0100
Subject: [PATCH] let TCON_DIV be 11 again!

---
 drivers/gpu/drm/sun4i/sun4i_dotclock.c        | 15 ++++++++++++---
 drivers/gpu/drm/sun4i/sun4i_tcon.c            |  7 ++++---
 drivers/gpu/drm/sun4i/sun4i_tcon.h            |  3 +++
 3 files changed, 19 insertions(+), 6 deletions(-)

diff --git a/drivers/gpu/drm/sun4i/sun4i_dotclock.c b/drivers/gpu/drm/sun4i/sun4i_dotclock.c
index 417ade3d2565..df9f019c6f40 100644
--- a/drivers/gpu/drm/sun4i/sun4i_dotclock.c
+++ b/drivers/gpu/drm/sun4i/sun4i_dotclock.c
@@ -28,7 +28,10 @@ static void sun4i_dclk_disable(struct clk_hw *hw)
 	struct sun4i_dclk *dclk = hw_to_dclk(hw);
 
 	regmap_update_bits(dclk->regmap, SUN4I_TCON0_DCLK_REG,
-			   BIT(SUN4I_TCON0_DCLK_GATE_BIT), 0);
+			   BIT(SUN4I_TCON0_DCLK_GATE_BIT) |
+			   BIT(SUN4I_TCON0_DCLK_GATE2_BIT) |
+			   BIT(SUN4I_TCON0_DCLK_GATE3_BIT) |
+			   BIT(SUN4I_TCON0_DCLK_GATE4_BIT), 0);
 }
 
 static int sun4i_dclk_enable(struct clk_hw *hw)
@@ -36,8 +39,14 @@ static int sun4i_dclk_enable(struct clk_hw *hw)
 	struct sun4i_dclk *dclk = hw_to_dclk(hw);
 
 	return regmap_update_bits(dclk->regmap, SUN4I_TCON0_DCLK_REG,
-				  BIT(SUN4I_TCON0_DCLK_GATE_BIT),
-				  BIT(SUN4I_TCON0_DCLK_GATE_BIT));
+				  BIT(SUN4I_TCON0_DCLK_GATE_BIT) |
+				  BIT(SUN4I_TCON0_DCLK_GATE2_BIT)|
+				  BIT(SUN4I_TCON0_DCLK_GATE3_BIT)|
+				  BIT(SUN4I_TCON0_DCLK_GATE4_BIT),
+				  BIT(SUN4I_TCON0_DCLK_GATE_BIT) |
+				  BIT(SUN4I_TCON0_DCLK_GATE2_BIT)|
+				  BIT(SUN4I_TCON0_DCLK_GATE3_BIT)|
+				  BIT(SUN4I_TCON0_DCLK_GATE4_BIT));
 }
 
 static int sun4i_dclk_is_enabled(struct clk_hw *hw)
diff --git a/drivers/gpu/drm/sun4i/sun4i_tcon.c b/drivers/gpu/drm/sun4i/sun4i_tcon.c
index b89439ed210d..ca465cce8567 100644
--- a/drivers/gpu/drm/sun4i/sun4i_tcon.c
+++ b/drivers/gpu/drm/sun4i/sun4i_tcon.c
@@ -340,8 +340,8 @@ static void sun4i_tcon0_mode_set_cpu(struct sun4i_tcon *tcon,
 	u32 block_space, start_delay;
 	u32 tcon_div;
 
-	tcon->dclk_min_div = SUN6I_DSI_TCON_DIV;
-	tcon->dclk_max_div = SUN6I_DSI_TCON_DIV;
+	tcon->dclk_min_div = 6;
+	tcon->dclk_max_div = 127;
 
 	sun4i_tcon0_mode_set_common(tcon, mode);
 
@@ -371,6 +371,7 @@ static void sun4i_tcon0_mode_set_cpu(struct sun4i_tcon *tcon,
 	tcon_div &= GENMASK(6, 0);
 	block_space = mode->htotal * bpp / (tcon_div * lanes);
 	block_space -= mode->hdisplay + 40;
+	block_space += 1;
 
 	regmap_write(tcon->regs, SUN4I_TCON0_CPU_TRI0_REG,
 		     SUN4I_TCON0_CPU_TRI0_BLOCK_SPACE(block_space) |
@@ -391,7 +392,7 @@ static void sun4i_tcon0_mode_set_cpu(struct sun4i_tcon *tcon,
 	 * the display clock * 15, but uses an hardcoded 3000...
 	 */
 	regmap_write(tcon->regs, SUN4I_TCON_SAFE_PERIOD_REG,
-		     SUN4I_TCON_SAFE_PERIOD_NUM(3000) |
+		     SUN4I_TCON_SAFE_PERIOD_NUM((mode->crtc_clock * 15) / 1000) |
 		     SUN4I_TCON_SAFE_PERIOD_MODE(3));
 
 	/* Enable the output on the pins */
diff --git a/drivers/gpu/drm/sun4i/sun4i_tcon.h b/drivers/gpu/drm/sun4i/sun4i_tcon.h
index f9f1fe80b206..3f2a57f831c8 100644
--- a/drivers/gpu/drm/sun4i/sun4i_tcon.h
+++ b/drivers/gpu/drm/sun4i/sun4i_tcon.h
@@ -59,6 +59,9 @@
 
 #define SUN4I_TCON0_DCLK_REG			0x44
 #define SUN4I_TCON0_DCLK_GATE_BIT			(31)
+#define SUN4I_TCON0_DCLK_GATE2_BIT			(30)
+#define SUN4I_TCON0_DCLK_GATE3_BIT			(29)
+#define SUN4I_TCON0_DCLK_GATE4_BIT			(28)
 #define SUN4I_TCON0_DCLK_DIV_SHIFT			(0)
 #define SUN4I_TCON0_DCLK_DIV_WIDTH			(7)
 
-- 
2.25.0

