// Seed: 697309051
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    input wor id_7,
    output tri1 id_8#(
        .id_11(1),
        .id_12(1),
        .id_13(1),
        .id_14(1)
    ),
    input wor id_9
);
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_12 = 32'd72,
    parameter id_13 = 32'd36,
    parameter id_16 = 32'd11
) (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    output uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    input tri1 id_7,
    input supply1 id_8,
    output logic id_9
    , id_20,
    input tri1 _id_10,
    input tri id_11,
    output wand _id_12,
    input tri _id_13,
    output supply0 id_14,
    output uwire id_15,
    input wor _id_16,
    output wor id_17,
    input uwire id_18
);
  always begin : LABEL_0
    id_9 <= {1{-1'h0}};
  end
  localparam id_21 = 1;
  logic [1 'h0 : id_10] id_22;
  logic [id_13 : id_12  -  id_16] id_23;
  module_0 modCall_1 (
      id_0,
      id_17,
      id_15,
      id_5,
      id_1,
      id_6,
      id_4,
      id_18,
      id_3,
      id_8
  );
  wire id_24;
endmodule
