#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x158207590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x158207720 .scope module, "diff_test" "diff_test" 3 3;
 .timescale -9 -12;
v0x158217db0_0 .var "clk", 0 0;
v0x158217e50_0 .var "d", 4 0;
v0x158217f00_0 .net "q", 4 0, v0x158217bf0_0;  1 drivers
v0x158217fd0_0 .var "reset", 0 0;
S_0x158207890 .scope module, "u_diff" "diff" 3 9, 4 1 0, S_0x158207720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "d";
    .port_info 3 /OUTPUT 5 "q";
v0x158207ab0_0 .net "clk", 0 0, v0x158217db0_0;  1 drivers
v0x158217b40_0 .net "d", 4 0, v0x158217e50_0;  1 drivers
v0x158217bf0_0 .var "q", 4 0;
v0x158217cb0_0 .net "reset", 0 0, v0x158217fd0_0;  1 drivers
E_0x158207480/0 .event negedge, v0x158217cb0_0;
E_0x158207480/1 .event posedge, v0x158207ab0_0;
E_0x158207480 .event/or E_0x158207480/0, E_0x158207480/1;
    .scope S_0x158207890;
T_0 ;
    %wait E_0x158207480;
    %load/vec4 v0x158217cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x158217bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x158217b40_0;
    %assign/vec4 v0x158217bf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x158207720;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158217db0_0, 0, 1;
T_1.0 ;
    %delay 10000, 0;
    %load/vec4 v0x158217db0_0;
    %inv;
    %store/vec4 v0x158217db0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x158207720;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158217fd0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158217fd0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x158207720;
T_3 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x158217e50_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x158217e50_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x158217e50_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x158217e50_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158217e50_0, 0, 5;
    %delay 20000, 0;
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x158207720;
T_4 ;
    %vpi_call/w 3 40 "$monitor", "Time=%0t | clk=%b | reset=%b | d=%b | q=%b", $time, v0x158217db0_0, v0x158217fd0_0, v0x158217e50_0, v0x158217f00_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x158207720;
T_5 ;
    %vpi_call/w 3 45 "$dumpfile", "diff_wave.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x158207720 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/diff_test.v";
    "/Users/wr80340/WorkSpace/verilog/diff.v";
