<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L378'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- llvm/CodeGen/TargetInstrInfo.h - Instruction Info --------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file describes the target machine instruction set to the code generator.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_CODEGEN_TARGETINSTRINFO_H</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_CODEGEN_TARGETINSTRINFO_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/ArrayRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseMapInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Uniformity.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MIRFormatter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineCombinerPattern.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineCycleAnalysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOutliner.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegisterClassInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/VirtRegMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/BranchProbability.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;array&gt;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstddef&gt;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;utility&gt;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;vector&gt;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class DFAPacketizer;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class InstrItineraryData;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class LiveIntervals;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class LiveVariables;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineLoop;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineMemOperand;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineRegisterInfo;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCAsmInfo;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCInst;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct MCSchedModel;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class Module;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ScheduleDAG;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ScheduleDAGMI;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ScheduleHazardRecognizer;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class SDNode;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class SelectionDAG;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class SMSchedule;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class SwingSchedulerDAG;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class RegScavenger;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class TargetRegisterClass;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class TargetRegisterInfo;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class TargetSchedModel;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class TargetSubtargetInfo;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum class MachineTraceStrategy;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;class T&gt; class SmallVectorImpl;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using ParamLoadedValue = std::pair&lt;MachineOperand, DIExpression*&gt;;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct DestSourcePair {</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const MachineOperand *Destination;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const MachineOperand *Source;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DestSourcePair(const MachineOperand &amp;Dest, const MachineOperand &amp;Src)</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>26.2M</pre></td><td class='code'><pre>      : Destination(&amp;Dest), Source(&amp;Src) {}</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Used to describe a register and immediate addition.</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct RegImmPair {</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register Reg;</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int64_t Imm;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>  RegImmPair(Register Reg, int64_t Imm) : Reg(Reg), Imm(Imm) {}</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Used to describe addressing mode similar to ExtAddrMode in CodeGenPrepare.</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// It holds the register values, the scale value and the displacement.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// It also holds a descriptor for the expression used to calculate the address</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// from the operands.</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct ExtAddrMode {</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  enum class Formula {</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Basic = 0,         // BaseReg + ScaledReg * Scale + Displacement</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SExtScaledReg = 1, // BaseReg + sext(ScaledReg) * Scale + Displacement</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ZExtScaledReg = 2  // BaseReg + zext(ScaledReg) * Scale + Displacement</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register BaseReg;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register ScaledReg;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int64_t Scale = 0;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int64_t Displacement = 0;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Formula Form = Formula::Basic;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>1.83M</pre></td><td class='code'><pre>  ExtAddrMode() = default;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//---------------------------------------------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// TargetInstrInfo - Interface to description of machine instruction set</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class TargetInstrInfo : public MCInstrInfo {</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TargetInstrInfo(unsigned CFSetupOpcode = ~0u, unsigned CFDestroyOpcode = ~0u,</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  unsigned CatchRetOpcode = ~0u, unsigned ReturnOpcode = ~0u)</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>      : CallFrameSetupOpcode(CFSetupOpcode),</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>        CallFrameDestroyOpcode(CFDestroyOpcode), CatchRetOpcode(CatchRetOpcode),</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>        ReturnOpcode(ReturnOpcode) {}</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TargetInstrInfo(const TargetInstrInfo &amp;) = delete;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TargetInstrInfo &amp;operator=(const TargetInstrInfo &amp;) = delete;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ~TargetInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>108M</pre></td><td class='code'><pre>  static bool isGenericOpcode(unsigned Opc) {</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>108M</pre></td><td class='code'><pre>    return Opc &lt;= TargetOpcode::GENERIC_OP_END;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>108M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>459k</pre></td><td class='code'><pre>  static bool isGenericAtomicRMWOpcode(unsigned Opc) {</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>459k</pre></td><td class='code'><pre>    return Opc &gt;= TargetOpcode::GENERIC_ATOMICRMW_OP_START &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L127' href='#L127'><span>127:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>305k</span>, <span class='None'>False</span>: <span class='covered-line'>153k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>459k</pre></td><td class='code'><pre>           <div class='tooltip'>Opc &lt;= TargetOpcode::GENERIC_ATOMICRMW_OP_END<span class='tooltip-content'>305k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L128' href='#L128'><span>128:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>304k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L127'><span>127:12</span></a></span>) to (<span class='line-number'><a href='#L127'><span>128:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (127:12)
     Condition C2 --> (128:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>459k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Given a machine instruction descriptor, returns the register</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// class constraint for OpNum, or NULL.</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterClass *getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MachineFunction &amp;MF) const;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the instruction is trivially rematerializable, meaning it</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// has no side effects and requires no operands that aren&apos;t always available.</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This means the only allowed uses are constants and unallocatable physical</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// registers so that the instructions result is independent of the place</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// in the function.</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>2.23M</pre></td><td class='code'><pre>  bool isTriviallyReMaterializable(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>2.23M</pre></td><td class='code'><pre>    return (MI.getOpcode() == TargetOpcode::IMPLICIT_DEF &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.09k</span>, <span class='None'>False</span>: <span class='covered-line'>2.22M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>2.23M</pre></td><td class='code'><pre>            <div class='tooltip'>MI.getNumOperands() == 1<span class='tooltip-content'>3.09k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.07k</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>2.23M</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>2.22M</span></div><div class='tooltip'>MI.getDesc().isRematerializable()<span class='tooltip-content'>2.22M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>962k</span>, <span class='None'>False</span>: <span class='covered-line'>1.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>2.22M</pre></td><td class='code'><pre>            <div class='tooltip'>isReallyTriviallyReMaterializable(MI)<span class='tooltip-content'>962k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>700k</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L144'><span>144:12</span></a></span>) to (<span class='line-number'><a href='#L144'><span>147:51</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (144:13)
     Condition C2 --> (145:13)
     Condition C3 --> (146:13)
     Condition C4 --> (147:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  F,  T,  F  = F      }
  4 { T,  T,  -,  -  = T      }
  5 { F,  -,  T,  T  = T      }
  6 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (3,4)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (2,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>2.23M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Given \p MO is a PhysReg use return if it can be ignored for the purpose</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of instruction rematerialization or sinking.</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>  virtual bool isIgnorableUse(const MachineOperand &amp;MO) const {</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isSafeToSink(MachineInstr &amp;MI, MachineBasicBlock *SuccToSinkTo,</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>63.0k</pre></td><td class='code'><pre>                            MachineCycleInfo *CI) const {</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>63.0k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>63.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For instructions with opcodes for which the M_REMATERIALIZABLE flag is</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// set, this hook lets the target specify whether the instruction is actually</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// trivially rematerializable, taking into consideration its operands. This</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// predicate must return false if the instruction has any side effects other</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// than producing a value, or if it requres any address registers that are</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// not always available.</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This method commutes the operands of the given machine instruction MI.</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The operands to be commuted are specified by their indices OpIdx1 and</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OpIdx2.</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If a target has any instructions that are commutable but require</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// converting to different instructions or making non-trivial changes</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to commute them, this method can be overloaded to do that.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The default implementation simply swaps the commutable operands.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If NewMI is false, MI is modified in place and returned; otherwise, a</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// new machine instruction is created and returned.</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Do not call this method for a non-commutable instruction.</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Even though the instruction is commutable, the method may still</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// fail to commute the operands, null pointer is returned in such cases.</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr *commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI,</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               unsigned OpIdx1,</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               unsigned OpIdx2) const;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand indices to (ResultIdx1, ResultIdx2).</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// One or both input values of the pair: (ResultIdx1, ResultIdx2) may be</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// predefined to some indices or be undefined (designated by the special</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// value &apos;CommuteAnyOperandIndex&apos;).</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The predefined result indices cannot be re-defined.</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The function returns true iff after the result pair redefinition</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the fixed result pair is equal to or equivalent to the source pair of</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// indices: (CommutableOpIdx1, CommutableOpIdx2). It is assumed here that</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the pairs (x,y) and (y,x) are equivalent.</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static bool fixCommutedOpIndices(unsigned &amp;ResultIdx1, unsigned &amp;ResultIdx2,</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   unsigned CommutableOpIdx1,</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   unsigned CommutableOpIdx2);</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// These methods return the opcode of the frame setup/destroy instructions</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// if they exist (-1 otherwise).  Some targets use pseudo instructions in</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// order to abstract away the difference between operating with a frame</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// pointer and operating without, through the use of these two instructions.</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// A FrameSetup MI in MF implies MFI::AdjustsStack.</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>43.3M</pre></td><td class='code'><pre>  unsigned getCallFrameSetupOpcode() const { return CallFrameSetupOpcode; }</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>44.2M</pre></td><td class='code'><pre>  unsigned getCallFrameDestroyOpcode() const { return CallFrameDestroyOpcode; }</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the argument is a frame pseudo instruction.</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>  bool isFrameInstr(const MachineInstr &amp;I) const {</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>    return I.getOpcode() == getCallFrameSetupOpcode() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.71M</span>, <span class='None'>False</span>: <span class='covered-line'>14.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>           <div class='tooltip'>I.getOpcode() == getCallFrameDestroyOpcode()<span class='tooltip-content'>14.4M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L216' href='#L216'><span>216:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.69M</span>, <span class='None'>False</span>: <span class='covered-line'>12.7M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L215'><span>215:12</span></a></span>) to (<span class='line-number'><a href='#L215'><span>216:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (215:12)
     Condition C2 --> (216:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the argument is a frame setup pseudo instruction.</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>2.92M</pre></td><td class='code'><pre>  bool isFrameSetup(const MachineInstr &amp;I) const {</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>2.92M</pre></td><td class='code'><pre>    return I.getOpcode() == getCallFrameSetupOpcode();</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>2.92M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns size of the frame associated with the given frame instruction.</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For frame setup instruction this is frame that is set up space set up</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// after the instruction. For frame destroy instruction this is the frame</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// freed by the caller.</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Note, in some cases a call frame (or a part of it) may be prepared prior</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to the frame setup instruction. It occurs in the calls that involve</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// inalloca arguments. This function reports only the size of the frame part</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that is set up between the frame setup and destroy pseudo instructions.</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>3.19M</pre></td><td class='code'><pre>  int64_t getFrameSize(const MachineInstr &amp;I) const {</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>3.19M</pre></td><td class='code'><pre>    assert(isFrameInstr(I) &amp;&amp; &quot;Not a frame instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>3.19M</pre></td><td class='code'><pre>    assert(I.getOperand(0).getImm() &gt;= 0);</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>3.19M</pre></td><td class='code'><pre>    return I.getOperand(0).getImm();</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>3.19M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns the total frame size, which is made up of the space set up inside</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the pair of frame start-stop instructions and the space that is set up</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// prior to the pair.</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>2.87M</pre></td><td class='code'><pre>  int64_t getFrameTotalSize(const MachineInstr &amp;I) const {</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>2.87M</pre></td><td class='code'><pre>    if (isFrameSetup(I)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L242' href='#L242'><span>242:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.44M</span>, <span class='None'>False</span>: <span class='covered-line'>1.43M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>      assert(I.getOperand(1).getImm() &gt;= 0 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>             &quot;Frame size must not be negative&quot;);</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>      return getFrameSize(I) + I.getOperand(1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>1.43M</pre></td><td class='code'><pre>    return getFrameSize(I);</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>2.87M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>4.40k</pre></td><td class='code'><pre>  unsigned getCatchReturnOpcode() const { return CatchRetOpcode; }</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>  unsigned getReturnOpcode() const { return ReturnOpcode; }</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns the actual stack pointer adjustment made by an instruction</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// as part of a call sequence. By default, only call frame setup/destroy</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instructions adjust the stack, but targets may want to override this</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to enable more fine-grained adjustment, or adjust by a different value.</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual int getSPAdjust(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the instruction is a &quot;coalescable&quot; extension instruction.</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// That is, it&apos;s like a copy where it&apos;s legal for the source to overlap the</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// destination. e.g. X86::MOVSX64rr32. If this returns true, then it&apos;s</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// expected the pre-extension value is available as a subreg of the result</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register. This also returns the sub-register index in SubIdx.</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isCoalescableExtInstr(const MachineInstr &amp;MI, Register &amp;SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>4.18M</pre></td><td class='code'><pre>                                     Register &amp;DstReg, unsigned &amp;SubIdx) const {</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>4.18M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>4.18M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the specified machine instruction is a direct</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// load from a stack slot, return the virtual or physical register number of</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the destination along with the FrameIndex of the loaded stack slot.  If</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// not, return 0.  This predicate must return 0 if the instruction has</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// any side effects other than loading from the stack slot.</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual Register isLoadFromStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>                                       int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Optional extension of isLoadFromStackSlot that returns the number of</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// bytes loaded from the stack. This must be implemented if a backend</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// supports partial stack slot spills/loads to further disambiguate</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// what the load does.</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual Register isLoadFromStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       int &amp;FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>59.2k</pre></td><td class='code'><pre>                                       unsigned &amp;MemBytes) const {</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>59.2k</pre></td><td class='code'><pre>    MemBytes = 0;</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>59.2k</pre></td><td class='code'><pre>    return isLoadFromStackSlot(MI, FrameIndex);</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>59.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Check for post-frame ptr elimination stack locations as well.</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This uses a heuristic so it isn&apos;t reliable for correctness.</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual Register isLoadFromStackSlotPostFE(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>4.27M</pre></td><td class='code'><pre>                                             int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>4.27M</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>4.27M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the specified machine instruction has a load from a stack slot,</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// return true along with the FrameIndices of the loaded stack slot and the</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// machine mem operands containing the reference.</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If not, return false.  Unlike isLoadFromStackSlot, this returns true for</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// any instructions that loads from the stack.  This is just a hint, as some</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// cases may be missed.</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool hasLoadFromStackSlot(</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      SmallVectorImpl&lt;const MachineMemOperand *&gt; &amp;Accesses) const;</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the specified machine instruction is a direct</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// store to a stack slot, return the virtual or physical register number of</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the source reg along with the FrameIndex of the loaded stack slot.  If</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// not, return 0.  This predicate must return 0 if the instruction has</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// any side effects other than storing to the stack slot.</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual Register isStoreToStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>                                      int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Optional extension of isStoreToStackSlot that returns the number of</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// bytes stored to the stack. This must be implemented if a backend</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// supports partial stack slot spills/loads to further disambiguate</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// what the store does.</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual Register isStoreToStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      int &amp;FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>7.31k</pre></td><td class='code'><pre>                                      unsigned &amp;MemBytes) const {</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>7.31k</pre></td><td class='code'><pre>    MemBytes = 0;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>7.31k</pre></td><td class='code'><pre>    return isStoreToStackSlot(MI, FrameIndex);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>7.31k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Check for post-frame ptr elimination stack locations as well.</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This uses a heuristic, so it isn&apos;t reliable for correctness.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual Register isStoreToStackSlotPostFE(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>4.14M</pre></td><td class='code'><pre>                                            int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>4.14M</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>4.14M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the specified machine instruction has a store to a stack slot,</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// return true along with the FrameIndices of the loaded stack slot and the</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// machine mem operands containing the reference.</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If not, return false.  Unlike isStoreToStackSlot,</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this returns true for any instructions that stores to the</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// stack.  This is just a hint, as some cases may be missed.</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool hasStoreToStackSlot(</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      SmallVectorImpl&lt;const MachineMemOperand *&gt; &amp;Accesses) const;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the specified machine instruction</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is a copy of one stack slot to another and has no other effect.</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Provide the identity of the two frame indices.</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isStackSlotCopy(const MachineInstr &amp;MI, int &amp;DestFrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>473k</pre></td><td class='code'><pre>                               int &amp;SrcFrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>473k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>473k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Compute the size in bytes and offset within a stack slot of a spilled</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register or subregister.</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param [out] Size in bytes of the spilled value.</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param [out] Offset in bytes within the stack slot.</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if both Size and Offset are successfully computed.</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Not all subregisters have computable spill slots. For example,</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// subregisters registers may not be byte-sized, and a pair of discontiguous</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// subregisters has no single offset.</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Targets with nontrivial bigendian implementations may need to override</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this, particularly to support spilled vector registers.</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool getStackSlotRange(const TargetRegisterClass *RC, unsigned SubIdx,</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 unsigned &amp;Size, unsigned &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const MachineFunction &amp;MF) const;</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the given instruction is terminator that is unspillable,</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// according to isUnspillableTerminatorImpl.</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>246M</pre></td><td class='code'><pre>  bool isUnspillableTerminator(const MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>246M</pre></td><td class='code'><pre>    return MI-&gt;isTerminator() &amp;&amp; <div class='tooltip'>isUnspillableTerminatorImpl(MI)<span class='tooltip-content'>26.9M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L373' href='#L373'><span>373:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.9M</span>, <span class='None'>False</span>: <span class='covered-line'>219M</span>]
  Branch (<span class='line-number'><a name='L373' href='#L373'><span>373:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.3k</span>, <span class='None'>False</span>: <span class='covered-line'>26.8M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L373'><span>373:12</span></a></span>) to (<span class='line-number'><a href='#L373'><span>373:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (373:12)
     Condition C2 --> (373:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>246M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns the size in bytes of the specified MachineInstr, or ~0U</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// when this function is not implemented by a target.</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  virtual unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ~0U;</span></pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the instruction is as cheap as a move instruction.</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Targets for different archs need to override this, and different</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// micro-architectures can also be finely tuned inside.</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>3.43M</pre></td><td class='code'><pre>  virtual bool isAsCheapAsAMove(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>3.43M</pre></td><td class='code'><pre>    return MI.isAsCheapAsAMove();</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>3.43M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the instruction should be sunk by MachineSink.</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MachineSink determines on its own whether the instruction is safe to sink;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this gives the target a hook to override the default behavior with regards</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to which instructions should be sunk.</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>  virtual bool shouldSink(const MachineInstr &amp;MI) const { return true; }</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return false if the instruction should not be hoisted by MachineLICM.</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MachineLICM determines on its own whether the instruction is safe to</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// hoist; this gives the target a hook to extend this assessment and prevent</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// an instruction being hoisted from a given loop for target specific</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reasons.</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool shouldHoist(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>238k</pre></td><td class='code'><pre>                           const MachineLoop *FromLoop) const {</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>238k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>238k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Re-issue the specified &apos;original&apos; instruction at the</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// specific location targeting a new destination register.</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The register in Orig-&gt;getOperand(0).getReg() will be substituted by</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// DestReg:SubIdx. Any existing subreg index is preserved or composed with</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// SubIdx.</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void reMaterialize(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineBasicBlock::iterator MI, Register DestReg,</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned SubIdx, const MachineInstr &amp;Orig,</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const TargetRegisterInfo &amp;TRI) const;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Clones instruction or the whole instruction bundle \p Orig and</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// insert into \p MBB before \p InsertBefore. The target may update operands</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that are required to be unique.</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p Orig must not return true for MachineInstr::isNotDuplicable().</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr &amp;duplicate(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineBasicBlock::iterator InsertBefore,</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MachineInstr &amp;Orig) const;</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This method must be implemented by targets that</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// may be able to convert a two-address instruction into one or more true</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// three-address instructions on demand.  This allows the X86 target (for</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// example) to convert ADD and SHL instructions into LEA instructions if they</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// would require register copies due to two-addressness.</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This method returns a null pointer if the transformation cannot be</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// performed, otherwise it returns the last new instruction.</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If \p LIS is not nullptr, the LiveIntervals info should be updated for</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// replacing \p MI with new instructions, even though this function does not</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// remove MI.</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr *convertToThreeAddress(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              LiveVariables *LV,</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                              LiveIntervals *LIS) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return nullptr;</span></pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This constant can be used as an input value of operand index passed to</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the method findCommutedOpIndices() to tell the method that the</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // corresponding operand index is not pre-defined and that the method</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can pick any commutable operand.</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const unsigned CommuteAnyOperandIndex = ~0U;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This method commutes the operands of the given machine instruction MI.</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The operands to be commuted are specified by their indices OpIdx1 and</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OpIdx2. OpIdx1 and OpIdx2 arguments may be set to a special value</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// &apos;CommuteAnyOperandIndex&apos;, which means that the method is free to choose</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// any arbitrarily chosen commutable operand. If both arguments are set to</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// &apos;CommuteAnyOperandIndex&apos; then the method looks for 2 different commutable</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operands; then commutes them if such operands could be found.</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If NewMI is false, MI is modified in place and returned; otherwise, a</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// new machine instruction is created and returned.</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Do not call this method for a non-commutable instruction or</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// for non-commuable operands.</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Even though the instruction is commutable, the method may still</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// fail to commute the operands, null pointer is returned in such cases.</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  commuteInstruction(MachineInstr &amp;MI, bool NewMI = false,</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     unsigned OpIdx1 = CommuteAnyOperandIndex,</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     unsigned OpIdx2 = CommuteAnyOperandIndex) const;</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true iff the routine could find two commutable operands in the</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// given machine instruction.</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The &apos;SrcOpIdx1&apos; and &apos;SrcOpIdx2&apos; are INPUT and OUTPUT arguments.</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If any of the INPUT values is set to the special value</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// &apos;CommuteAnyOperandIndex&apos; then the method arbitrarily picks a commutable</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand, then returns its index in the corresponding argument.</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If both of INPUT values are set to &apos;CommuteAnyOperandIndex&apos; then method</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// looks for 2 commutable operands.</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If INPUT values refer to some operands of MI, then the method simply</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// returns true if the corresponding operands are commutable and returns</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// false otherwise.</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For example, calling this method this way:</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     findCommutedOpIndices(MI, Op1, Op2);</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// can be interpreted as a query asking to find an operand that would be</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// commutable with the operand#1.</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool findCommutedOpIndices(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     unsigned &amp;SrcOpIdx1,</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     unsigned &amp;SrcOpIdx2) const;</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the target has a preference on the operands order of</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the given machine instruction. And specify if \p Commute is required to</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// get the desired operands order.</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>  virtual bool hasCommutePreference(MachineInstr &amp;MI, bool &amp;Commute) const {</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// A pair composed of a register and a sub-register index.</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Used to give some type checking when modeling Reg:SubReg.</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct RegSubRegPair {</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register Reg;</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned SubReg;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    RegSubRegPair(Register Reg = Register(), unsigned SubReg = 0)</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>54.7M</pre></td><td class='code'><pre>        : Reg(Reg), SubReg(SubReg) {}</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>992</pre></td><td class='code'><pre>    bool operator==(const RegSubRegPair&amp; P) const {</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>992</pre></td><td class='code'><pre>      return Reg == P.Reg &amp;&amp; <div class='tooltip'>SubReg == P.SubReg<span class='tooltip-content'>96</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>896</span>]
  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L511'><span>511:14</span></a></span>) to (<span class='line-number'><a href='#L511'><span>511:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (511:14)
     Condition C2 --> (511:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>992</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    bool operator!=(const RegSubRegPair&amp; P) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return !(*this == P);</span></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// A pair composed of a pair of a register and a sub-register index,</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and another sub-register index.</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Used to give some type checking when modeling Reg:SubReg1, SubReg2.</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct RegSubRegPairAndIdx : RegSubRegPair {</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned SubIdx;</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    RegSubRegPairAndIdx(Register Reg = Register(), unsigned SubReg = 0,</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        unsigned SubIdx = 0)</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>2.40M</pre></td><td class='code'><pre>        : RegSubRegPair(Reg, SubReg), SubIdx(SubIdx) {}</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Build the equivalent inputs of a REG_SEQUENCE for the given \p MI</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and \p DefIdx.</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p [out] InputRegs of the equivalent REG_SEQUENCE. Each element of</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. Operands with the undef</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// flag are not added to this list.</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// two elements:</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - %1:sub1, sub0</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - %2&lt;:0&gt;, sub1</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if it is possible to build such an input sequence</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with the pair \p MI, \p DefIdx. False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \pre MI.isRegSequence() or MI.isRegSequenceLike().</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \note The generic implementation does not provide any support for</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MI.isRegSequenceLike(). In other words, one has to override</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getRegSequenceLikeInputs for target specific instructions.</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getRegSequenceInputs(const MachineInstr &amp;MI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       SmallVectorImpl&lt;RegSubRegPairAndIdx&gt; &amp;InputRegs) const;</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Build the equivalent inputs of a EXTRACT_SUBREG for the given \p MI</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and \p DefIdx.</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p [out] InputReg of the equivalent EXTRACT_SUBREG.</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - %1:sub1, sub0</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if it is possible to build such an input sequence</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with the pair \p MI, \p DefIdx and the operand has no undef flag set.</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \pre MI.isExtractSubreg() or MI.isExtractSubregLike().</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \note The generic implementation does not provide any support for</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MI.isExtractSubregLike(). In other words, one has to override</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getExtractSubregLikeInputs for target specific instructions.</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getExtractSubregInputs(const MachineInstr &amp;MI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              RegSubRegPairAndIdx &amp;InputReg) const;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Build the equivalent inputs of a INSERT_SUBREG for the given \p MI</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and \p DefIdx.</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p [out] BaseReg and \p [out] InsertedReg contain</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the equivalent inputs of INSERT_SUBREG.</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - BaseReg: %0:sub0</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - InsertedReg: %1:sub1, sub3</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if it is possible to build such an input sequence</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with the pair \p MI, \p DefIdx and the operand has no undef flag set.</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \pre MI.isInsertSubreg() or MI.isInsertSubregLike().</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \note The generic implementation does not provide any support for</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MI.isInsertSubregLike(). In other words, one has to override</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getInsertSubregLikeInputs for target specific instructions.</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getInsertSubregInputs(const MachineInstr &amp;MI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             RegSubRegPair &amp;BaseReg,</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             RegSubRegPairAndIdx &amp;InsertedReg) const;</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if two machine instructions would produce identical values.</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// By default, this is only true when the two instructions</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// are deemed identical except for defs. If this function is called when the</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// IR is still in SSA form, the caller can pass the MachineRegisterInfo for</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// aggressive checks.</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool produceSameValue(const MachineInstr &amp;MI0,</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const MachineInstr &amp;MI1,</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const MachineRegisterInfo *MRI = nullptr) const;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if a branch from an instruction with opcode \p BranchOpc</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///  bytes is capable of jumping to a position \p BrOffset bytes away.</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isBranchOffsetInRange(unsigned BranchOpc,</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                     int64_t BrOffset) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;target did not implement&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns The block that branch instruction \p MI jumps to.</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  virtual MachineBasicBlock *getBranchDestBlock(const MachineInstr &amp;MI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;target did not implement&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Insert an unconditional indirect branch at the end of \p MBB to \p</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// NewDestBB. Optionally, insert the clobbered register restoring in \p</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// RestoreBB. \p BrOffset indicates the offset of \p NewDestBB relative to</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the offset of the position to insert the new branch.</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void insertIndirectBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineBasicBlock &amp;NewDestBB,</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineBasicBlock &amp;RestoreBB,</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const DebugLoc &amp;DL, int64_t BrOffset = 0,</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                    RegScavenger *RS = nullptr) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;target did not implement&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Analyze the branching code at the end of MBB, returning</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// true if it cannot be understood (e.g. it&apos;s a switch dispatch or isn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// implemented for a target).  Upon success, this returns false and returns</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with the following information in various cases:</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 1. If this block ends with no branches (it just falls through to its succ)</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    just return false, leaving TBB/FBB null.</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 2. If this block ends with only an unconditional branch, it sets TBB to be</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    the destination block.</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 3. If this block ends with a conditional branch and it falls through to a</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    successor block, it sets TBB to be the branch destination block and a</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    list of operands that evaluate the condition. These operands can be</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    passed to other TargetInstrInfo methods to create new branches.</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 4. If this block ends with a conditional branch followed by an</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    unconditional branch, it returns the &apos;true&apos; destination in TBB, the</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    &apos;false&apos; destination in FBB, and a list of operands that evaluate the</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    condition.  These operands can be passed to other TargetInstrInfo</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    methods to create new branches.</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Note that removeBranch and insertBranch must be implemented to support</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// cases where this method returns success.</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If AllowModify is true, then this routine is allowed to modify the basic</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// block (e.g. delete instructions after the unconditional branch).</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// before calling this function.</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB,</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineBasicBlock *&amp;FBB,</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                             bool AllowModify = false) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Represents a predicate at the MachineFunction level.  The control flow a</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MachineBranchPredicate represents is:</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///  Reg = LHS `Predicate` RHS         == ConditionDef</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///  if Reg then goto TrueDest else goto FalseDest</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct MachineBranchPredicate {</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    enum ComparePredicate {</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      PRED_EQ,     // True if two values are equal</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      PRED_NE,     // True if two values are not equal</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      PRED_INVALID // Sentinel value</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ComparePredicate Predicate = PRED_INVALID;</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineOperand LHS = MachineOperand::CreateImm(0);</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineOperand RHS = MachineOperand::CreateImm(0);</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock *TrueDest = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock *FalseDest = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr *ConditionDef = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// SingleUseCondition is true if ConditionDef is dead except for the</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// branch(es) at the end of the basic block.</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool SingleUseCondition = false;</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    explicit MachineBranchPredicate() = default;</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Analyze the branching code at the end of MBB and parse it into the</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MachineBranchPredicate structure if possible.  Returns false on success</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and true on failure.</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If AllowModify is true, then this routine is allowed to modify the basic</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// block (e.g. delete instructions after the unconditional branch).</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      MachineBranchPredicate &amp;MBP,</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                      bool AllowModify = false) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Remove the branching code at the end of the specific MBB.</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is only invoked in cases where analyzeBranch returns success. It</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// returns the number of instructions that were removed.</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If \p BytesRemoved is non-null, report the change in code size from the</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// removed instructions.</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned removeBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                int *BytesRemoved = nullptr) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target didn&apos;t implement TargetInstrInfo::removeBranch!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Insert branch code into the end of the specified MachineBasicBlock. The</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operands to this method are the same as those returned by analyzeBranch.</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is only invoked in cases where analyzeBranch returns success. It</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// returns the number of instructions inserted. If \p BytesAdded is non-null,</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// report the change in code size from the added instructions.</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// It is also invoked by tail merging to add unconditional branches in</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// cases where analyzeBranch doesn&apos;t apply because there was no original</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// branch to analyze.  At least this much must be implemented, else tail</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// merging needs to be disabled.</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// before calling this function.</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB,</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                MachineBasicBlock *FBB,</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                ArrayRef&lt;MachineOperand&gt; Cond,</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                int *BytesAdded = nullptr) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target didn&apos;t implement TargetInstrInfo::insertBranch!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned insertUnconditionalBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineBasicBlock *DestBB,</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>                                     int *BytesAdded = nullptr) const {</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    return insertBranch(MBB, DestBB, nullptr, ArrayRef&lt;MachineOperand&gt;(), DL,</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>                        BytesAdded);</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Object returned by analyzeLoopForPipelining. Allows software pipelining</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// implementations to query attributes of the loop being pipelined and to</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// apply target-specific updates to the loop once pipelining is complete.</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class PipelinerLoopInfo {</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    virtual ~PipelinerLoopInfo();</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Return true if the given instruction should not be pipelined and should</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// be ignored. An example could be a loop comparison, or induction variable</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// update with no users being pipelined.</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    virtual bool shouldIgnoreForPipelining(const MachineInstr *MI) const = 0;</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Return true if the proposed schedule should used.  Otherwise return</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// false to not pipeline the loop. This function should be used to ensure</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// that pipelined loops meet target-specific quality heuristics.</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>    virtual bool shouldUseSchedule(SwingSchedulerDAG &amp;SSD, SMSchedule &amp;SMS) {</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Create a condition to determine if the trip count of the loop is greater</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// than TC, where TC is always one more than for the previous prologue or</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// 0 if this is being called for the outermost prologue.</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// If the trip count is statically known to be greater than TC, return</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// true. If the trip count is statically known to be not greater than TC,</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// return false. Otherwise return nullopt and fill out Cond with the test</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// condition.</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Note: This hook is guaranteed to be called from the innermost to the</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// outermost prologue of the loop being software pipelined.</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    virtual std::optional&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    createTripCountGreaterCondition(int TC, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond) = 0;</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Modify the loop such that the trip count is</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// OriginalTC + TripCountAdjust.</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    virtual void adjustTripCount(int TripCountAdjust) = 0;</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Called when the loop&apos;s preheader has been modified to NewPreheader.</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    virtual void setPreheader(MachineBasicBlock *NewPreheader) = 0;</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Called when the loop is being removed. Any instructions in the preheader</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// should be removed.</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Once this function is called, no other functions on this object are</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// valid; the loop has been removed.</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    virtual void disposed() = 0;</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Analyze loop L, which must be a single-basic-block loop, and if the</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// conditions can be understood enough produce a PipelinerLoopInfo object.</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::unique_ptr&lt;PipelinerLoopInfo&gt;</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return nullptr;</span></pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Analyze the loop code, return true if it cannot be understood. Upon</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// success, this function returns false and returns information about the</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// induction variable and compare instruction used at the end.</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool analyzeLoop(MachineLoop &amp;L, MachineInstr *&amp;IndVarInst,</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                           MachineInstr *&amp;CmpInst) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Generate code to reduce the loop iteration by one and check if the loop</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is finished.  Return the value/register of the new loop count.  We need</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this function when peeling off one or more iterations of a loop. This</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// function assumes the nth iteration is peeled first.</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned reduceLoopCount(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineBasicBlock &amp;PreHeader,</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineInstr *IndVar, MachineInstr &amp;Cmp,</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   SmallVectorImpl&lt;MachineInstr *&gt; &amp;PrevInsts,</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                   unsigned Iter, unsigned MaxIter) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target didn&apos;t implement ReduceLoopCount&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Delete the instruction OldInst and everything after it, replacing it with</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// an unconditional branch to NewDest. This is used by the tail merging pass.</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void ReplaceTailWithBranchTo(MachineBasicBlock::iterator Tail,</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       MachineBasicBlock *NewDest) const;</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if it&apos;s legal to split the given basic</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// block at the specified instruction (i.e. instruction would be the start</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of a new basic block).</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>616</pre></td><td class='code'><pre>                                   MachineBasicBlock::iterator MBBI) const {</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>616</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>616</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if it&apos;s profitable to predicate</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instructions with accumulated instruction latency of &quot;NumCycles&quot;</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of the specified basic block, where the probability of the instructions</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// being executed is given by Probability, and Confidence is a measure</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of our confidence that it will be properly predicted.</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles,</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   unsigned ExtraPredCycles,</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                   BranchProbability Probability) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Second variant of isProfitableToIfCvt. This one</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// checks for the case where two basic blocks from true and false path</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of a if-then-else (diamond) are predicated on mutually exclusive</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// predicates, where the probability of the true path being taken is given</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// by Probability, and Confidence is a measure of our confidence that it</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// will be properly predicted.</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;TMBB, unsigned NumTCycles,</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   unsigned ExtraTCycles,</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineBasicBlock &amp;FMBB, unsigned NumFCycles,</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   unsigned ExtraFCycles,</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                   BranchProbability Probability) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if it&apos;s profitable for if-converter to duplicate instructions</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of specified accumulated instruction latencies in the specified MBB to</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// enable if-conversion.</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The probability of the instructions being executed is given by</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Probability, and Confidence is a measure of our confidence that it</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// will be properly predicted.</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned NumCycles,</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                         BranchProbability Probability) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the increase in code size needed to predicate a contiguous run of</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// NumInsts instructions.</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned extraSizeToPredicateInstructions(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                                    unsigned NumInsts) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return 0;</span></pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return an estimate for the code size reduction (in bytes) which will be</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// caused by removing the given branch instruction during if-conversion.</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  virtual unsigned predictBranchSizeForIfCvt(MachineInstr &amp;MI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return getInstSizeInBytes(MI);</span></pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if it&apos;s profitable to unpredicate</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// one side of a &apos;diamond&apos;, i.e. two sides of if-else predicated on mutually</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// exclusive predicates.</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// e.g.</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   subeq  r0, r1, #1</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   addne  r0, r1, #1</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// =&gt;</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   sub    r0, r1, #1</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   addne  r0, r1, #1</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This may be profitable is conditional instructions are always executed.</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB,</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                                         MachineBasicBlock &amp;FMBB) const {</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if it is possible to insert a select</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction that chooses between TrueReg and FalseReg based on the</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// condition code in Cond.</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// When successful, also return the latency in cycles from TrueReg,</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// FalseReg, and Cond to the destination register. In most cases, a select</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Some x86 implementations have 2-cycle cmov instructions.</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param MBB         Block where select instruction would be inserted.</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param Cond        Condition returned by analyzeBranch.</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param DstReg      Virtual dest register that the result should write to.</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param TrueReg     Virtual register to select when Cond is true.</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param FalseReg    Virtual register to select when Cond is false.</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param CondCycles  Latency from Cond+Branch to select output.</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param TrueCycles  Latency from TrueReg to select output.</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param FalseCycles Latency from FalseReg to select output.</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool canInsertSelect(const MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               ArrayRef&lt;MachineOperand&gt; Cond, Register DstReg,</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               Register TrueReg, Register FalseReg,</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               int &amp;CondCycles, int &amp;TrueCycles,</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                               int &amp;FalseCycles) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Insert a select instruction into MBB before I that will copy TrueReg to</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// DstReg when Cond is true, and FalseReg to DstReg when Cond is false.</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This function can only be called after canInsertSelect() returned true.</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The condition in Cond comes from analyzeBranch, and it can be assumed</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that the same flags or registers required by Cond are available at the</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// insertion point.</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param MBB      Block where select instruction should be inserted.</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param I        Insertion point.</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param DL       Source location for debugging.</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param DstReg   Virtual register to be defined by select instruction.</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param Cond     Condition as computed by analyzeBranch.</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param TrueReg  Virtual register to copy when Cond is true.</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param FalseReg Virtual register to copy when Cons is false.</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void insertSelect(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            MachineBasicBlock::iterator I, const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            Register DstReg, ArrayRef&lt;MachineOperand&gt; Cond,</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                            Register TrueReg, Register FalseReg) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target didn&apos;t implement TargetInstrInfo::insertSelect!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Analyze the given select instruction, returning true if</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// it cannot be understood. It is assumed that MI-&gt;isSelect() is true.</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// When successful, return the controlling condition and the operands that</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// determine the true and false result values.</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   Result = SELECT Cond, TrueOp, FalseOp</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Some targets can optimize select instructions, for example by predicating</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the instruction defining one of the operands. Such targets should set</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Optimizable.</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param         MI Select instruction to analyze.</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param Cond    Condition controlling the select.</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param TrueOp  Operand number of the value selected when Cond is true.</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param FalseOp Operand number of the value selected when Cond is false.</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param Optimizable Returned as true if MI is optimizable.</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @returns False on success.</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool analyzeSelect(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned &amp;TrueOp, unsigned &amp;FalseOp,</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>                             bool &amp;Optimizable) const {</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>    assert(MI.getDesc().isSelect() &amp;&amp; &quot;MI must be a select instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Given a select instruction that was understood by</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// analyzeSelect and returned Optimizable = true, attempt to optimize MI by</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// merging it with one of its operands. Returns NULL on failure.</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// When successful, returns the new select instruction. The client is</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// responsible for deleting MI.</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If both sides of the select can be optimized, PreferFalse is used to pick</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// a side.</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param MI          Optimizable select instruction.</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param NewMIs     Set that record all MIs in the basic block up to \p</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MI. Has to be updated with any newly created MI or deleted ones.</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param PreferFalse Try to optimize FalseOp instead of TrueOp.</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @returns Optimized instruction or NULL.</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr *optimizeSelect(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SmallPtrSetImpl&lt;MachineInstr *&gt; &amp;NewMIs,</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                       bool PreferFalse = false) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This function must be implemented if Optimizable is ever set.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target must implement TargetInstrInfo::optimizeSelect!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Emit instructions to copy a pair of physical registers.</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This function should support copies within any legal register class as</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// well as any cross-class copies created during instruction selection.</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The source and destination registers may overlap, which may require a</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// careful implementation when multiple copy instructions are required for</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// large registers. See for example the ARM target.</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void copyPhysReg(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachineBasicBlock::iterator MI, const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MCRegister DestReg, MCRegister SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                           bool KillSrc) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target didn&apos;t implement TargetInstrInfo::copyPhysReg!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Allow targets to tell MachineVerifier whether a specific register</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MachineOperand can be used as part of PC-relative addressing.</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PC-relative addressing modes in many CISC architectures contain</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (non-PC) registers as offsets or scaling values, which inherently</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// tags the corresponding MachineOperand with OPERAND_PCREL.</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @param MO The MachineOperand in question. MO.isReg() should always</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// be true.</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// @return Whether this operand is allowed to be used PC-relatively.</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  virtual bool isPCRelRegisterOperandLegal(const MachineOperand &amp;MO) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return an index for MachineJumpTableInfo if \p insn is an indirect jump</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// using a jump table, otherwise -1.</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>  virtual int getJumpTableIndex(const MachineInstr &amp;MI) const { return -1; }</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target-dependent implementation for IsCopyInstr.</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the specific machine instruction is a instruction that moves/copies</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// value from one register to another register return destination and source</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// registers as machine operands.</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::optional&lt;DestSourcePair&gt;</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  isCopyInstrImpl(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::optional&lt;DestSourcePair&gt;</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>44.9k</pre></td><td class='code'><pre>  isCopyLikeInstrImpl(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>44.9k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>44.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the given terminator MI is not expected to spill. This</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// sets the live interval as not spillable and adjusts phi node lowering to</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// not introduce copies after the terminator. Use with care, these are</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// currently used for hardware loop intrinsics in very controlled situations,</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// created prior to registry allocation in loops that only have single phi</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// users for the terminators value. They may run out of registers if not used</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// carefully.</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>25.7M</pre></td><td class='code'><pre>  virtual bool isUnspillableTerminatorImpl(const MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>25.7M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>25.7M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the specific machine instruction is a instruction that moves/copies</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// value from one register to another register return destination and source</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// registers as machine operands.</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For COPY-instruction the method naturally returns destination and source</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// registers as machine operands, for all other instructions the method calls</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// target-dependent implementation.</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>44.7M</pre></td><td class='code'><pre>  std::optional&lt;DestSourcePair&gt; isCopyInstr(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>44.7M</pre></td><td class='code'><pre>    if (MI.isCopy()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1054' href='#L1054'><span>1054:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.4M</span>, <span class='None'>False</span>: <span class='covered-line'>24.2M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>20.4M</pre></td><td class='code'><pre>      return DestSourcePair{MI.getOperand(0), MI.getOperand(1)};</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>20.4M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>24.2M</pre></td><td class='code'><pre>    return isCopyInstrImpl(MI);</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>44.7M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Similar to `isCopyInstr`, but adds non-copy semantics on MIR, but</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ultimately generates a copy instruction.</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  std::optional&lt;DestSourcePair&gt; isCopyLikeInstr(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    if (auto IsCopyInstr = isCopyInstr(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1063' href='#L1063'><span>1063:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.99k</span>, <span class='None'>False</span>: <span class='covered-line'>46.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>      return IsCopyInstr;</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>46.4k</pre></td><td class='code'><pre>    return isCopyLikeInstrImpl(MI);</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>  bool isFullCopyInstr(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>    auto DestSrc = isCopyInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>    if (!DestSrc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1070' href='#L1070'><span>1070:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.17M</span>, <span class='None'>False</span>: <span class='covered-line'>1.87M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>2.17M</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>1.87M</pre></td><td class='code'><pre>    const MachineOperand *DestRegOp = DestSrc-&gt;Destination;</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>1.87M</pre></td><td class='code'><pre>    const MachineOperand *SrcRegOp = DestSrc-&gt;Source;</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>1.87M</pre></td><td class='code'><pre>    return !DestRegOp-&gt;getSubReg() &amp;&amp; <div class='tooltip'>!SrcRegOp-&gt;getSubReg()<span class='tooltip-content'>1.70M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1075' href='#L1075'><span>1075:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70M</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
  Branch (<span class='line-number'><a name='L1075' href='#L1075'><span>1075:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.67M</span>, <span class='None'>False</span>: <span class='covered-line'>29.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1075'><span>1075:12</span></a></span>) to (<span class='line-number'><a href='#L1075'><span>1075:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1075:12)
     Condition C2 --> (1075:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the specific machine instruction is an instruction that adds an</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// immediate value and a register, and stores the result in the given</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register \c Reg, return a pair of the source register and the offset</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// which has been added.</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::optional&lt;RegImmPair&gt; isAddImmediate(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                                                   Register Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if MI is an instruction that defines Reg to have a constant</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// value and the value is recorded in ImmVal. The ImmVal is a result that</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// should be interpreted as modulo size of Reg.</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool getConstValDefinedInReg(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>3.47M</pre></td><td class='code'><pre>                                       int64_t &amp;ImmVal) const {</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>3.47M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>3.47M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Store the specified register of the given register class to the specified</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// stack frame index. The store instruction is to be added to the given</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// machine basic block before the specified machine instruction. If isKill</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is true, the register operand is the last use and must be marked kill. If</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p SrcReg is being directly spilled as part of assigning a virtual</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register, \p VReg is the register being assigned. This additional register</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// argument is needed for certain targets when invoked from RegAllocFast to</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// map the spilled physical register to its virtual register. A null register</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// can be passed elsewhere.</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void storeRegToStackSlot(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   Register SrcReg, bool isKill, int FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                   Register VReg) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target didn&apos;t implement &quot;</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                     &quot;TargetInstrInfo::storeRegToStackSlot!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Load the specified register of the given register class from the specified</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// stack frame index. The load instruction is to be added to the given</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// machine basic block before the specified machine instruction. If \p</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// DestReg is being directly reloaded as part of assigning a virtual</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register, \p VReg is the register being assigned. This additional register</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// argument is needed for certain targets when invoked from RegAllocFast to</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// map the loaded physical register to its virtual register. A null register</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// can be passed elsewhere.</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void loadRegFromStackSlot(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    Register DestReg, int FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                    Register VReg) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target didn&apos;t implement &quot;</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                     &quot;TargetInstrInfo::loadRegFromStackSlot!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This function is called for all pseudo instructions</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that remain after register allocation. Many pseudo instructions are</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// created to help register allocation. This is the place to convert them</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// into real instructions. The target can edit MI in place, or it can insert</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// new instructions and erase MI. The function should return true if</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// anything was changed.</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>1.84M</pre></td><td class='code'><pre>  virtual bool expandPostRAPseudo(MachineInstr &amp;MI) const { return false; }</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Check whether the target can fold a load that feeds a subreg operand</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (or a subreg operand that feeds a store).</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For example, X86 may want to return true if it can fold</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// movl (%esp), %eax</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// subb, %al, ...</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Into:</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// subb (%esp), ...</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Ideally, we&apos;d like the target implementation of foldMemoryOperand() to</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reject subregs - but since this behavior used to be enforced in the</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// target-independent code, moving this responsibility to the targets</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// has the potential of causing nasty silent breakage in out-of-tree targets.</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>30.5k</pre></td><td class='code'><pre>  virtual bool isSubregFoldable() const { return false; }</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For a patchpoint, stackmap, or statepoint intrinsic, return the range of</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operands which can&apos;t be folded into stack references. Operands outside</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of the range are most likely foldable but it is not guaranteed.</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// These instructions are unique in that stack references for some operands</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// have the same execution cost (e.g. none) as the unfolded register forms.</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The ranged return is guaranteed to include all operands which can&apos;t be</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// folded at zero cost.</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::pair&lt;unsigned, unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getPatchpointUnfoldableRange(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Attempt to fold a load or store of the specified stack</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// slot into the specified machine instruction for the specified operand(s).</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If this is possible, a new instruction is returned with the specified</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand folded, otherwise NULL is returned.</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The new instruction is inserted before MI, and the client is responsible</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// for removing the old instruction.</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If VRM is passed, the assigned physregs can be inspected by target to</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// decide on using an opcode (note that those assignments can still change).</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *foldMemoryOperand(MachineInstr &amp;MI, ArrayRef&lt;unsigned&gt; Ops,</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  int FI,</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  LiveIntervals *LIS = nullptr,</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  VirtRegMap *VRM = nullptr) const;</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Same as the previous version except it allows folding of any load and</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// store from / to any address, not just from a specific stack slot.</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *foldMemoryOperand(MachineInstr &amp;MI, ArrayRef&lt;unsigned&gt; Ops,</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineInstr &amp;LoadMI,</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  LiveIntervals *LIS = nullptr) const;</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This function defines the logic to lower COPY instruction to</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// target specific instruction(s).</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void lowerCopy(MachineInstr *MI, const TargetRegisterInfo *TRI) const;</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true when there is potentially a faster code sequence</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// for an instruction chain ending in \p Root. All potential patterns are</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// returned in the \p Pattern vector. Pattern should be sorted in priority</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// order since the pattern evaluator stops checking as soon as it finds a</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// faster sequence.</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param Root - Instruction that could be combined with one of its operands</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param Patterns - Vector of possible combination patterns</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool getMachineCombinerPatterns(MachineInstr &amp;Root,</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          SmallVectorImpl&lt;unsigned&gt; &amp;Patterns,</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          bool DoRegPressureReduce) const;</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if target supports reassociation of instructions in machine</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// combiner pass to reduce register pressure for a given BB.</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  shouldReduceRegisterPressure(const MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>486k</pre></td><td class='code'><pre>                               const RegisterClassInfo *RegClassInfo) const {</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>486k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>486k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Fix up the placeholder we may add in genAlternativeCodeSequence().</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  finalizeInsInstrs(MachineInstr &amp;Root, unsigned &amp;Pattern,</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>                    SmallVectorImpl&lt;MachineInstr *&gt; &amp;InsInstrs) const {}</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true when a code sequence can improve throughput. It</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// should be called only for instructions in loops.</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param Pattern - combiner pattern</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isThroughputPattern(unsigned Pattern) const;</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the objective of a combiner pattern.</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param Pattern - combiner pattern</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual CombinerObjective getCombinerObjective(unsigned Pattern) const;</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the input \P Inst is part of a chain of dependent ops</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that are suitable for reassociation, otherwise return false.</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the instruction&apos;s operands must be commuted to have a previous</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction of the same type define the first source operand, \P Commuted</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// will be set to true.</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isReassociationCandidate(const MachineInstr &amp;Inst, bool &amp;Commuted) const;</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true when \P Inst is both associative and commutative. If \P Invert</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is true, then the inverse of \P Inst operation must be tested.</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isAssociativeAndCommutative(const MachineInstr &amp;Inst,</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                           bool Invert = false) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the inverse operation opcode if it exists for \P Opcode (e.g. add</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// for sub and vice versa).</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>337k</pre></td><td class='code'><pre>  virtual std::optional&lt;unsigned&gt; getInverseOpcode(unsigned Opcode) const {</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>337k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>337k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true when \P Opcode1 or its inversion is equal to \P Opcode2.</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool areOpcodesEqualOrInverse(unsigned Opcode1, unsigned Opcode2) const;</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true when \P Inst has reassociable operands in the same \P MBB.</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool hasReassociableOperands(const MachineInstr &amp;Inst,</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const MachineBasicBlock *MBB) const;</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true when \P Inst has reassociable sibling.</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool hasReassociableSibling(const MachineInstr &amp;Inst,</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      bool &amp;Commuted) const;</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// When getMachineCombinerPatterns() finds patterns, this function generates</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the instructions that could replace the original code sequence. The client</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// has to decide whether the actual replacement is beneficial or not.</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param Root - Instruction that could be combined with one of its operands</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param Pattern - Combination pattern for Root</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param InsInstrs - Vector of new instructions that implement P</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param DelInstrs - Old instructions, including Root, that could be</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// replaced by InsInstr</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param InstIdxForVirtReg - map of virtual register to instruction in</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// InsInstr that defines it</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void genAlternativeCodeSequence(</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineInstr &amp;Root, unsigned Pattern,</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      SmallVectorImpl&lt;MachineInstr *&gt; &amp;InsInstrs,</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      SmallVectorImpl&lt;MachineInstr *&gt; &amp;DelInstrs,</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      DenseMap&lt;unsigned, unsigned&gt; &amp;InstIdxForVirtReg) const;</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// When calculate the latency of the root instruction, accumulate the</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// latency of the sequence to the root latency.</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param Root - Instruction that could be combined with one of its operands</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>  virtual bool accumulateInstrSeqToRootLatency(MachineInstr &amp;Root) const {</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The returned array encodes the operand index for each parameter because</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the operands may be commuted; the operand indices for associative</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operations might also be target-specific. Each element specifies the index</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of {Prev, A, B, X, Y}.</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getReassociateOperandIndices(const MachineInstr &amp;Root, unsigned Pattern,</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               std::array&lt;unsigned, 5&gt; &amp;OperandIndices) const;</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Attempt to reassociate \P Root and \P Prev according to \P Pattern to</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reduce critical path length.</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void reassociateOps(MachineInstr &amp;Root, MachineInstr &amp;Prev, unsigned Pattern,</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      SmallVectorImpl&lt;MachineInstr *&gt; &amp;InsInstrs,</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      SmallVectorImpl&lt;MachineInstr *&gt; &amp;DelInstrs,</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      ArrayRef&lt;unsigned&gt; OperandIndices,</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      DenseMap&lt;unsigned, unsigned&gt; &amp;InstrIdxForVirtReg) const;</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Reassociation of some instructions requires inverse operations (e.g.</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (X + A) - Y =&gt; (X - Y) + A). This method returns a pair of new opcodes</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (new root opcode, new prev opcode) that must be used to reassociate \P</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Root and \P Prev accoring to \P Pattern.</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::pair&lt;unsigned, unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getReassociationOpcodes(unsigned Pattern, const MachineInstr &amp;Root,</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          const MachineInstr &amp;Prev) const;</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The limit on resource length extension we accept in MachineCombiner Pass.</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>2.19k</pre></td><td class='code'><pre>  virtual int getExtendResourceLenLimit() const { return 0; }</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is an architecture-specific helper function of reassociateOps.</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Set special operand attributes for new instructions after reassociation.</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2,</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineInstr &amp;NewMI1,</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>                                     MachineInstr &amp;NewMI2) const {}</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true when a target supports MachineCombiner.</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  virtual bool useMachineCombiner() const <span class='red'>{ return false; }</span></pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return a strategy that MachineCombiner must use when creating traces.</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineTraceStrategy getMachineCombinerTraceStrategy() const;</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the given SDNode can be copied during scheduling</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// even if it has glue.</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  virtual bool canCopyGluedNodeDuringSchedule(SDNode *N) const { return false; }</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target-dependent implementation for foldMemoryOperand.</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target-independent code in foldMemoryOperand will</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// take care of adding a MachineMemOperand to the newly created instruction.</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The instruction and any auxiliary instructions necessary will be inserted</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// at InsertPt.</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        ArrayRef&lt;unsigned&gt; Ops,</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineBasicBlock::iterator InsertPt, int FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        LiveIntervals *LIS = nullptr,</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>                        VirtRegMap *VRM = nullptr) const {</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target-dependent implementation for foldMemoryOperand.</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target-independent code in foldMemoryOperand will</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// take care of adding a MachineMemOperand to the newly created instruction.</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The instruction and any auxiliary instructions necessary will be inserted</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// at InsertPt.</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr *foldMemoryOperandImpl(</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt;unsigned&gt; Ops,</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI,</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>      LiveIntervals *LIS = nullptr) const {</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target-dependent implementation of getRegSequenceInputs.</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if it is possible to build the equivalent</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// REG_SEQUENCE inputs with the pair \p MI, \p DefIdx. False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \pre MI.isRegSequenceLike().</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \see TargetInstrInfo::getRegSequenceInputs.</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool getRegSequenceLikeInputs(</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const MachineInstr &amp;MI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      SmallVectorImpl&lt;RegSubRegPairAndIdx&gt; &amp;InputRegs) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target-dependent implementation of getExtractSubregInputs.</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if it is possible to build the equivalent</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// EXTRACT_SUBREG inputs with the pair \p MI, \p DefIdx. False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \pre MI.isExtractSubregLike().</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \see TargetInstrInfo::getExtractSubregInputs.</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool getExtractSubregLikeInputs(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                          RegSubRegPairAndIdx &amp;InputReg) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target-dependent implementation of getInsertSubregInputs.</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if it is possible to build the equivalent</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// INSERT_SUBREG inputs with the pair \p MI, \p DefIdx. False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \pre MI.isInsertSubregLike().</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \see TargetInstrInfo::getInsertSubregInputs.</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getInsertSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            RegSubRegPair &amp;BaseReg,</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                            RegSubRegPairAndIdx &amp;InsertedReg) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// unfoldMemoryOperand - Separate a single instruction which folded a load or</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// a store or a load and a store into two or more instruction. If this is</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// possible, returns true as well as the new instructions by reference.</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      bool UnfoldLoad, bool UnfoldStore,</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                      SmallVectorImpl&lt;MachineInstr *&gt; &amp;NewMIs) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool unfoldMemoryOperand(SelectionDAG &amp;DAG, SDNode *N,</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                   SmallVectorImpl&lt;SDNode *&gt; &amp;NewNodes) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns the opcode of the would be new</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction after load / store are unfolded from an instruction of the</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// specified opcode. It returns zero if the specified unfolding is not</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// index of the operand which will hold the register holding the loaded</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// value.</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore,</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>                             unsigned *LoadRegIndex = nullptr) const {</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is used by the pre-regalloc scheduler to determine if two loads are</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// loading from the same base address. It should only return true if the base</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// pointers are the same and the only differences between the two addresses</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// are the offset. It also returns the offsets by reference.</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2,</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       int64_t &amp;Offset1,</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>1.94M</pre></td><td class='code'><pre>                                       int64_t &amp;Offset2) const {</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>1.94M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>1.94M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is a used by the pre-regalloc scheduler to determine (in conjunction</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with areLoadsFromSameBasePtr) if two loads should be scheduled together.</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// On some targets if two loads are loading from</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// addresses in the same cache line, it&apos;s better if they are scheduled</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// together. This function takes two integers that represent the load offsets</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// from the common base address. It returns true if it decides it&apos;s desirable</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// have already been scheduled after Load1.</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2,</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       int64_t Offset1, int64_t Offset2,</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                       unsigned NumLoads) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Get the base operand and byte offset of an instruction that reads/writes</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// memory. This is a convenience function for callers that are only prepared</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to handle a single base operand.</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// FIXME: Move Offset and OffsetIsScalable to some ElementCount-style</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// abstraction that supports negative offsets.</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getMemOperandWithOffset(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const MachineOperand *&amp;BaseOp, int64_t &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               bool &amp;OffsetIsScalable,</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const TargetRegisterInfo *TRI) const;</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Get zero or more base operands and the byte offset of an instruction that</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reads/writes memory. Note that there may be zero base operands if the</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction accesses a constant address.</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// It returns false if MI does not read/write memory.</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// It returns false if base operands and offset could not be determined.</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// It is not guaranteed to always recognize base operands and offsets in all</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// cases.</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// FIXME: Move Offset and OffsetIsScalable to some ElementCount-style</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// abstraction that supports negative offsets.</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool getMemOperandsWithOffsetWidth(</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const MachineInstr &amp;MI, SmallVectorImpl&lt;const MachineOperand *&gt; &amp;BaseOps,</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      int64_t &amp;Offset, bool &amp;OffsetIsScalable, LocationSize &amp;Width,</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      const TargetRegisterInfo *TRI) const {</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the instruction contains a base register and offset. If</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// true, the function also sets the operand position in the instruction</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// for the base register and offset.</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool getBaseAndOffsetPosition(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        unsigned &amp;BasePos,</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>                                        unsigned &amp;OffsetPos) const {</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target dependent implementation to get the values constituting the address</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MachineInstr that is accessing memory. These values are returned as a</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// struct ExtAddrMode which contains all relevant information to make up the</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// address.</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::optional&lt;ExtAddrMode&gt;</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getAddrModeFromMemoryOp(const MachineInstr &amp;MemI,</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                          const TargetRegisterInfo *TRI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return std::nullopt;</span></pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Check if it&apos;s possible and beneficial to fold the addressing computation</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// `AddrI` into the addressing mode of the load/store instruction `MemI`. The</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// memory instruction is a user of the virtual register `Reg`, which in turn</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is the ultimate destination of zero or more COPY instructions from the</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// output register of `AddrI`.</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the adddressing mode after folding in `AM`.</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool canFoldIntoAddrMode(const MachineInstr &amp;MemI, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const MachineInstr &amp;AddrI,</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                   ExtAddrMode &amp;AM) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Emit a load/store instruction with the same value register as `MemI`, but</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// using the address from `AM`. The addressing mode must have been obtained</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// from `canFoldIntoAddr` for the same memory instruction.</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr *emitLdStWithAddr(MachineInstr &amp;MemI,</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                         const ExtAddrMode &amp;AM) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;target did not implement emitLdStWithAddr()&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if MI&apos;s Def is NullValueReg, and the MI</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// does not change the Zero value. i.e. cases such as rax = shr rax, X where</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// NullValueReg = rax. Note that if the NullValueReg is non-zero, this</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// function can return true even if becomes zero. Specifically cases such as</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// NullValueReg = shl NullValueReg, 63.</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool preservesZeroValueInReg(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       const Register NullValueReg,</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                                       const TargetRegisterInfo *TRI) const {</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the instruction is an increment of a constant value, return the amount.</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  virtual bool getIncrementValue(const MachineInstr &amp;MI, int &amp;Value) const {</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the two given memory operations should be scheduled</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// adjacent. Note that you have to add:</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   DAG-&gt;addMutation(createLoadClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// or</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   DAG-&gt;addMutation(createStoreClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to TargetPassConfig::createMachineScheduler() to have an effect.</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p BaseOps1 and \p BaseOps2 are memory operands of two memory operations.</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p Offset1 and \p Offset2 are the byte offsets for the memory</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operations.</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p OffsetIsScalable1 and \p OffsetIsScalable2 indicate if the offset is</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// scaled by a runtime quantity.</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p ClusterSize is the number of operations in the resulting load/store</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// cluster if this hook returns true.</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p NumBytes is the number of bytes that will be loaded from all the</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// clustered loads if this hook returns true.</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool shouldClusterMemOps(ArrayRef&lt;const MachineOperand *&gt; BaseOps1,</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   int64_t Offset1, bool OffsetIsScalable1,</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   ArrayRef&lt;const MachineOperand *&gt; BaseOps2,</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   int64_t Offset2, bool OffsetIsScalable2,</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   unsigned ClusterSize,</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                   unsigned NumBytes) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;target did not implement shouldClusterMemOps()&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Reverses the branch condition of the specified condition list,</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// returning false on success and true if it cannot be reversed.</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  reverseBranchCondition(SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond) const {</pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Insert a noop into the instruction stream at the specified point.</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void insertNoop(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineBasicBlock::iterator MI) const;</pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Insert noops into the instruction stream at the specified point.</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void insertNoops(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           unsigned Quantity) const;</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the noop instruction to use for a noop.</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MCInst getNop() const;</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true for post-incremented instructions.</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>503</pre></td><td class='code'><pre>  virtual bool isPostIncrement(const MachineInstr &amp;MI) const { return false; }</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the instruction is already predicated.</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>148k</pre></td><td class='code'><pre>  virtual bool isPredicated(const MachineInstr &amp;MI) const { return false; }</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Assumes the instruction is already predicated and returns true if the</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction can be predicated again.</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  virtual bool canPredicatePredicatedInstr(const MachineInstr &amp;MI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(isPredicated(MI) &amp;&amp; &quot;Instruction is not predicated&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Returns a MIRPrinter comment for this machine operand.</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::string</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  createMIROperandComment(const MachineInstr &amp;MI, const MachineOperand &amp;Op,</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          unsigned OpIdx, const TargetRegisterInfo *TRI) const;</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the instruction is a</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// terminator instruction that has not been predicated.</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isUnpredicatedTerminator(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if MI is an unconditional tail call.</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>  virtual bool isUnconditionalTailCall(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the tail call can be made conditional on BranchCond.</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool canMakeTailCallConditional(SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                          const MachineInstr &amp;TailCall) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Replace the conditional branch in MBB with a conditional tail call.</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void replaceBranchWithTailCall(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                         const MachineInstr &amp;TailCall) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target didn&apos;t implement replaceBranchWithTailCall!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Convert the instruction into a predicated instruction.</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// It returns true if the operation was successful.</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool PredicateInstruction(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    ArrayRef&lt;MachineOperand&gt; Pred) const;</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the first specified predicate</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// subsumes the second, e.g. GE subsumes GT.</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool SubsumesPredicate(ArrayRef&lt;MachineOperand&gt; Pred1,</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                 ArrayRef&lt;MachineOperand&gt; Pred2) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the specified instruction defines any predicate</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// or condition code register(s) used for predication, returns true as well</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// as the definition predicate(s) by reference.</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// SkipDead should be set to false at any point that dead</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// predicate instructions should be considered as being defined.</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// A dead predicate instruction is one that is guaranteed to be removed</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// after a call to PredicateInstruction.</pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool ClobbersPredicate(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 std::vector&lt;MachineOperand&gt; &amp;Pred,</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>14.8k</pre></td><td class='code'><pre>                                 bool SkipDead) const {</pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>14.8k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>14.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the specified instruction can be predicated.</pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// By default, this returns true for every instruction with a</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PredicateOperand.</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>58.0k</pre></td><td class='code'><pre>  virtual bool isPredicable(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>58.0k</pre></td><td class='code'><pre>    return MI.getDesc().isPredicable();</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>58.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if it&apos;s safe to move a machine</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction that defines the specified register class.</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>512k</pre></td><td class='code'><pre>  virtual bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const {</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>512k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>512k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Test if the given instruction should be considered a scheduling boundary.</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This primarily includes labels and terminators.</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isSchedulingBoundary(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const MachineFunction &amp;MF) const;</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Measure the specified inline asm to determine an approximation of its</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// length.</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned getInlineAsmLength(</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const char *Str, const MCAsmInfo &amp;MAI,</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const TargetSubtargetInfo *STI = nullptr) const;</pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Allocate and return a hazard recognizer to use for this target when</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// scheduling the machine instructions before register allocation.</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ScheduleHazardRecognizer *</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI,</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const ScheduleDAG *DAG) const;</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Allocate and return a hazard recognizer to use for this target when</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// scheduling the machine instructions before register allocation.</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ScheduleHazardRecognizer *</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CreateTargetMIHazardRecognizer(const InstrItineraryData *,</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const ScheduleDAGMI *DAG) const;</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Allocate and return a hazard recognizer to use for this target when</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// scheduling the machine instructions after register allocation.</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ScheduleHazardRecognizer *</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CreateTargetPostRAHazardRecognizer(const InstrItineraryData *,</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const ScheduleDAG *DAG) const;</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Allocate and return a hazard recognizer to use for by non-scheduling</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// passes.</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ScheduleHazardRecognizer *</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  CreateTargetPostRAHazardRecognizer(const MachineFunction &amp;MF) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return nullptr;</span></pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Provide a global flag for disabling the PreRA hazard recognizer that</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// targets may choose to honor.</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool usePreRAHazardRecognizer() const;</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For a comparison instruction, return the source registers</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// in SrcReg and SrcReg2 if having two register operands, and the value it</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// compares against in CmpValue. Return true if the comparison instruction</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// can be analyzed.</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              Register &amp;SrcReg2, int64_t &amp;Mask,</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                              int64_t &amp;Value) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See if the comparison instruction can be converted</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// into something more efficient. E.g., on ARM most instructions can set the</pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// flags register, obviating the need for a separate CMP.</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    Register SrcReg2, int64_t Mask,</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    int64_t Value,</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>2.29k</pre></td><td class='code'><pre>                                    const MachineRegisterInfo *MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>2.29k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>2.29k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>37.6k</pre></td><td class='code'><pre>  virtual bool optimizeCondBranch(MachineInstr &amp;MI) const { return false; }</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Try to remove the load by folding it to a register operand at the use.</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// We fold the load instructions if and only if the</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// def and use are in the same BB. We only look at one load and see</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// defined by the load we are trying to fold. DefMI returns the machine</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction that defines FoldAsLoadDefReg, and the function returns</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the machine instruction generated due to folding.</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr *optimizeLoadInstr(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          Register &amp;FoldAsLoadDefReg,</pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>                                          MachineInstr *&amp;DefMI) const {</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// &apos;Reg&apos; is known to be defined by a move immediate instruction,</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// try to fold the immediate into the use instruction.</pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true,</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// then the caller may assume that DefMI has been erased from its parent</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// block. The caller may assume that it will not be erased by this</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// function otherwise.</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool foldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI,</pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>25.5k</pre></td><td class='code'><pre>                             Register Reg, MachineRegisterInfo *MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>25.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>25.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the number of u-operations the given machine</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction will be decoded to on the target cpu. The itinerary&apos;s</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// IssueWidth is the number of microops that can be dispatched each</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// cycle. An instruction with zero microops takes no dispatch resources.</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true for pseudo instructions that don&apos;t consume any</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// machine resources in their current form. These are common cases that the</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// scheduler should consider free, rather than conservatively handling them</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// as instructions with no itinerary.</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>730k</pre></td><td class='code'><pre>  bool isZeroCost(unsigned Opcode) const {</pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>730k</pre></td><td class='code'><pre>    return Opcode &lt;= TargetOpcode::COPY;</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>730k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::optional&lt;unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode,</pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const;</pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Compute and return the use operand latency of a given pair of def and use.</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// In most cases, the static scheduling itinerary was enough to determine the</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand latency. But it may not be possible for instructions with variable</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// number of defs / uses.</pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is a raw interface to the itinerary that may be directly overridden</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// by a target. Use computeOperandLatency to get the best estimate of</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// latency.</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::optional&lt;unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getOperandLatency(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    const MachineInstr &amp;DefMI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    const MachineInstr &amp;UseMI, unsigned UseIdx) const;</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Compute the instruction latency of a given instruction.</pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the instruction has higher cost when predicated, it&apos;s returned via</pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PredCost.</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned getInstrLatency(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   unsigned *PredCost = nullptr) const;</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned getPredicationCost(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned getInstrLatency(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   SDNode *Node) const;</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the default expected latency for a def based on its opcode.</pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned defaultDefLatency(const MCSchedModel &amp;SchedModel,</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineInstr &amp;DefMI) const;</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if this opcode has high latency to its result.</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>3.13M</pre></td><td class='code'><pre>  virtual bool isHighLatencyDef(int opc) const { return false; }</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Compute operand latency between a def of &apos;Reg&apos;</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and a use in the current loop. Return true if the target considered</pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// it &apos;high&apos;. This is used by optimization passes such as machine LICM to</pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// determine whether it makes sense to hoist an instruction out even in a</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// high register pressure situation.</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool hasHighOperandLatency(const TargetSchedModel &amp;SchedModel,</pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MachineInstr &amp;DefMI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MachineInstr &amp;UseMI,</pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>8.91k</pre></td><td class='code'><pre>                                     unsigned UseIdx) const {</pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>8.91k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>8.91k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Compute operand latency of a def of &apos;Reg&apos;. Return true</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// if the target considered it &apos;low&apos;.</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool hasLowDefLatency(const TargetSchedModel &amp;SchedModel,</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const MachineInstr &amp;DefMI,</pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                unsigned DefIdx) const;</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Perform target-specific instruction verification.</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool verifyInstruction(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>64.5M</pre></td><td class='code'><pre>                                 StringRef &amp;ErrInfo) const {</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>64.5M</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>64.5M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the current execution domain and bit mask of</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// possible domains for instruction.</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Some micro-architectures have multiple execution domains, and multiple</pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// opcodes that perform the same operation in different domains.  For</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// example, the x86 architecture provides the por, orps, and orpd</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instructions that all do the same thing.  There is a latency penalty if a</pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register is written in one domain and read in another.</pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This function returns a pair (domain, mask) containing the execution</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// domain of MI, and a bit mask of possible domains.  The setExecutionDomain</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// function can be used to change the opcode to one of the domains in the</pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// bit mask.  Instructions whose execution domain can&apos;t be changed should</pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// return a 0 mask.</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The execution domain numbers don&apos;t have any special meaning except domain</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 0 is used for instructions that are not associated with any interesting</pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// execution domain.</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::pair&lt;uint16_t, uint16_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  getExecutionDomain(const MachineInstr &amp;MI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return std::make_pair(0, 0);</span></pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Change the opcode of MI to execute in Domain.</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The bit (1 &lt;&lt; Domain) must be set in the mask returned from</pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// getExecutionDomain(MI).</pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  virtual void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const <span class='red'>{}</span></pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns the preferred minimum clearance</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// before an instruction with an unwanted partial register update.</pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Some instructions only write part of a register, and implicitly need to</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// read the other parts of the register.  This may cause unwanted stalls</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// preventing otherwise unrelated instructions from executing in parallel in</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// an out-of-order CPU.</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For example, the x86 instruction cvtsi2ss writes its result to bits</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// [31:0] of the destination xmm register. Bits [127:32] are unaffected, so</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the instruction needs to wait for the old value of the register to become</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// available:</pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   addps %xmm1, %xmm0</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   movaps %xmm0, (%rax)</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   cvtsi2ss %rbx, %xmm0</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// In the code above, the cvtsi2ss instruction needs to wait for the addps</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction before it can issue, even though the high bits of %xmm0</pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// probably aren&apos;t needed.</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This hook returns the preferred clearance before MI, measured in</pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instructions.  Other defs of MI&apos;s operand OpNum are avoided in the last N</pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instructions before MI.  It should only return a positive value for</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// unwanted dependencies.  If the old bits of the defined register have</pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// useful values, or if MI is determined to otherwise read the dependency,</pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the hook should return 0.</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The unwanted dependency may be handled by:</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 1. Allocating the same register for an MI def and use.  That makes the</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    unwanted dependency identical to a required dependency.</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 2. Allocating a register for the def that has no defs in the previous N</pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    instructions.</pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 3. Calling breakPartialRegDependency() with the same arguments.  This</pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    allows the target to insert a dependency breaking instruction.</pre></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getPartialRegUpdateClearance(const MachineInstr &amp;MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                               const TargetRegisterInfo *TRI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The default implementation returns 0 for no partial register dependency.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the minimum clearance before an instruction that reads an</pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// unused register.</pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For example, AVX instructions may copy part of a register operand into</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the unused high bits of the destination register.</pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// vcvtsi2sdq %rax, undef %xmm0, %xmm14</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// In the code above, vcvtsi2sdq copies %xmm0[127:64] into %xmm14 creating a</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// false dependence on any previous write to %xmm0.</pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This hook works similarly to getPartialRegUpdateClearance, except that it</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// does not take an operand index. Instead sets \p OpNum to the index of the</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// unused register.</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned getUndefRegClearance(const MachineInstr &amp;MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='covered-line'><pre>8.52k</pre></td><td class='code'><pre>                                        const TargetRegisterInfo *TRI) const {</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The default implementation returns 0 for no undef register dependency.</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>8.52k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='covered-line'><pre>8.52k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Insert a dependency-breaking instruction</pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// before MI to eliminate an unwanted dependency on OpNum.</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If it wasn&apos;t possible to avoid a def in the last N instructions before MI</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (see getPartialRegUpdateClearance), this hook will be called to break the</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// unwanted dependency.</pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// On x86, an xorps instruction can be used as a dependency breaker:</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   addps %xmm1, %xmm0</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   movaps %xmm0, (%rax)</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   xorps %xmm0, %xmm0</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///   cvtsi2ss %rbx, %xmm0</pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// An &lt;imp-kill&gt; operand should be added to MI if an instruction was</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// inserted.  This ties the instructions together in the post-ra scheduler.</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void breakPartialRegDependency(MachineInstr &amp;MI, unsigned OpNum,</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                         const TargetRegisterInfo *TRI) const <span class='red'>{}</span></pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Create machine specific model for scheduling.</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual DFAPacketizer *</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  CreateTargetScheduleState(const TargetSubtargetInfo &amp;) const {</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Sometimes, it is possible for the target</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to tell, even without aliasing information, that two MIs access different</pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// memory addresses. This function returns true if two MIs access different</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// memory addresses and false otherwise.</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Assumes any physical registers used to compute addresses have the same</pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// value for both instructions. (This is the most useful assumption for</pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// post-RA scheduling.)</pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See also MachineInstr::mayAlias, which is implemented on top of this</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// function.</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool</pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa,</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='covered-line'><pre>5.92M</pre></td><td class='code'><pre>                                  const MachineInstr &amp;MIb) const {</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='covered-line'><pre>5.92M</pre></td><td class='code'><pre>    assert(MIa.mayLoadOrStore() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='covered-line'><pre>5.92M</pre></td><td class='code'><pre>           &quot;MIa must load from or modify a memory location&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>5.92M</pre></td><td class='code'><pre>    assert(MIb.mayLoadOrStore() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='covered-line'><pre>5.92M</pre></td><td class='code'><pre>           &quot;MIb must load from or modify a memory location&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='covered-line'><pre>5.92M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>5.92M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the value to use for the MachineCSE&apos;s LookAheadLimit,</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// which is a heuristic used for CSE&apos;ing phys reg defs.</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  virtual unsigned getMachineCSELookAheadLimit() const {</pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The default lookahead is small to prevent unprofitable quadratic</pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // behavior.</pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    return 5;</pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the maximal number of alias checks on memory operands. For</pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instructions with more than one memory operands, the alias check on a</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// single MachineInstr pair has quadratic overhead and results in</pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// unacceptable performance in the worst case. The limit here is to clamp</pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that maximal checks performed. Usually, that&apos;s the product of memory</pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand numbers from that pair of MachineInstr to be checked. For</pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instance, with two MachineInstrs with 4 and 5 memory operands</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// correspondingly, a total of 20 checks are required. With this limit set to</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 16, their alias check is skipped. We choose to limit the product instead</pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of the individual instruction as targets may have special MachineInstrs</pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with a considerably high number of memory operands, such as `ldm` in ARM.</pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Setting this limit per MachineInstr would result in either too high</pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// overhead or too rigid restriction.</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='covered-line'><pre>7.10M</pre></td><td class='code'><pre>  virtual unsigned getMemOperandAACheckLimit() const { return 16; }</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return an array that contains the ids of the target indices (used for the</pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// TargetIndex machine operand) and their names.</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MIR Serialization is able to serialize only the target indices that are</pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// defined by this method.</pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ArrayRef&lt;std::pair&lt;int, const char *&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  getSerializableTargetIndices() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return std::nullopt;</span></pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Decompose the machine operand&apos;s target flags into two values - the direct</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// target flag value and any of bit flags that are applied.</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::pair&lt;unsigned, unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  decomposeMachineOperandsTargetFlags(unsigned /*TF*/) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return std::make_pair(0u, 0u);</span></pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return an array that contains the direct target flag values and their</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// names.</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MIR Serialization is able to serialize only the target flags that are</pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// defined by this method.</pre></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  getSerializableDirectMachineOperandTargetFlags() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return std::nullopt;</span></pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return an array that contains the bitmask target flag values and their</pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// names.</pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MIR Serialization is able to serialize only the target flags that are</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// defined by this method.</pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  getSerializableBitmaskMachineOperandTargetFlags() const {</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return an array that contains the MMO target flag values and their</pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// names.</pre></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MIR Serialization is able to serialize only the MMO target flags that are</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// defined by this method.</pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  getSerializableMachineMemOperandTargetFlags() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return std::nullopt;</span></pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Determines whether \p Inst is a tail call instruction. Override this</pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// method on targets that do not properly set MCID::Return and MCID::Call on</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// tail call instructions.&quot;</pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  virtual bool isTailCall(const MachineInstr &amp;Inst) const {</pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>    return Inst.isReturn() &amp;&amp; <div class='tooltip'>Inst.isCall()<span class='tooltip-content'>1.02k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2023' href='#L2023'><span>2023:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>7.97k</span>]
  Branch (<span class='line-number'><a name='L2023' href='#L2023'><span>2023:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>369</span>, <span class='None'>False</span>: <span class='covered-line'>655</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2023'><span>2023:12</span></a></span>) to (<span class='line-number'><a href='#L2023'><span>2023:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2023:12)
     Condition C2 --> (2023:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// True if the instruction is bound to the top of its basic block and no</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// other instructions shall be inserted before it. This can be implemented</pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to prevent register allocator to insert spills for \p Reg before such</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instructions.</pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isBasicBlockPrologue(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>                                    Register Reg = Register()) const {</pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='covered-line'><pre>289k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Allows targets to use appropriate copy instruction while spilitting live</pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// range of a register in register allocation.</pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned getLiveRangeSplitOpcode(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>                                           const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>    return TargetOpcode::COPY;</pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// During PHI eleimination lets target to make necessary checks and</pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// insert the copy to the PHI destination register in a target specific</pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// manner.</pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr *createPHIDestinationCopy(</pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt,</pre></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>      const DebugLoc &amp;DL, Register Src, Register Dst) const {</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>    return BuildMI(MBB, InsPt, DL, get(TargetOpcode::COPY), Dst)</pre></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>        .addReg(Src);</pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// During PHI eleimination lets target to make necessary checks and</pre></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// insert the copy to the PHI destination register in a target specific</pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// manner.</pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineInstr *createPHISourceCopy(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            MachineBasicBlock::iterator InsPt,</pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const DebugLoc &amp;DL, Register Src,</pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned SrcSubReg,</pre></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>                                            Register Dst) const {</pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>    return BuildMI(MBB, InsPt, DL, get(TargetOpcode::COPY), Dst)</pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>        .addReg(Src, 0, SrcSubReg);</pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns a \p outliner::OutlinedFunction struct containing target-specific</pre></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// information for a set of outlining candidates. Returns std::nullopt if the</pre></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// candidates are not suitable for outlining.</pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::optional&lt;outliner::OutlinedFunction&gt; getOutliningCandidateInfo(</pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &quot;Target didn&apos;t implement TargetInstrInfo::getOutliningCandidateInfo!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Optional target hook to create the LLVM IR attributes for the outlined</pre></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// function. If overridden, the overriding function must call the default</pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// implementation.</pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void mergeOutliningCandidateAttributes(</pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      Function &amp;F, std::vector&lt;outliner::Candidate&gt; &amp;Candidates) const;</pre></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Target-dependent implementation for getOutliningTypeImpl.</pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual outliner::InstrType</pre></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  getOutliningTypeImpl(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &quot;Target didn&apos;t implement TargetInstrInfo::getOutliningTypeImpl!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns how or if \p MIT should be outlined. \p Flags is the</pre></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// target-specific information returned by isMBBSafeToOutlineFrom.</pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  outliner::InstrType</pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const;</pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Optional target hook that returns true if \p MBB is safe to outline from,</pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and returns any target-specific information in \p Flags.</pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      unsigned &amp;Flags) const;</pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Optional target hook which partitions \p MBB into outlinable ranges for</pre></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction mapping purposes. Each range is defined by two iterators:</pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// [start, end).</pre></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Ranges are expected to be ordered top-down. That is, ranges closer to the</pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// top of the block should come before ranges closer to the end of the block.</pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Ranges cannot overlap.</pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If an entire block is mappable, then its range is [MBB.begin(), MBB.end())</pre></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// All instructions not present in an outlinable range are considered</pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// illegal.</pre></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual SmallVector&lt;</pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      std::pair&lt;MachineBasicBlock::iterator, MachineBasicBlock::iterator&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='covered-line'><pre>719</pre></td><td class='code'><pre>  getOutlinableRanges(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const {</pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='covered-line'><pre>719</pre></td><td class='code'><pre>    return {std::make_pair(MBB.begin(), MBB.end())};</pre></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='covered-line'><pre>719</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Insert a custom frame for outlined functions.</pre></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                  const outliner::OutlinedFunction &amp;OF) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &quot;Target didn&apos;t implement TargetInstrInfo::buildOutlinedFrame!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Insert a call to an outlined function into the program.</pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns an iterator to the spot where we inserted the call. This must be</pre></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// implemented by the target.</pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual MachineBasicBlock::iterator</pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                     outliner::Candidate &amp;C) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &quot;Target didn&apos;t implement TargetInstrInfo::insertOutlinedCall!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Insert an architecture-specific instruction to clear a register. If you</pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// need to avoid sideeffects (e.g. avoid XOR on x86, which sets EFLAGS), set</pre></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p AllowSideEffects to \p false.</pre></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void buildClearRegister(Register Reg, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineBasicBlock::iterator Iter,</pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                  bool AllowSideEffects = true) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if 0</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: This should exist once all platforms that use stack protectors</pre></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // implements it.</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    llvm_unreachable(</pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        &quot;Target didn&apos;t implement TargetInstrInfo::buildClearRegister!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the function can safely be outlined from.</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// A function \p MF is considered safe for outlining if an outlined function</pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// produced from instructions in F will produce a program which produces the</pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// same output for any set of given inputs.</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                           bool OutlineFromLinkOnceODRs) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Target didn&apos;t implement &quot;</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                     &quot;TargetInstrInfo::isFunctionSafeToOutlineFrom!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the function should be outlined from by default.</pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  virtual bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the function is a viable candidate for machine function</pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// splitting. The criteria for if a function can be split may vary by target.</pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isFunctionSafeToSplit(const MachineFunction &amp;MF) const;</pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return true if the MachineBasicBlock can safely be split to the cold</pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// section. On AArch64, certain instructions may cause a block to be unsafe</pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to split to the cold section.</pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='covered-line'><pre>306</pre></td><td class='code'><pre>  virtual bool isMBBSafeToSplitToCold(const MachineBasicBlock &amp;MBB) const {</pre></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='covered-line'><pre>306</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='covered-line'><pre>306</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Produce the expression describing the \p MI loading a value into</pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the physical register \p Reg. This hook should only be used with</pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p MIs belonging to VReg-less functions.</pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual std::optional&lt;ParamLoadedValue&gt;</pre></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const;</pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Given the generic extension instruction \p ExtMI, returns true if this</pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// extension is a likely candidate for being folded into an another</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction.</pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isExtendLikelyToBeFolded(MachineInstr &amp;ExtMI,</pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                        MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return MIR formatter to format/parse MIR operands.  Target can override</pre></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this virtual function and return target specific MIR formatter.</pre></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>  virtual const MIRFormatter *getMIRFormatter() const {</pre></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>    if (!Formatter.get())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2193' href='#L2193'><span>2193:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.09k</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>      Formatter = std::make_unique&lt;MIRFormatter&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>    return Formatter.get();</pre></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns the target-specific default value for tail duplication.</pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This value will be used if the tail-dup-placement-threshold argument is</pre></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// not provided.</pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>  virtual unsigned getTailDuplicateSize(CodeGenOptLevel OptLevel) const {</pre></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>    return OptLevel &gt;= CodeGenOptLevel::Aggressive ? <div class='tooltip'>4<span class='tooltip-content'>763</span></div> : <div class='tooltip'>2<span class='tooltip-content'>28.0k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2202' href='#L2202'><span>2202:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>763</span>, <span class='None'>False</span>: <span class='covered-line'>28.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns the callee operand from the given \p MI.</pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>  virtual const MachineOperand &amp;getCalleeOperand(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>    return MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the uniformity behavior of the given instruction.</pre></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual InstructionUniformity</pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  getInstructionUniformity(const MachineInstr &amp;MI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return InstructionUniformity::Default;</span></pre></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the given \p MI defines a TargetIndex operand that can be</pre></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// tracked by their offset, can have values, and can have debug info</pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// associated with it. If so, sets \p Index and \p Offset of the target index</pre></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand.</pre></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool isExplicitTargetIndexDef(const MachineInstr &amp;MI, int &amp;Index,</pre></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>                                        int64_t &amp;Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the call frame size just before MI.</pre></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getCallFrameSizeAt(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Fills in the necessary MachineOperands to refer to a frame index.</pre></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The best way to understand this is to print `asm(&quot;&quot;::&quot;m&quot;(x));` after</pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// finalize-isel. Example:</pre></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// INLINEASM ... 262190 /* mem:m */, %stack.0.x.addr, 1, $noreg, 0, $noreg</pre></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// we would add placeholders for:                     ^  ^       ^  ^</pre></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void getFrameIndexOperands(SmallVectorImpl&lt;MachineOperand&gt; &amp;Ops,</pre></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                     int FI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;unknown number of operands necessary&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Gets the opcode for the Pseudo Instruction used to initialize</pre></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the undef value. If no Instruction is available, this will</pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// fail compilation.</pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  virtual unsigned getUndefInitOpcode(unsigned RegClassID) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    (void)RegClassID;</span></pre></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected register class.&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  mutable std::unique_ptr&lt;MIRFormatter&gt; Formatter;</pre></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned CallFrameSetupOpcode, CallFrameDestroyOpcode;</pre></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned CatchRetOpcode;</pre></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned ReturnOpcode;</pre></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Provide DenseMapInfo for TargetInstrInfo::RegSubRegPair.</pre></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;&gt; struct DenseMapInfo&lt;TargetInstrInfo::RegSubRegPair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  using RegInfo = DenseMapInfo&lt;unsigned&gt;;</pre></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='covered-line'><pre>20.3M</pre></td><td class='code'><pre>  static inline TargetInstrInfo::RegSubRegPair getEmptyKey() {</pre></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='covered-line'><pre>20.3M</pre></td><td class='code'><pre>    return TargetInstrInfo::RegSubRegPair(RegInfo::getEmptyKey(),</pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='covered-line'><pre>20.3M</pre></td><td class='code'><pre>                                          RegInfo::getEmptyKey());</pre></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='covered-line'><pre>20.3M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='covered-line'><pre>13.2M</pre></td><td class='code'><pre>  static inline TargetInstrInfo::RegSubRegPair getTombstoneKey() {</pre></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='covered-line'><pre>13.2M</pre></td><td class='code'><pre>    return TargetInstrInfo::RegSubRegPair(RegInfo::getTombstoneKey(),</pre></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='covered-line'><pre>13.2M</pre></td><td class='code'><pre>                                          RegInfo::getTombstoneKey());</pre></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='covered-line'><pre>13.2M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Reuse getHashValue implementation from</pre></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// std::pair&lt;unsigned, unsigned&gt;.</pre></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='covered-line'><pre>9.87M</pre></td><td class='code'><pre>  static unsigned getHashValue(const TargetInstrInfo::RegSubRegPair &amp;Val) {</pre></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='covered-line'><pre>9.87M</pre></td><td class='code'><pre>    std::pair&lt;unsigned, unsigned&gt; PairVal = std::make_pair(Val.Reg, Val.SubReg);</pre></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='covered-line'><pre>9.87M</pre></td><td class='code'><pre>    return DenseMapInfo&lt;std::pair&lt;unsigned, unsigned&gt;&gt;::getHashValue(PairVal);</pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='covered-line'><pre>9.87M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static bool isEqual(const TargetInstrInfo::RegSubRegPair &amp;LHS,</pre></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='covered-line'><pre>65.0M</pre></td><td class='code'><pre>                      const TargetInstrInfo::RegSubRegPair &amp;RHS) {</pre></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='covered-line'><pre>65.0M</pre></td><td class='code'><pre>    return RegInfo::isEqual(LHS.Reg, RHS.Reg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2277' href='#L2277'><span>2277:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.7M</span>, <span class='None'>False</span>: <span class='covered-line'>38.2M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='covered-line'><pre>65.0M</pre></td><td class='code'><pre>           <div class='tooltip'>RegInfo::isEqual(LHS.SubReg, RHS.SubReg)<span class='tooltip-content'>26.7M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2278' href='#L2278'><span>2278:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.7M</span>, <span class='None'>False</span>: <span class='covered-line'>7.34k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2277'><span>2277:12</span></a></span>) to (<span class='line-number'><a href='#L2277'><span>2278:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2277:12)
     Condition C2 --> (2278:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='covered-line'><pre>65.0M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_CODEGEN_TARGETINSTRINFO_H</pre></td></tr></table></div></body></html>