/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* us_clk */
#define us_clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define us_clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define us_clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define us_clk__CFG2_SRC_SEL_MASK 0x07u
#define us_clk__INDEX 0x01u
#define us_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define us_clk__PM_ACT_MSK 0x02u
#define us_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define us_clk__PM_STBY_MSK 0x02u

/* trigger */
#define trigger__0__INTTYPE CYREG_PICU0_INTTYPE5
#define trigger__0__MASK 0x20u
#define trigger__0__PC CYREG_PRT0_PC5
#define trigger__0__PORT 0u
#define trigger__0__SHIFT 5u
#define trigger__AG CYREG_PRT0_AG
#define trigger__AMUX CYREG_PRT0_AMUX
#define trigger__BIE CYREG_PRT0_BIE
#define trigger__BIT_MASK CYREG_PRT0_BIT_MASK
#define trigger__BYP CYREG_PRT0_BYP
#define trigger__CTL CYREG_PRT0_CTL
#define trigger__DM0 CYREG_PRT0_DM0
#define trigger__DM1 CYREG_PRT0_DM1
#define trigger__DM2 CYREG_PRT0_DM2
#define trigger__DR CYREG_PRT0_DR
#define trigger__INP_DIS CYREG_PRT0_INP_DIS
#define trigger__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define trigger__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define trigger__LCD_EN CYREG_PRT0_LCD_EN
#define trigger__MASK 0x20u
#define trigger__PORT 0u
#define trigger__PRT CYREG_PRT0_PRT
#define trigger__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define trigger__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define trigger__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define trigger__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define trigger__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define trigger__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define trigger__PS CYREG_PRT0_PS
#define trigger__SHIFT 5u
#define trigger__SLW CYREG_PRT0_SLW

/* us_b_isr */
#define us_b_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define us_b_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define us_b_isr__INTC_MASK 0x08u
#define us_b_isr__INTC_NUMBER 3u
#define us_b_isr__INTC_PRIOR_NUM 7u
#define us_b_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define us_b_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define us_b_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* us_f_isr */
#define us_f_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define us_f_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define us_f_isr__INTC_MASK 0x10u
#define us_f_isr__INTC_NUMBER 4u
#define us_f_isr__INTC_PRIOR_NUM 7u
#define us_f_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define us_f_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define us_f_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* us_l_isr */
#define us_l_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define us_l_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define us_l_isr__INTC_MASK 0x20u
#define us_l_isr__INTC_NUMBER 5u
#define us_l_isr__INTC_PRIOR_NUM 7u
#define us_l_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define us_l_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define us_l_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* us_r_isr */
#define us_r_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define us_r_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define us_r_isr__INTC_MASK 0x40u
#define us_r_isr__INTC_NUMBER 6u
#define us_r_isr__INTC_PRIOR_NUM 7u
#define us_r_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define us_r_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define us_r_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* motor_clk */
#define motor_clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define motor_clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define motor_clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define motor_clk__CFG2_SRC_SEL_MASK 0x07u
#define motor_clk__INDEX 0x00u
#define motor_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define motor_clk__PM_ACT_MSK 0x01u
#define motor_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define motor_clk__PM_STBY_MSK 0x01u

/* us_b_echo */
#define us_b_echo__0__INTTYPE CYREG_PICU12_INTTYPE3
#define us_b_echo__0__MASK 0x08u
#define us_b_echo__0__PC CYREG_PRT12_PC3
#define us_b_echo__0__PORT 12u
#define us_b_echo__0__SHIFT 3u
#define us_b_echo__AG CYREG_PRT12_AG
#define us_b_echo__BIE CYREG_PRT12_BIE
#define us_b_echo__BIT_MASK CYREG_PRT12_BIT_MASK
#define us_b_echo__BYP CYREG_PRT12_BYP
#define us_b_echo__DM0 CYREG_PRT12_DM0
#define us_b_echo__DM1 CYREG_PRT12_DM1
#define us_b_echo__DM2 CYREG_PRT12_DM2
#define us_b_echo__DR CYREG_PRT12_DR
#define us_b_echo__INP_DIS CYREG_PRT12_INP_DIS
#define us_b_echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define us_b_echo__MASK 0x08u
#define us_b_echo__PORT 12u
#define us_b_echo__PRT CYREG_PRT12_PRT
#define us_b_echo__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define us_b_echo__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define us_b_echo__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define us_b_echo__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define us_b_echo__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define us_b_echo__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define us_b_echo__PS CYREG_PRT12_PS
#define us_b_echo__SHIFT 3u
#define us_b_echo__SIO_CFG CYREG_PRT12_SIO_CFG
#define us_b_echo__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define us_b_echo__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define us_b_echo__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define us_b_echo__SLW CYREG_PRT12_SLW

/* us_f_echo */
#define us_f_echo__0__INTTYPE CYREG_PICU0_INTTYPE2
#define us_f_echo__0__MASK 0x04u
#define us_f_echo__0__PC CYREG_PRT0_PC2
#define us_f_echo__0__PORT 0u
#define us_f_echo__0__SHIFT 2u
#define us_f_echo__AG CYREG_PRT0_AG
#define us_f_echo__AMUX CYREG_PRT0_AMUX
#define us_f_echo__BIE CYREG_PRT0_BIE
#define us_f_echo__BIT_MASK CYREG_PRT0_BIT_MASK
#define us_f_echo__BYP CYREG_PRT0_BYP
#define us_f_echo__CTL CYREG_PRT0_CTL
#define us_f_echo__DM0 CYREG_PRT0_DM0
#define us_f_echo__DM1 CYREG_PRT0_DM1
#define us_f_echo__DM2 CYREG_PRT0_DM2
#define us_f_echo__DR CYREG_PRT0_DR
#define us_f_echo__INP_DIS CYREG_PRT0_INP_DIS
#define us_f_echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define us_f_echo__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define us_f_echo__LCD_EN CYREG_PRT0_LCD_EN
#define us_f_echo__MASK 0x04u
#define us_f_echo__PORT 0u
#define us_f_echo__PRT CYREG_PRT0_PRT
#define us_f_echo__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define us_f_echo__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define us_f_echo__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define us_f_echo__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define us_f_echo__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define us_f_echo__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define us_f_echo__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define us_f_echo__PS CYREG_PRT0_PS
#define us_f_echo__SHIFT 2u
#define us_f_echo__SLW CYREG_PRT0_SLW

/* us_l_echo */
#define us_l_echo__0__INTTYPE CYREG_PICU0_INTTYPE3
#define us_l_echo__0__MASK 0x08u
#define us_l_echo__0__PC CYREG_PRT0_PC3
#define us_l_echo__0__PORT 0u
#define us_l_echo__0__SHIFT 3u
#define us_l_echo__AG CYREG_PRT0_AG
#define us_l_echo__AMUX CYREG_PRT0_AMUX
#define us_l_echo__BIE CYREG_PRT0_BIE
#define us_l_echo__BIT_MASK CYREG_PRT0_BIT_MASK
#define us_l_echo__BYP CYREG_PRT0_BYP
#define us_l_echo__CTL CYREG_PRT0_CTL
#define us_l_echo__DM0 CYREG_PRT0_DM0
#define us_l_echo__DM1 CYREG_PRT0_DM1
#define us_l_echo__DM2 CYREG_PRT0_DM2
#define us_l_echo__DR CYREG_PRT0_DR
#define us_l_echo__INP_DIS CYREG_PRT0_INP_DIS
#define us_l_echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define us_l_echo__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define us_l_echo__LCD_EN CYREG_PRT0_LCD_EN
#define us_l_echo__MASK 0x08u
#define us_l_echo__PORT 0u
#define us_l_echo__PRT CYREG_PRT0_PRT
#define us_l_echo__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define us_l_echo__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define us_l_echo__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define us_l_echo__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define us_l_echo__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define us_l_echo__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define us_l_echo__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define us_l_echo__PS CYREG_PRT0_PS
#define us_l_echo__SHIFT 3u
#define us_l_echo__SLW CYREG_PRT0_SLW

/* us_r_echo */
#define us_r_echo__0__INTTYPE CYREG_PICU0_INTTYPE1
#define us_r_echo__0__MASK 0x02u
#define us_r_echo__0__PC CYREG_PRT0_PC1
#define us_r_echo__0__PORT 0u
#define us_r_echo__0__SHIFT 1u
#define us_r_echo__AG CYREG_PRT0_AG
#define us_r_echo__AMUX CYREG_PRT0_AMUX
#define us_r_echo__BIE CYREG_PRT0_BIE
#define us_r_echo__BIT_MASK CYREG_PRT0_BIT_MASK
#define us_r_echo__BYP CYREG_PRT0_BYP
#define us_r_echo__CTL CYREG_PRT0_CTL
#define us_r_echo__DM0 CYREG_PRT0_DM0
#define us_r_echo__DM1 CYREG_PRT0_DM1
#define us_r_echo__DM2 CYREG_PRT0_DM2
#define us_r_echo__DR CYREG_PRT0_DR
#define us_r_echo__INP_DIS CYREG_PRT0_INP_DIS
#define us_r_echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define us_r_echo__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define us_r_echo__LCD_EN CYREG_PRT0_LCD_EN
#define us_r_echo__MASK 0x02u
#define us_r_echo__PORT 0u
#define us_r_echo__PRT CYREG_PRT0_PRT
#define us_r_echo__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define us_r_echo__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define us_r_echo__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define us_r_echo__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define us_r_echo__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define us_r_echo__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define us_r_echo__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define us_r_echo__PS CYREG_PRT0_PS
#define us_r_echo__SHIFT 1u
#define us_r_echo__SLW CYREG_PRT0_SLW

/* motor_l_en */
#define motor_l_en__0__INTTYPE CYREG_PICU1_INTTYPE2
#define motor_l_en__0__MASK 0x04u
#define motor_l_en__0__PC CYREG_PRT1_PC2
#define motor_l_en__0__PORT 1u
#define motor_l_en__0__SHIFT 2u
#define motor_l_en__AG CYREG_PRT1_AG
#define motor_l_en__AMUX CYREG_PRT1_AMUX
#define motor_l_en__BIE CYREG_PRT1_BIE
#define motor_l_en__BIT_MASK CYREG_PRT1_BIT_MASK
#define motor_l_en__BYP CYREG_PRT1_BYP
#define motor_l_en__CTL CYREG_PRT1_CTL
#define motor_l_en__DM0 CYREG_PRT1_DM0
#define motor_l_en__DM1 CYREG_PRT1_DM1
#define motor_l_en__DM2 CYREG_PRT1_DM2
#define motor_l_en__DR CYREG_PRT1_DR
#define motor_l_en__INP_DIS CYREG_PRT1_INP_DIS
#define motor_l_en__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define motor_l_en__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define motor_l_en__LCD_EN CYREG_PRT1_LCD_EN
#define motor_l_en__MASK 0x04u
#define motor_l_en__PORT 1u
#define motor_l_en__PRT CYREG_PRT1_PRT
#define motor_l_en__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define motor_l_en__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define motor_l_en__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define motor_l_en__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define motor_l_en__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define motor_l_en__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define motor_l_en__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define motor_l_en__PS CYREG_PRT1_PS
#define motor_l_en__SHIFT 2u
#define motor_l_en__SLW CYREG_PRT1_SLW

/* motor_r_en */
#define motor_r_en__0__INTTYPE CYREG_PICU2_INTTYPE2
#define motor_r_en__0__MASK 0x04u
#define motor_r_en__0__PC CYREG_PRT2_PC2
#define motor_r_en__0__PORT 2u
#define motor_r_en__0__SHIFT 2u
#define motor_r_en__AG CYREG_PRT2_AG
#define motor_r_en__AMUX CYREG_PRT2_AMUX
#define motor_r_en__BIE CYREG_PRT2_BIE
#define motor_r_en__BIT_MASK CYREG_PRT2_BIT_MASK
#define motor_r_en__BYP CYREG_PRT2_BYP
#define motor_r_en__CTL CYREG_PRT2_CTL
#define motor_r_en__DM0 CYREG_PRT2_DM0
#define motor_r_en__DM1 CYREG_PRT2_DM1
#define motor_r_en__DM2 CYREG_PRT2_DM2
#define motor_r_en__DR CYREG_PRT2_DR
#define motor_r_en__INP_DIS CYREG_PRT2_INP_DIS
#define motor_r_en__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define motor_r_en__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define motor_r_en__LCD_EN CYREG_PRT2_LCD_EN
#define motor_r_en__MASK 0x04u
#define motor_r_en__PORT 2u
#define motor_r_en__PRT CYREG_PRT2_PRT
#define motor_r_en__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define motor_r_en__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define motor_r_en__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define motor_r_en__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define motor_r_en__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define motor_r_en__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define motor_r_en__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define motor_r_en__PS CYREG_PRT2_PS
#define motor_r_en__SHIFT 2u
#define motor_r_en__SLW CYREG_PRT2_SLW

/* us_b_timer */
#define us_b_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define us_b_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define us_b_timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define us_b_timer_TimerUDB_rstSts_stsreg__1__POS 1
#define us_b_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define us_b_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define us_b_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define us_b_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define us_b_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define us_b_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define us_b_timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define us_b_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define us_b_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define us_b_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define us_b_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define us_b_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define us_b_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define us_b_timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB06_A0
#define us_b_timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB06_A1
#define us_b_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define us_b_timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB06_D0
#define us_b_timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB06_D1
#define us_b_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define us_b_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define us_b_timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB06_F0
#define us_b_timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB06_F1
#define us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define us_b_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define us_b_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define us_b_timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB07_A0
#define us_b_timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB07_A1
#define us_b_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define us_b_timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB07_D0
#define us_b_timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB07_D1
#define us_b_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define us_b_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define us_b_timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB07_F0
#define us_b_timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB07_F1

/* us_f_timer */
#define us_f_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define us_f_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define us_f_timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define us_f_timer_TimerUDB_rstSts_stsreg__1__POS 1
#define us_f_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define us_f_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define us_f_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define us_f_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define us_f_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define us_f_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define us_f_timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define us_f_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define us_f_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define us_f_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define us_f_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define us_f_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define us_f_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define us_f_timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB02_A0
#define us_f_timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB02_A1
#define us_f_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define us_f_timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB02_D0
#define us_f_timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB02_D1
#define us_f_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define us_f_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define us_f_timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB02_F0
#define us_f_timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB02_F1
#define us_f_timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define us_f_timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define us_f_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define us_f_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define us_f_timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB03_A0
#define us_f_timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB03_A1
#define us_f_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define us_f_timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB03_D0
#define us_f_timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB03_D1
#define us_f_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define us_f_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define us_f_timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB03_F0
#define us_f_timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB03_F1

/* us_l_timer */
#define us_l_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define us_l_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define us_l_timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define us_l_timer_TimerUDB_rstSts_stsreg__1__POS 1
#define us_l_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define us_l_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define us_l_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define us_l_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define us_l_timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define us_l_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define us_l_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define us_l_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define us_l_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define us_l_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define us_l_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define us_l_timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB07_A0
#define us_l_timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB07_A1
#define us_l_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define us_l_timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB07_D0
#define us_l_timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB07_D1
#define us_l_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define us_l_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define us_l_timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB07_F0
#define us_l_timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB07_F1
#define us_l_timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define us_l_timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define us_l_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define us_l_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define us_l_timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB08_A0
#define us_l_timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB08_A1
#define us_l_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define us_l_timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB08_D0
#define us_l_timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB08_D1
#define us_l_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define us_l_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define us_l_timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB08_F0
#define us_l_timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB08_F1
#define us_l_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define us_l_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL

/* us_r_timer */
#define us_r_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define us_r_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define us_r_timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define us_r_timer_TimerUDB_rstSts_stsreg__1__POS 1
#define us_r_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define us_r_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define us_r_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define us_r_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define us_r_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define us_r_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define us_r_timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define us_r_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define us_r_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define us_r_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define us_r_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define us_r_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define us_r_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define us_r_timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define us_r_timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define us_r_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define us_r_timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define us_r_timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define us_r_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define us_r_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define us_r_timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define us_r_timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define us_r_timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define us_r_timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define us_r_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define us_r_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define us_r_timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define us_r_timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define us_r_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define us_r_timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define us_r_timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define us_r_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define us_r_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define us_r_timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define us_r_timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB01_F1

/* us_trigger */
#define us_trigger_PWMHW__CAP0 CYREG_TMR3_CAP0
#define us_trigger_PWMHW__CAP1 CYREG_TMR3_CAP1
#define us_trigger_PWMHW__CFG0 CYREG_TMR3_CFG0
#define us_trigger_PWMHW__CFG1 CYREG_TMR3_CFG1
#define us_trigger_PWMHW__CFG2 CYREG_TMR3_CFG2
#define us_trigger_PWMHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define us_trigger_PWMHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define us_trigger_PWMHW__PER0 CYREG_TMR3_PER0
#define us_trigger_PWMHW__PER1 CYREG_TMR3_PER1
#define us_trigger_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define us_trigger_PWMHW__PM_ACT_MSK 0x08u
#define us_trigger_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define us_trigger_PWMHW__PM_STBY_MSK 0x08u
#define us_trigger_PWMHW__RT0 CYREG_TMR3_RT0
#define us_trigger_PWMHW__RT1 CYREG_TMR3_RT1
#define us_trigger_PWMHW__SR0 CYREG_TMR3_SR0

/* motor_l_in1 */
#define motor_l_in1__0__INTTYPE CYREG_PICU1_INTTYPE5
#define motor_l_in1__0__MASK 0x20u
#define motor_l_in1__0__PC CYREG_PRT1_PC5
#define motor_l_in1__0__PORT 1u
#define motor_l_in1__0__SHIFT 5u
#define motor_l_in1__AG CYREG_PRT1_AG
#define motor_l_in1__AMUX CYREG_PRT1_AMUX
#define motor_l_in1__BIE CYREG_PRT1_BIE
#define motor_l_in1__BIT_MASK CYREG_PRT1_BIT_MASK
#define motor_l_in1__BYP CYREG_PRT1_BYP
#define motor_l_in1__CTL CYREG_PRT1_CTL
#define motor_l_in1__DM0 CYREG_PRT1_DM0
#define motor_l_in1__DM1 CYREG_PRT1_DM1
#define motor_l_in1__DM2 CYREG_PRT1_DM2
#define motor_l_in1__DR CYREG_PRT1_DR
#define motor_l_in1__INP_DIS CYREG_PRT1_INP_DIS
#define motor_l_in1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define motor_l_in1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define motor_l_in1__LCD_EN CYREG_PRT1_LCD_EN
#define motor_l_in1__MASK 0x20u
#define motor_l_in1__PORT 1u
#define motor_l_in1__PRT CYREG_PRT1_PRT
#define motor_l_in1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define motor_l_in1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define motor_l_in1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define motor_l_in1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define motor_l_in1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define motor_l_in1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define motor_l_in1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define motor_l_in1__PS CYREG_PRT1_PS
#define motor_l_in1__SHIFT 5u
#define motor_l_in1__SLW CYREG_PRT1_SLW

/* motor_l_in2 */
#define motor_l_in2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define motor_l_in2__0__MASK 0x10u
#define motor_l_in2__0__PC CYREG_PRT1_PC4
#define motor_l_in2__0__PORT 1u
#define motor_l_in2__0__SHIFT 4u
#define motor_l_in2__AG CYREG_PRT1_AG
#define motor_l_in2__AMUX CYREG_PRT1_AMUX
#define motor_l_in2__BIE CYREG_PRT1_BIE
#define motor_l_in2__BIT_MASK CYREG_PRT1_BIT_MASK
#define motor_l_in2__BYP CYREG_PRT1_BYP
#define motor_l_in2__CTL CYREG_PRT1_CTL
#define motor_l_in2__DM0 CYREG_PRT1_DM0
#define motor_l_in2__DM1 CYREG_PRT1_DM1
#define motor_l_in2__DM2 CYREG_PRT1_DM2
#define motor_l_in2__DR CYREG_PRT1_DR
#define motor_l_in2__INP_DIS CYREG_PRT1_INP_DIS
#define motor_l_in2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define motor_l_in2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define motor_l_in2__LCD_EN CYREG_PRT1_LCD_EN
#define motor_l_in2__MASK 0x10u
#define motor_l_in2__PORT 1u
#define motor_l_in2__PRT CYREG_PRT1_PRT
#define motor_l_in2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define motor_l_in2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define motor_l_in2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define motor_l_in2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define motor_l_in2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define motor_l_in2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define motor_l_in2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define motor_l_in2__PS CYREG_PRT1_PS
#define motor_l_in2__SHIFT 4u
#define motor_l_in2__SLW CYREG_PRT1_SLW

/* motor_l_pwm */
#define motor_l_pwm_PWMHW__CAP0 CYREG_TMR0_CAP0
#define motor_l_pwm_PWMHW__CAP1 CYREG_TMR0_CAP1
#define motor_l_pwm_PWMHW__CFG0 CYREG_TMR0_CFG0
#define motor_l_pwm_PWMHW__CFG1 CYREG_TMR0_CFG1
#define motor_l_pwm_PWMHW__CFG2 CYREG_TMR0_CFG2
#define motor_l_pwm_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define motor_l_pwm_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define motor_l_pwm_PWMHW__PER0 CYREG_TMR0_PER0
#define motor_l_pwm_PWMHW__PER1 CYREG_TMR0_PER1
#define motor_l_pwm_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define motor_l_pwm_PWMHW__PM_ACT_MSK 0x01u
#define motor_l_pwm_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define motor_l_pwm_PWMHW__PM_STBY_MSK 0x01u
#define motor_l_pwm_PWMHW__RT0 CYREG_TMR0_RT0
#define motor_l_pwm_PWMHW__RT1 CYREG_TMR0_RT1
#define motor_l_pwm_PWMHW__SR0 CYREG_TMR0_SR0

/* motor_r_in1 */
#define motor_r_in1__0__INTTYPE CYREG_PICU2_INTTYPE5
#define motor_r_in1__0__MASK 0x20u
#define motor_r_in1__0__PC CYREG_PRT2_PC5
#define motor_r_in1__0__PORT 2u
#define motor_r_in1__0__SHIFT 5u
#define motor_r_in1__AG CYREG_PRT2_AG
#define motor_r_in1__AMUX CYREG_PRT2_AMUX
#define motor_r_in1__BIE CYREG_PRT2_BIE
#define motor_r_in1__BIT_MASK CYREG_PRT2_BIT_MASK
#define motor_r_in1__BYP CYREG_PRT2_BYP
#define motor_r_in1__CTL CYREG_PRT2_CTL
#define motor_r_in1__DM0 CYREG_PRT2_DM0
#define motor_r_in1__DM1 CYREG_PRT2_DM1
#define motor_r_in1__DM2 CYREG_PRT2_DM2
#define motor_r_in1__DR CYREG_PRT2_DR
#define motor_r_in1__INP_DIS CYREG_PRT2_INP_DIS
#define motor_r_in1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define motor_r_in1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define motor_r_in1__LCD_EN CYREG_PRT2_LCD_EN
#define motor_r_in1__MASK 0x20u
#define motor_r_in1__PORT 2u
#define motor_r_in1__PRT CYREG_PRT2_PRT
#define motor_r_in1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define motor_r_in1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define motor_r_in1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define motor_r_in1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define motor_r_in1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define motor_r_in1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define motor_r_in1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define motor_r_in1__PS CYREG_PRT2_PS
#define motor_r_in1__SHIFT 5u
#define motor_r_in1__SLW CYREG_PRT2_SLW

/* motor_r_in2 */
#define motor_r_in2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define motor_r_in2__0__MASK 0x10u
#define motor_r_in2__0__PC CYREG_PRT2_PC4
#define motor_r_in2__0__PORT 2u
#define motor_r_in2__0__SHIFT 4u
#define motor_r_in2__AG CYREG_PRT2_AG
#define motor_r_in2__AMUX CYREG_PRT2_AMUX
#define motor_r_in2__BIE CYREG_PRT2_BIE
#define motor_r_in2__BIT_MASK CYREG_PRT2_BIT_MASK
#define motor_r_in2__BYP CYREG_PRT2_BYP
#define motor_r_in2__CTL CYREG_PRT2_CTL
#define motor_r_in2__DM0 CYREG_PRT2_DM0
#define motor_r_in2__DM1 CYREG_PRT2_DM1
#define motor_r_in2__DM2 CYREG_PRT2_DM2
#define motor_r_in2__DR CYREG_PRT2_DR
#define motor_r_in2__INP_DIS CYREG_PRT2_INP_DIS
#define motor_r_in2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define motor_r_in2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define motor_r_in2__LCD_EN CYREG_PRT2_LCD_EN
#define motor_r_in2__MASK 0x10u
#define motor_r_in2__PORT 2u
#define motor_r_in2__PRT CYREG_PRT2_PRT
#define motor_r_in2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define motor_r_in2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define motor_r_in2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define motor_r_in2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define motor_r_in2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define motor_r_in2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define motor_r_in2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define motor_r_in2__PS CYREG_PRT2_PS
#define motor_r_in2__SHIFT 4u
#define motor_r_in2__SLW CYREG_PRT2_SLW

/* motor_r_pwm */
#define motor_r_pwm_PWMHW__CAP0 CYREG_TMR1_CAP0
#define motor_r_pwm_PWMHW__CAP1 CYREG_TMR1_CAP1
#define motor_r_pwm_PWMHW__CFG0 CYREG_TMR1_CFG0
#define motor_r_pwm_PWMHW__CFG1 CYREG_TMR1_CFG1
#define motor_r_pwm_PWMHW__CFG2 CYREG_TMR1_CFG2
#define motor_r_pwm_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define motor_r_pwm_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define motor_r_pwm_PWMHW__PER0 CYREG_TMR1_PER0
#define motor_r_pwm_PWMHW__PER1 CYREG_TMR1_PER1
#define motor_r_pwm_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define motor_r_pwm_PWMHW__PM_ACT_MSK 0x02u
#define motor_r_pwm_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define motor_r_pwm_PWMHW__PM_STBY_MSK 0x02u
#define motor_r_pwm_PWMHW__RT0 CYREG_TMR1_RT0
#define motor_r_pwm_PWMHW__RT1 CYREG_TMR1_RT1
#define motor_r_pwm_PWMHW__SR0 CYREG_TMR1_SR0

/* motor_l_phaseA */
#define motor_l_phaseA__0__INTTYPE CYREG_PICU1_INTTYPE6
#define motor_l_phaseA__0__MASK 0x40u
#define motor_l_phaseA__0__PC CYREG_PRT1_PC6
#define motor_l_phaseA__0__PORT 1u
#define motor_l_phaseA__0__SHIFT 6u
#define motor_l_phaseA__AG CYREG_PRT1_AG
#define motor_l_phaseA__AMUX CYREG_PRT1_AMUX
#define motor_l_phaseA__BIE CYREG_PRT1_BIE
#define motor_l_phaseA__BIT_MASK CYREG_PRT1_BIT_MASK
#define motor_l_phaseA__BYP CYREG_PRT1_BYP
#define motor_l_phaseA__CTL CYREG_PRT1_CTL
#define motor_l_phaseA__DM0 CYREG_PRT1_DM0
#define motor_l_phaseA__DM1 CYREG_PRT1_DM1
#define motor_l_phaseA__DM2 CYREG_PRT1_DM2
#define motor_l_phaseA__DR CYREG_PRT1_DR
#define motor_l_phaseA__INP_DIS CYREG_PRT1_INP_DIS
#define motor_l_phaseA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define motor_l_phaseA__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define motor_l_phaseA__LCD_EN CYREG_PRT1_LCD_EN
#define motor_l_phaseA__MASK 0x40u
#define motor_l_phaseA__PORT 1u
#define motor_l_phaseA__PRT CYREG_PRT1_PRT
#define motor_l_phaseA__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define motor_l_phaseA__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define motor_l_phaseA__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define motor_l_phaseA__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define motor_l_phaseA__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define motor_l_phaseA__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define motor_l_phaseA__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define motor_l_phaseA__PS CYREG_PRT1_PS
#define motor_l_phaseA__SHIFT 6u
#define motor_l_phaseA__SLW CYREG_PRT1_SLW

/* motor_l_phaseB */
#define motor_l_phaseB__0__INTTYPE CYREG_PICU1_INTTYPE7
#define motor_l_phaseB__0__MASK 0x80u
#define motor_l_phaseB__0__PC CYREG_PRT1_PC7
#define motor_l_phaseB__0__PORT 1u
#define motor_l_phaseB__0__SHIFT 7u
#define motor_l_phaseB__AG CYREG_PRT1_AG
#define motor_l_phaseB__AMUX CYREG_PRT1_AMUX
#define motor_l_phaseB__BIE CYREG_PRT1_BIE
#define motor_l_phaseB__BIT_MASK CYREG_PRT1_BIT_MASK
#define motor_l_phaseB__BYP CYREG_PRT1_BYP
#define motor_l_phaseB__CTL CYREG_PRT1_CTL
#define motor_l_phaseB__DM0 CYREG_PRT1_DM0
#define motor_l_phaseB__DM1 CYREG_PRT1_DM1
#define motor_l_phaseB__DM2 CYREG_PRT1_DM2
#define motor_l_phaseB__DR CYREG_PRT1_DR
#define motor_l_phaseB__INP_DIS CYREG_PRT1_INP_DIS
#define motor_l_phaseB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define motor_l_phaseB__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define motor_l_phaseB__LCD_EN CYREG_PRT1_LCD_EN
#define motor_l_phaseB__MASK 0x80u
#define motor_l_phaseB__PORT 1u
#define motor_l_phaseB__PRT CYREG_PRT1_PRT
#define motor_l_phaseB__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define motor_l_phaseB__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define motor_l_phaseB__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define motor_l_phaseB__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define motor_l_phaseB__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define motor_l_phaseB__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define motor_l_phaseB__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define motor_l_phaseB__PS CYREG_PRT1_PS
#define motor_l_phaseB__SHIFT 7u
#define motor_l_phaseB__SLW CYREG_PRT1_SLW

/* motor_r_phaseA */
#define motor_r_phaseA__0__INTTYPE CYREG_PICU15_INTTYPE2
#define motor_r_phaseA__0__MASK 0x04u
#define motor_r_phaseA__0__PC CYREG_IO_PC_PRT15_PC2
#define motor_r_phaseA__0__PORT 15u
#define motor_r_phaseA__0__SHIFT 2u
#define motor_r_phaseA__AG CYREG_PRT15_AG
#define motor_r_phaseA__AMUX CYREG_PRT15_AMUX
#define motor_r_phaseA__BIE CYREG_PRT15_BIE
#define motor_r_phaseA__BIT_MASK CYREG_PRT15_BIT_MASK
#define motor_r_phaseA__BYP CYREG_PRT15_BYP
#define motor_r_phaseA__CTL CYREG_PRT15_CTL
#define motor_r_phaseA__DM0 CYREG_PRT15_DM0
#define motor_r_phaseA__DM1 CYREG_PRT15_DM1
#define motor_r_phaseA__DM2 CYREG_PRT15_DM2
#define motor_r_phaseA__DR CYREG_PRT15_DR
#define motor_r_phaseA__INP_DIS CYREG_PRT15_INP_DIS
#define motor_r_phaseA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define motor_r_phaseA__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define motor_r_phaseA__LCD_EN CYREG_PRT15_LCD_EN
#define motor_r_phaseA__MASK 0x04u
#define motor_r_phaseA__PORT 15u
#define motor_r_phaseA__PRT CYREG_PRT15_PRT
#define motor_r_phaseA__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define motor_r_phaseA__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define motor_r_phaseA__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define motor_r_phaseA__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define motor_r_phaseA__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define motor_r_phaseA__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define motor_r_phaseA__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define motor_r_phaseA__PS CYREG_PRT15_PS
#define motor_r_phaseA__SHIFT 2u
#define motor_r_phaseA__SLW CYREG_PRT15_SLW

/* motor_r_phaseB */
#define motor_r_phaseB__0__INTTYPE CYREG_PICU15_INTTYPE3
#define motor_r_phaseB__0__MASK 0x08u
#define motor_r_phaseB__0__PC CYREG_IO_PC_PRT15_PC3
#define motor_r_phaseB__0__PORT 15u
#define motor_r_phaseB__0__SHIFT 3u
#define motor_r_phaseB__AG CYREG_PRT15_AG
#define motor_r_phaseB__AMUX CYREG_PRT15_AMUX
#define motor_r_phaseB__BIE CYREG_PRT15_BIE
#define motor_r_phaseB__BIT_MASK CYREG_PRT15_BIT_MASK
#define motor_r_phaseB__BYP CYREG_PRT15_BYP
#define motor_r_phaseB__CTL CYREG_PRT15_CTL
#define motor_r_phaseB__DM0 CYREG_PRT15_DM0
#define motor_r_phaseB__DM1 CYREG_PRT15_DM1
#define motor_r_phaseB__DM2 CYREG_PRT15_DM2
#define motor_r_phaseB__DR CYREG_PRT15_DR
#define motor_r_phaseB__INP_DIS CYREG_PRT15_INP_DIS
#define motor_r_phaseB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define motor_r_phaseB__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define motor_r_phaseB__LCD_EN CYREG_PRT15_LCD_EN
#define motor_r_phaseB__MASK 0x08u
#define motor_r_phaseB__PORT 15u
#define motor_r_phaseB__PRT CYREG_PRT15_PRT
#define motor_r_phaseB__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define motor_r_phaseB__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define motor_r_phaseB__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define motor_r_phaseB__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define motor_r_phaseB__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define motor_r_phaseB__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define motor_r_phaseB__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define motor_r_phaseB__PS CYREG_PRT15_PS
#define motor_r_phaseB__SHIFT 3u
#define motor_r_phaseB__SLW CYREG_PRT15_SLW

/* color_sensor_s0 */
#define color_sensor_s0__0__INTTYPE CYREG_PICU0_INTTYPE6
#define color_sensor_s0__0__MASK 0x40u
#define color_sensor_s0__0__PC CYREG_PRT0_PC6
#define color_sensor_s0__0__PORT 0u
#define color_sensor_s0__0__SHIFT 6u
#define color_sensor_s0__AG CYREG_PRT0_AG
#define color_sensor_s0__AMUX CYREG_PRT0_AMUX
#define color_sensor_s0__BIE CYREG_PRT0_BIE
#define color_sensor_s0__BIT_MASK CYREG_PRT0_BIT_MASK
#define color_sensor_s0__BYP CYREG_PRT0_BYP
#define color_sensor_s0__CTL CYREG_PRT0_CTL
#define color_sensor_s0__DM0 CYREG_PRT0_DM0
#define color_sensor_s0__DM1 CYREG_PRT0_DM1
#define color_sensor_s0__DM2 CYREG_PRT0_DM2
#define color_sensor_s0__DR CYREG_PRT0_DR
#define color_sensor_s0__INP_DIS CYREG_PRT0_INP_DIS
#define color_sensor_s0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define color_sensor_s0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define color_sensor_s0__LCD_EN CYREG_PRT0_LCD_EN
#define color_sensor_s0__MASK 0x40u
#define color_sensor_s0__PORT 0u
#define color_sensor_s0__PRT CYREG_PRT0_PRT
#define color_sensor_s0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define color_sensor_s0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define color_sensor_s0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define color_sensor_s0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define color_sensor_s0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define color_sensor_s0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define color_sensor_s0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define color_sensor_s0__PS CYREG_PRT0_PS
#define color_sensor_s0__SHIFT 6u
#define color_sensor_s0__SLW CYREG_PRT0_SLW

/* color_sensor_s1 */
#define color_sensor_s1__0__INTTYPE CYREG_PICU0_INTTYPE7
#define color_sensor_s1__0__MASK 0x80u
#define color_sensor_s1__0__PC CYREG_PRT0_PC7
#define color_sensor_s1__0__PORT 0u
#define color_sensor_s1__0__SHIFT 7u
#define color_sensor_s1__AG CYREG_PRT0_AG
#define color_sensor_s1__AMUX CYREG_PRT0_AMUX
#define color_sensor_s1__BIE CYREG_PRT0_BIE
#define color_sensor_s1__BIT_MASK CYREG_PRT0_BIT_MASK
#define color_sensor_s1__BYP CYREG_PRT0_BYP
#define color_sensor_s1__CTL CYREG_PRT0_CTL
#define color_sensor_s1__DM0 CYREG_PRT0_DM0
#define color_sensor_s1__DM1 CYREG_PRT0_DM1
#define color_sensor_s1__DM2 CYREG_PRT0_DM2
#define color_sensor_s1__DR CYREG_PRT0_DR
#define color_sensor_s1__INP_DIS CYREG_PRT0_INP_DIS
#define color_sensor_s1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define color_sensor_s1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define color_sensor_s1__LCD_EN CYREG_PRT0_LCD_EN
#define color_sensor_s1__MASK 0x80u
#define color_sensor_s1__PORT 0u
#define color_sensor_s1__PRT CYREG_PRT0_PRT
#define color_sensor_s1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define color_sensor_s1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define color_sensor_s1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define color_sensor_s1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define color_sensor_s1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define color_sensor_s1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define color_sensor_s1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define color_sensor_s1__PS CYREG_PRT0_PS
#define color_sensor_s1__SHIFT 7u
#define color_sensor_s1__SLW CYREG_PRT0_SLW

/* color_sensor_s2 */
#define color_sensor_s2__0__INTTYPE CYREG_PICU2_INTTYPE0
#define color_sensor_s2__0__MASK 0x01u
#define color_sensor_s2__0__PC CYREG_PRT2_PC0
#define color_sensor_s2__0__PORT 2u
#define color_sensor_s2__0__SHIFT 0u
#define color_sensor_s2__AG CYREG_PRT2_AG
#define color_sensor_s2__AMUX CYREG_PRT2_AMUX
#define color_sensor_s2__BIE CYREG_PRT2_BIE
#define color_sensor_s2__BIT_MASK CYREG_PRT2_BIT_MASK
#define color_sensor_s2__BYP CYREG_PRT2_BYP
#define color_sensor_s2__CTL CYREG_PRT2_CTL
#define color_sensor_s2__DM0 CYREG_PRT2_DM0
#define color_sensor_s2__DM1 CYREG_PRT2_DM1
#define color_sensor_s2__DM2 CYREG_PRT2_DM2
#define color_sensor_s2__DR CYREG_PRT2_DR
#define color_sensor_s2__INP_DIS CYREG_PRT2_INP_DIS
#define color_sensor_s2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define color_sensor_s2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define color_sensor_s2__LCD_EN CYREG_PRT2_LCD_EN
#define color_sensor_s2__MASK 0x01u
#define color_sensor_s2__PORT 2u
#define color_sensor_s2__PRT CYREG_PRT2_PRT
#define color_sensor_s2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define color_sensor_s2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define color_sensor_s2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define color_sensor_s2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define color_sensor_s2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define color_sensor_s2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define color_sensor_s2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define color_sensor_s2__PS CYREG_PRT2_PS
#define color_sensor_s2__SHIFT 0u
#define color_sensor_s2__SLW CYREG_PRT2_SLW

/* color_sensor_s3 */
#define color_sensor_s3__0__INTTYPE CYREG_PICU2_INTTYPE1
#define color_sensor_s3__0__MASK 0x02u
#define color_sensor_s3__0__PC CYREG_PRT2_PC1
#define color_sensor_s3__0__PORT 2u
#define color_sensor_s3__0__SHIFT 1u
#define color_sensor_s3__AG CYREG_PRT2_AG
#define color_sensor_s3__AMUX CYREG_PRT2_AMUX
#define color_sensor_s3__BIE CYREG_PRT2_BIE
#define color_sensor_s3__BIT_MASK CYREG_PRT2_BIT_MASK
#define color_sensor_s3__BYP CYREG_PRT2_BYP
#define color_sensor_s3__CTL CYREG_PRT2_CTL
#define color_sensor_s3__DM0 CYREG_PRT2_DM0
#define color_sensor_s3__DM1 CYREG_PRT2_DM1
#define color_sensor_s3__DM2 CYREG_PRT2_DM2
#define color_sensor_s3__DR CYREG_PRT2_DR
#define color_sensor_s3__INP_DIS CYREG_PRT2_INP_DIS
#define color_sensor_s3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define color_sensor_s3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define color_sensor_s3__LCD_EN CYREG_PRT2_LCD_EN
#define color_sensor_s3__MASK 0x02u
#define color_sensor_s3__PORT 2u
#define color_sensor_s3__PRT CYREG_PRT2_PRT
#define color_sensor_s3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define color_sensor_s3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define color_sensor_s3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define color_sensor_s3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define color_sensor_s3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define color_sensor_s3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define color_sensor_s3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define color_sensor_s3__PS CYREG_PRT2_PS
#define color_sensor_s3__SHIFT 1u
#define color_sensor_s3__SLW CYREG_PRT2_SLW

/* motor_l_quaddec */
#define motor_l_quaddec_bQuadDec_Stsreg__0__MASK 0x01u
#define motor_l_quaddec_bQuadDec_Stsreg__0__POS 0
#define motor_l_quaddec_bQuadDec_Stsreg__1__MASK 0x02u
#define motor_l_quaddec_bQuadDec_Stsreg__1__POS 1
#define motor_l_quaddec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define motor_l_quaddec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define motor_l_quaddec_bQuadDec_Stsreg__2__MASK 0x04u
#define motor_l_quaddec_bQuadDec_Stsreg__2__POS 2
#define motor_l_quaddec_bQuadDec_Stsreg__3__MASK 0x08u
#define motor_l_quaddec_bQuadDec_Stsreg__3__POS 3
#define motor_l_quaddec_bQuadDec_Stsreg__MASK 0x0Fu
#define motor_l_quaddec_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define motor_l_quaddec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define motor_l_quaddec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define motor_l_quaddec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define motor_l_quaddec_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define motor_l_quaddec_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define motor_l_quaddec_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB14_A0
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB14_A1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB14_D0
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB14_D1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB14_F0
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB14_F1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB15_A0
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB15_A1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB15_D0
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB15_D1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB15_F0
#define motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB15_F1
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define motor_l_quaddec_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define motor_l_quaddec_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define motor_l_quaddec_isr__INTC_MASK 0x01u
#define motor_l_quaddec_isr__INTC_NUMBER 0u
#define motor_l_quaddec_isr__INTC_PRIOR_NUM 7u
#define motor_l_quaddec_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define motor_l_quaddec_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define motor_l_quaddec_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* motor_r_quaddec */
#define motor_r_quaddec_bQuadDec_Stsreg__0__MASK 0x01u
#define motor_r_quaddec_bQuadDec_Stsreg__0__POS 0
#define motor_r_quaddec_bQuadDec_Stsreg__1__MASK 0x02u
#define motor_r_quaddec_bQuadDec_Stsreg__1__POS 1
#define motor_r_quaddec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define motor_r_quaddec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define motor_r_quaddec_bQuadDec_Stsreg__2__MASK 0x04u
#define motor_r_quaddec_bQuadDec_Stsreg__2__POS 2
#define motor_r_quaddec_bQuadDec_Stsreg__3__MASK 0x08u
#define motor_r_quaddec_bQuadDec_Stsreg__3__POS 3
#define motor_r_quaddec_bQuadDec_Stsreg__MASK 0x0Fu
#define motor_r_quaddec_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define motor_r_quaddec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define motor_r_quaddec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define motor_r_quaddec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define motor_r_quaddec_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define motor_r_quaddec_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define motor_r_quaddec_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define motor_r_quaddec_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define motor_r_quaddec_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define motor_r_quaddec_isr__INTC_MASK 0x02u
#define motor_r_quaddec_isr__INTC_NUMBER 1u
#define motor_r_quaddec_isr__INTC_PRIOR_NUM 7u
#define motor_r_quaddec_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define motor_r_quaddec_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define motor_r_quaddec_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* color_sensor_clk */
#define color_sensor_clk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define color_sensor_clk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define color_sensor_clk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define color_sensor_clk__CFG2_SRC_SEL_MASK 0x07u
#define color_sensor_clk__INDEX 0x03u
#define color_sensor_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define color_sensor_clk__PM_ACT_MSK 0x08u
#define color_sensor_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define color_sensor_clk__PM_STBY_MSK 0x08u

/* color_sensor_led */
#define color_sensor_led__0__INTTYPE CYREG_PICU2_INTTYPE3
#define color_sensor_led__0__MASK 0x08u
#define color_sensor_led__0__PC CYREG_PRT2_PC3
#define color_sensor_led__0__PORT 2u
#define color_sensor_led__0__SHIFT 3u
#define color_sensor_led__AG CYREG_PRT2_AG
#define color_sensor_led__AMUX CYREG_PRT2_AMUX
#define color_sensor_led__BIE CYREG_PRT2_BIE
#define color_sensor_led__BIT_MASK CYREG_PRT2_BIT_MASK
#define color_sensor_led__BYP CYREG_PRT2_BYP
#define color_sensor_led__CTL CYREG_PRT2_CTL
#define color_sensor_led__DM0 CYREG_PRT2_DM0
#define color_sensor_led__DM1 CYREG_PRT2_DM1
#define color_sensor_led__DM2 CYREG_PRT2_DM2
#define color_sensor_led__DR CYREG_PRT2_DR
#define color_sensor_led__INP_DIS CYREG_PRT2_INP_DIS
#define color_sensor_led__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define color_sensor_led__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define color_sensor_led__LCD_EN CYREG_PRT2_LCD_EN
#define color_sensor_led__MASK 0x08u
#define color_sensor_led__PORT 2u
#define color_sensor_led__PRT CYREG_PRT2_PRT
#define color_sensor_led__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define color_sensor_led__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define color_sensor_led__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define color_sensor_led__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define color_sensor_led__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define color_sensor_led__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define color_sensor_led__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define color_sensor_led__PS CYREG_PRT2_PS
#define color_sensor_led__SHIFT 3u
#define color_sensor_led__SLW CYREG_PRT2_SLW

/* color_sensor_out */
#define color_sensor_out__0__INTTYPE CYREG_PICU3_INTTYPE5
#define color_sensor_out__0__MASK 0x20u
#define color_sensor_out__0__PC CYREG_PRT3_PC5
#define color_sensor_out__0__PORT 3u
#define color_sensor_out__0__SHIFT 5u
#define color_sensor_out__AG CYREG_PRT3_AG
#define color_sensor_out__AMUX CYREG_PRT3_AMUX
#define color_sensor_out__BIE CYREG_PRT3_BIE
#define color_sensor_out__BIT_MASK CYREG_PRT3_BIT_MASK
#define color_sensor_out__BYP CYREG_PRT3_BYP
#define color_sensor_out__CTL CYREG_PRT3_CTL
#define color_sensor_out__DM0 CYREG_PRT3_DM0
#define color_sensor_out__DM1 CYREG_PRT3_DM1
#define color_sensor_out__DM2 CYREG_PRT3_DM2
#define color_sensor_out__DR CYREG_PRT3_DR
#define color_sensor_out__INP_DIS CYREG_PRT3_INP_DIS
#define color_sensor_out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define color_sensor_out__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define color_sensor_out__LCD_EN CYREG_PRT3_LCD_EN
#define color_sensor_out__MASK 0x20u
#define color_sensor_out__PORT 3u
#define color_sensor_out__PRT CYREG_PRT3_PRT
#define color_sensor_out__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define color_sensor_out__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define color_sensor_out__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define color_sensor_out__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define color_sensor_out__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define color_sensor_out__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define color_sensor_out__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define color_sensor_out__PS CYREG_PRT3_PS
#define color_sensor_out__SHIFT 5u
#define color_sensor_out__SLW CYREG_PRT3_SLW

/* color_sensor_pwm */
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__7__POS 7
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define color_sensor_pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__0__POS 0
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__2__POS 2
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__3__POS 3
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define color_sensor_pwm_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define color_sensor_pwm_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1

/* p_controller_isr */
#define p_controller_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define p_controller_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define p_controller_isr__INTC_MASK 0x80000u
#define p_controller_isr__INTC_NUMBER 19u
#define p_controller_isr__INTC_PRIOR_NUM 7u
#define p_controller_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define p_controller_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define p_controller_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* color_sensor_creg */
#define color_sensor_creg_Sync_ctrl_reg__0__MASK 0x01u
#define color_sensor_creg_Sync_ctrl_reg__0__POS 0
#define color_sensor_creg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define color_sensor_creg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define color_sensor_creg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define color_sensor_creg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define color_sensor_creg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define color_sensor_creg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define color_sensor_creg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define color_sensor_creg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define color_sensor_creg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define color_sensor_creg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define color_sensor_creg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define color_sensor_creg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define color_sensor_creg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define color_sensor_creg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define color_sensor_creg_Sync_ctrl_reg__MASK 0x01u
#define color_sensor_creg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define color_sensor_creg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define color_sensor_creg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* color_sensor_ready */
#define color_sensor_ready__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define color_sensor_ready__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define color_sensor_ready__INTC_MASK 0x04u
#define color_sensor_ready__INTC_NUMBER 2u
#define color_sensor_ready__INTC_PRIOR_NUM 7u
#define color_sensor_ready__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define color_sensor_ready__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define color_sensor_ready__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* p_controller_timer */
#define p_controller_timer_TimerHW__CAP0 CYREG_TMR2_CAP0
#define p_controller_timer_TimerHW__CAP1 CYREG_TMR2_CAP1
#define p_controller_timer_TimerHW__CFG0 CYREG_TMR2_CFG0
#define p_controller_timer_TimerHW__CFG1 CYREG_TMR2_CFG1
#define p_controller_timer_TimerHW__CFG2 CYREG_TMR2_CFG2
#define p_controller_timer_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define p_controller_timer_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define p_controller_timer_TimerHW__PER0 CYREG_TMR2_PER0
#define p_controller_timer_TimerHW__PER1 CYREG_TMR2_PER1
#define p_controller_timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define p_controller_timer_TimerHW__PM_ACT_MSK 0x04u
#define p_controller_timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define p_controller_timer_TimerHW__PM_STBY_MSK 0x04u
#define p_controller_timer_TimerHW__RT0 CYREG_TMR2_RT0
#define p_controller_timer_TimerHW__RT1 CYREG_TMR2_RT1
#define p_controller_timer_TimerHW__SR0 CYREG_TMR2_SR0

/* color_sensor_counter */
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB10_A0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB10_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB10_D0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB10_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB10_F0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB10_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB11_A0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB11_A1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB11_D0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB11_D1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB11_F0
#define color_sensor_counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB11_F1
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define color_sensor_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__4__POS 4
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define color_sensor_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB10_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "lesgo_g6"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000007Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
