{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@67:77@HdlIdDef", "  input   [ 2:0]  s_axi_arprot\n\n);\n\n\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\n"], "Clone Blocks": [["hdl/library/axi_ad9467/axi_ad9467.v@93:103", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_clk;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@91:101", "\n  // internal registers\n\n  reg         [ 31:0]     up_rdata = 'd0;\n  reg                     up_rack = 'd0;\n  reg                     up_wack = 'd0;\n\n  // internal signals\n\n  wire                    up_rstn;\n  wire                    up_clk;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@69:79", ");\n\n\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\nwire [13:0] up_waddr_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@90:100", "  input       [  2:0]     s_axi_arprot);\n\n  // internal registers\n\n  reg         [ 31:0]     up_rdata = 'd0;\n  reg                     up_rack = 'd0;\n  reg                     up_wack = 'd0;\n\n  // internal signals\n\n  wire                    up_rstn;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@97:107", "  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal clocks & resets\n\n  wire            adc_rst;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            delay_rst;\n\n  // internal signals\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@117:127", "  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal signals\n\n  wire            adc_rst;\n"], ["hdl/library/axi_ad9963/axi_ad9963.v@134:144", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal clocks and resets\n\n  wire            up_clk;\n  wire            up_rstn;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@89:99", "  input       [  2:0]     s_axi_awprot,\n  input       [  2:0]     s_axi_arprot);\n\n  // internal registers\n\n  reg         [ 31:0]     up_rdata = 'd0;\n  reg                     up_rack = 'd0;\n  reg                     up_wack = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@97:107", "\n  // internal registers\n\n  reg             up_wack = 1'b0;\n  reg     [31:0]  up_rdata = 32'b0;\n  reg             up_rack = 1'b0;\n\n  // internal clocks & resets\n\n  wire            up_clk;\n  wire            up_rstn;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@116:126", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@118:128", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_rack = 'd0;\n\n  // internal signals\n\n  wire            adc_rst;\n  wire            adc_clk;\n"], ["hdl/library/axi_ad9963/axi_ad9963.v@133:143", "  input           s_axi_rready);\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal clocks and resets\n\n  wire            up_clk;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@68:78", "\n);\n\n\nreg  [31:0] up_rdata = 'd0;\nreg        up_rack = 'd0;\nreg        up_wack = 'd0;\n\nwire adc_rst;\nwire up_rstn;\nwire up_clk;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@98:108", "\n  // internal registers\n\n  reg                               up_wack = 1'b0;\n  reg                               up_rack = 1'b0;\n  reg     [31:0]                    up_rdata = 32'b0;\n\n  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n"], ["hdl/library/axi_adaq8092/axi_adaq8092.v@108:118", "  // internal registers\n\n  reg             up_status_or = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_wack = 'd0;\n  reg             up_rack = 'd0;\n  \n  // internal clocks & resets\n\n  wire            up_rstn;\n  wire            up_clk;\n"], ["hdl/library/axi_adaq8092/axi_adaq8092.v@107:117", "\n  // internal registers\n\n  reg             up_status_or = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             up_wack = 'd0;\n  reg             up_rack = 'd0;\n  \n  // internal clocks & resets\n\n  wire            up_rstn;\n"]], "Diff Content": {"Delete": [[72, "reg  [31:0] up_rdata = 'd0;\n"]], "Add": []}}