
---------- Begin Simulation Statistics ----------
final_tick                               124004962000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274062                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655228                       # Number of bytes of host memory used
host_op_rate                                   299909                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   364.88                       # Real time elapsed on the host
host_tick_rate                              339850390                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124005                       # Number of seconds simulated
sim_ticks                                124004962000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.240050                       # CPI: cycles per instruction
system.cpu.discardedOps                        376525                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        10499104                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.806419                       # IPC: instructions per cycle
system.cpu.numCycles                        124004962                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       113505858                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       598023                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1196952                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            461                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20360377                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16297609                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53395                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737522                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736127                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984034                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050573                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434007                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133977                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1033                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35598917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35598917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35602216                       # number of overall hits
system.cpu.dcache.overall_hits::total        35602216                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        87187                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          87187                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        87249                       # number of overall misses
system.cpu.dcache.overall_misses::total         87249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7128944000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7128944000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7128944000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7128944000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686104                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686104                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689465                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689465                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002443                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002443                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002445                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81766.134860                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81766.134860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81708.031038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81708.031038                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        54032                       # number of writebacks
system.cpu.dcache.writebacks::total             54032                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23436                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23436                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        63751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        63808                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63808                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5440949000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5440949000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5443484000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5443484000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001786                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85346.880833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85346.880833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85310.368606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85310.368606                       # average overall mshr miss latency
system.cpu.dcache.replacements                  63296                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21400393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21400393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1442782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1442782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001467                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001467                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45885.634322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45885.634322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6737                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6737                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1200368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1200368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48586.092447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48586.092447                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5686162000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5686162000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102004.915327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102004.915327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16699                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16699                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4240581000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4240581000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108607.529773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108607.529773                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3299                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3299                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           62                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           62                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018447                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018447                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           57                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2535000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2535000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 44473.684211                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 44473.684211                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.266832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35844184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             63808                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            561.750627                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.266832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71799058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71799058                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49060761                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106515                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9763916                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27561140                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27561140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27561140                       # number of overall hits
system.cpu.icache.overall_hits::total        27561140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       535125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         535125                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       535125                       # number of overall misses
system.cpu.icache.overall_misses::total        535125                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13955582000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13955582000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13955582000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13955582000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28096265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28096265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28096265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28096265                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26079.106751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26079.106751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26079.106751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26079.106751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       534723                       # number of writebacks
system.cpu.icache.writebacks::total            534723                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       535125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       535125                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       535125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       535125                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12885332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12885332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12885332000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12885332000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24079.106751                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24079.106751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24079.106751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24079.106751                       # average overall mshr miss latency
system.cpu.icache.replacements                 534723                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27561140                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27561140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       535125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        535125                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13955582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13955582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28096265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28096265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26079.106751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26079.106751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       535125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       535125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12885332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12885332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24079.106751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24079.106751                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           401.833811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28096265                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            535125                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.504116                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   401.833811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.784832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.784832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56727655                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56727655                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 124004962000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               534601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18140                       # number of demand (read+write) hits
system.l2.demand_hits::total                   552741                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              534601                       # number of overall hits
system.l2.overall_hits::.cpu.data               18140                       # number of overall hits
system.l2.overall_hits::total                  552741                       # number of overall hits
system.l2.demand_misses::.cpu.inst                524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45668                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46192                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               524                       # number of overall misses
system.l2.overall_misses::.cpu.data             45668                       # number of overall misses
system.l2.overall_misses::total                 46192                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51298000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4870853000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4922151000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51298000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4870853000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4922151000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           535125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            63808                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               598933                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          535125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           63808                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              598933                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000979                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.715710                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000979                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.715710                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97896.946565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106657.900499                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106558.516626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97896.946565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106657.900499                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106558.516626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37378                       # number of writebacks
system.l2.writebacks::total                     37378                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46186                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46186                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40758000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3957187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3997945000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40758000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3957187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3997945000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.715631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.715631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077114                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77931.166348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86660.688084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86561.836920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77931.166348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86660.688084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86561.836920                       # average overall mshr miss latency
system.l2.replacements                          38022                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        54032                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            54032                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        54032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        54032                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       534716                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           534716                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       534716                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       534716                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   235                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4118442000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4118442000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106118.062355                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106118.062355                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3342242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3342242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86118.062355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86118.062355                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         534601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             534601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51298000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51298000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       535125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         535125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000979                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000979                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97896.946565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97896.946565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40758000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40758000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77931.166348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77931.166348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    752411000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    752411000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.276945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.276945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109712.890055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109712.890055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    614945000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    614945000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.276744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.276744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89733.693273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89733.693273                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8008.824639                       # Cycle average of tags in use
system.l2.tags.total_refs                     1196887                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46214                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.898797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.456326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.086588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7960.281725                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977640                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5599                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9621502                       # Number of tag accesses
system.l2.tags.data_accesses                  9621502                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002880938500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2091                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2091                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              161023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35289                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37378                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46186                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37378                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.40                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46186                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37378                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.073171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.014828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.136156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2090     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2091                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.865615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.850322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              235     11.24%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1667     79.72%     90.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      9.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2091                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2955904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2392192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     23.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  123999810000                       # Total gap between requests
system.mem_ctrls.avgGap                    1483890.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2920832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2390848                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 269924.682530042657                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 23554154.228118710220                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 19280260.736663103104                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          523                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37378                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13921500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1610623000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2782324830500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26618.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35271.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  74437498.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2922432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2955904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2392192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2392192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46186                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37378                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37378                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       269925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     23567057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         23836982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       269925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       269925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     19291099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        19291099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     19291099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       269925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     23567057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        43128081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46161                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37357                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2430                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2334                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               759025750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             230805000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1624544500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16443.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35193.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19901                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25066                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            43.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        38551                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   138.651449                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.672596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   154.031799                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23177     60.12%     60.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9940     25.78%     85.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2229      5.78%     91.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1535      3.98%     95.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          706      1.83%     97.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          319      0.83%     98.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          206      0.53%     98.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          144      0.37%     99.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          295      0.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        38551                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2954304                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2390848                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               23.824079                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               19.280261                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       138644520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        73691310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      164498460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      97170300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9788756640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25233250200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  26368852800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   61864864230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   498.890232                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  68296222500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4140760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51567979500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       136609620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        72609735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165091080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      97833240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9788756640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25360369890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26261804640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   61883074845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.037086                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  68016331000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4140760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51847871000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37378                       # Transaction distribution
system.membus.trans_dist::CleanEvict              201                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7376                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       129951                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 129951                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5348096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5348096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46186                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46186    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46186                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           233277000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          249062000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            559888                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        91410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       534723                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9908                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39045                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        535125                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24763                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1604973                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       190912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1795885                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     68470272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7541760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               76012032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38022                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2392192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           636955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000807                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028835                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 636449     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    498      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             636955                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 124004962000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2374462000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1605375999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191429994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
