// Seed: 1956266178
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri id_4,
    input supply0 id_5
    , id_11,
    input tri0 id_6,
    input wire id_7,
    output supply1 id_8,
    output supply0 id_9
);
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    input tri id_3,
    output wand id_4,
    output wand id_5,
    output uwire id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri id_12,
    input wand id_13,
    input tri1 id_14,
    input uwire id_15,
    input wand id_16,
    output uwire id_17,
    output supply1 id_18,
    input wand id_19,
    output wand id_20,
    output supply0 id_21,
    input tri1 id_22,
    input wire id_23,
    output wor id_24,
    output wire id_25,
    output tri0 id_26,
    output wire id_27,
    input tri0 id_28,
    input tri1 id_29,
    input wor id_30,
    input tri0 id_31,
    input uwire id_32,
    input supply1 id_33,
    input tri id_34,
    input tri0 id_35,
    output tri id_36,
    input wor id_37,
    input tri0 id_38,
    inout tri0 id_39,
    input tri0 id_40
    , id_55,
    output wand id_41,
    input tri1 id_42,
    input tri0 id_43,
    input supply1 id_44,
    output tri id_45,
    output uwire id_46,
    input tri0 id_47,
    input supply0 id_48,
    output wand id_49,
    input wire id_50,
    input supply0 id_51,
    input uwire id_52,
    input wire id_53
);
  module_0(
      id_18, id_11, id_44, id_5, id_6, id_13, id_11, id_35, id_24, id_25
  );
  if (id_14) begin
    assign id_39 = id_31;
  end
endmodule
