module Excess_3_to_BCD(input[3:0]b , output[3:0]o);
not (o[0],b[0]);
xor(o[1],b[0],b[1]);
wire w1,w2;
and(w1,b[0],b[1]);
or(w2,w1,b[2]);
and(o[3],w2,b[3]);
xnor(o[2],w1,b[2]);
endmodule


module Excess_3_to_BCD_TB;
reg [3:0]b;
wire [3:0]o;
Excess_3_to_BCD eb(b,o);
initial begin 

b=4'b0011;
#100;
b=4'b0100;
#100;
b=4'b0101;
#100;
b=4'b0110;
#100;
b=4'b0111;
#100;
b=4'b1000;
#100;
b=4'b1001;
end
endmodule
