# Reading pref.tcl
# do Cursed_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying D:/Programs/intelFPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Cursed.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:05 on Dec 12,2023
# vcom -reportprogress 300 -93 -work work Cursed.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity main
# -- Compiling architecture structure of main
# End time: 23:19:05 on Dec 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/Cursed/simulation/modelsim/main.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:06 on Dec 12,2023
# vcom -reportprogress 300 -93 -work work E:/Cursed/simulation/modelsim/main.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity main_vhd_tst
# -- Compiling architecture main_arch of main_vhd_tst
# End time: 23:19:06 on Dec 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  main_vhd_tst
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" main_vhd_tst 
# Start time: 23:19:06 on Dec 12,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.main_vhd_tst(main_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.main(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 35585 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 ms
# End time: 00:04:24 on Dec 13,2023, Elapsed time: 0:45:18
# Errors: 0, Warnings: 1
