{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710938390542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710938390543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 08:39:50 2024 " "Processing started: Wed Mar 20 08:39:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710938390543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938390543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938390543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710938390741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710938390741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938395927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938395927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Types " "Found design unit 1: CPU_Types" {  } { { "CPU_Types.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/CPU_Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_cla4_adder-structural " "Found design unit 1: nBit_cla4_adder-structural" {  } { { "nBit_cla4_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_cla4_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_cla4_adder " "Found entity 1: nBit_cla4_adder" {  } { { "nBit_cla4_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_cla4_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_adder-structural " "Found design unit 1: cla4_adder-structural" {  } { { "cla4_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/cla4_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396197 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4_adder " "Found entity 1: cla4_adder" {  } { { "cla4_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/cla4_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/half_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396198 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-structural " "Found design unit 1: tristate_buffer-structural" {  } { { "tristate_buffer.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/tristate_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396199 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-structural " "Found design unit 1: nBit_mux2-structural" {  } { { "nBit_mux2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396199 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2powmbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2powMBits-rtl " "Found design unit 1: mux_2powMBits-rtl" {  } { { "mux_2powMBits.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mux_2powMBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396200 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2powMBits " "Found entity 1: mux_2powMBits" {  } { { "mux_2powMBits.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mux_2powMBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396201 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipc_risk_simplecpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mipc_risk_simplecpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_inc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_inc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_inc1-structural " "Found design unit 1: nBit_inc1-structural" {  } { { "nBit_inc1.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_inc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396202 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_inc1 " "Found entity 1: nBit_inc1" {  } { { "nBit_inc1.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_inc1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-structural " "Found design unit 1: nBit_reg-structural" {  } { { "nBit_reg.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396202 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg_en-structural " "Found design unit 1: nBit_reg_en-structural" {  } { { "nBit_reg_en.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396203 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg_en " "Found entity 1: nBit_reg_en" {  } { { "nBit_reg_en.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg_en.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-structural " "Found design unit 1: d_flipflop-structural" {  } { { "d_flipflop.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396203 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-structural " "Found design unit 1: d_latch-structural" {  } { { "d_latch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396204 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_en-structural " "Found design unit 1: d_flipflop_en-structural" {  } { { "d_flipflop_en.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396205 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_en " "Found entity 1: d_flipflop_en" {  } { { "d_flipflop_en.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_decoder-structural " "Found design unit 1: nBit_decoder-structural" {  } { { "nBit_decoder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396205 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_decoder " "Found entity 1: nBit_decoder" {  } { { "nBit_decoder.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_tristate_buffer-structural " "Found design unit 1: nBit_tristate_buffer-structural" {  } { { "nBit_tristate_buffer.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_tristate_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396206 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_tristate_buffer " "Found entity 1: nBit_tristate_buffer" {  } { { "nBit_tristate_buffer.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396206 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "nBit_mux_2powMBits.vhd " "Can't analyze file -- file nBit_mux_2powMBits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1710938396207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Simple-structural " "Found design unit 1: ALU_Simple-structural" {  } { { "ALU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Simple " "Found entity 1: ALU_Simple" {  } { { "ALU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AU_Simple-structural " "Found design unit 1: AU_Simple-structural" {  } { { "AU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396209 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_Simple " "Found entity 1: AU_Simple" {  } { { "AU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LU_Simple-structural " "Found design unit 1: LU_Simple-structural" {  } { { "LU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/LU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396209 ""} { "Info" "ISGN_ENTITY_NAME" "1 LU_Simple " "Found entity 1: LU_Simple" {  } { { "LU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/LU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder_subtraction_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_adder_subtraction_block-structural " "Found design unit 1: nBit_adder_subtraction_block-structural" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_adder_subtraction_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396210 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_adder_subtraction_block " "Found entity 1: nBit_adder_subtraction_block" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_adder_subtraction_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_instruction_breakdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown-structural " "Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-structural" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396211 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown " "Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem_wizard-SYN " "Found design unit 1: dmem_wizard-SYN" {  } { { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396211 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMEM_wizard " "Found entity 1: DMEM_wizard" {  } { { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_vars.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_risk_singlecycle_vars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_VARS " "Found design unit 1: MIPS_RISK_SingleCycle_VARS" {  } { { "MIPS_RISK_SingleCycle_VARS.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MIPS_RISK_SingleCycle_VARS.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-structural " "Found design unit 1: PC_reg-structural" {  } { { "PC_reg.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396212 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PC_reg.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC_inc-structural " "Found design unit 1: IF_PC_inc-structural" {  } { { "PC_inc.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_inc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396213 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_inc " "Found entity 1: IF_PC_inc" {  } { { "PC_inc.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_inc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ctrl_reg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file id_ctrl_reg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_alu_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_ALU-structural " "Found design unit 1: EX_ALU-structural" {  } { { "EX_ALU_Branch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/EX_ALU_Branch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396214 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU_Branch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/EX_ALU_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_Branch-structural " "Found design unit 1: MEM_Branch-structural" {  } { { "MEM_Branch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MEM_Branch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396215 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch " "Found entity 1: MEM_Branch" {  } { { "MEM_Branch.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MEM_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-Structural " "Found design unit 1: ALUControlUnit-Structural" {  } { { "ALUControlUnit.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maincontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainControlUnit-Structural " "Found design unit 1: MainControlUnit-Structural" {  } { { "MainControlUnit.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MainControlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396216 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainControlUnit " "Found entity 1: MainControlUnit" {  } { { "MainControlUnit.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/MainControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_block_r2w1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_block_r2w1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-structural " "Found design unit 1: register_file-structural" {  } { { "reg_block_r2w1.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/reg_block_r2w1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396217 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "reg_block_r2w1.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/reg_block_r2w1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Structural " "Found design unit 1: SignExtend-Structural" {  } { { "SignExtend.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396217 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/SignExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2-Structural " "Found design unit 1: ShiftLeft2-Structural" {  } { { "ShiftLeft2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ShiftLeft2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396218 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ShiftLeft2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpaddressextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jumpaddressextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JumpAddressExtend-Behavioral " "Found design unit 1: JumpAddressExtend-Behavioral" {  } { { "JumpAddressExtend.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/JumpAddressExtend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396218 ""} { "Info" "ISGN_ENTITY_NAME" "1 JumpAddressExtend " "Found entity 1: JumpAddressExtend" {  } { { "JumpAddressExtend.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/JumpAddressExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_registers-structural " "Found design unit 1: mips_registers-structural" {  } { { "mips_registers.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mips_registers.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396219 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mips_registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938396219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938396219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710938396273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:inst " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 728 624 840 808 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:inst1 " "Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:inst1\"" {  } { { "top_level.bdf" "inst1" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 424 288 488 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg PC_reg:inst1\|nBit_reg:PC_reg A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\"" {  } { { "PC_reg.vhd" "PC_reg" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/PC_reg.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\"" {  } { { "nBit_reg.vhd" "\\loop0:0:dff" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_latch PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master A:structural " "Elaborating entity \"d_latch\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master\"" {  } { { "d_flipflop.vhd" "master" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 nBit_mux2:inst12 " "Elaborating entity \"nBit_mux2\" for hierarchy \"nBit_mux2:inst12\"" {  } { { "top_level.bdf" "inst12" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 256 1928 2112 368 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer nBit_mux2:inst12\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"nBit_mux2:inst12\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tristate_buffer nBit_mux2:inst12\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb A:structural " "Elaborating entity \"tristate_buffer\" using architecture \"A:structural\" for hierarchy \"nBit_mux2:inst12\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\"" {  } { { "nBit_tristate_buffer.vhd" "\\loop0:0:tsb" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_tristate_buffer.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainControlUnit MainControlUnit:inst4 " "Elaborating entity \"MainControlUnit\" for hierarchy \"MainControlUnit:inst4\"" {  } { { "top_level.bdf" "inst4" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 592 1432 1656 800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Simple ALU_Simple:inst5 " "Elaborating entity \"ALU_Simple\" for hierarchy \"ALU_Simple:inst5\"" {  } { { "top_level.bdf" "inst5" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 992 1208 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AU_Simple ALU_Simple:inst5\|AU_Simple:AU A:structural " "Elaborating entity \"AU_Simple\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\"" {  } { { "ALU_Simple.vhd" "AU" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396323 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_in_sub AU_Simple.vhd(19) " "Verilog HDL or VHDL warning at AU_Simple.vhd(19): object \"c_in_sub\" assigned a value but never read" {  } { { "AU_Simple.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710938396324 "|top_level|ALU_Simple:inst5|AU_Simple:AU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_adder_subtraction_block ALU_Simple:inst5\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block A:structural " "Elaborating entity \"nBit_adder_subtraction_block\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block\"" {  } { { "AU_Simple.vhd" "sub_block" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_cla4_adder ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode A:structural " "Elaborating entity \"nBit_cla4_adder\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\"" {  } { { "AU_Simple.vhd" "decode" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/AU_Simple.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4_adder ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst " "Elaborating entity \"cla4_adder\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\"" {  } { { "nBit_cla4_adder.vhd" "\\loop0:0:cla4_adder_inst" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_cla4_adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst " "Elaborating entity \"half_adder\" for hierarchy \"ALU_Simple:inst5\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst\"" {  } { { "cla4_adder.vhd" "\\loop0:0:half_adder_inst" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/cla4_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LU_Simple ALU_Simple:inst5\|LU_Simple:LU A:structural " "Elaborating entity \"LU_Simple\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|LU_Simple:LU\"" {  } { { "ALU_Simple.vhd" "LU" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder ALU_Simple:inst5\|LU_Simple:LU\|nBit_decoder:dec2 A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|LU_Simple:LU\|nBit_decoder:dec2\"" {  } { { "LU_Simple.vhd" "dec2" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/LU_Simple.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 ALU_Simple:inst5\|nBit_mux2:mux2 A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst5\|nBit_mux2:mux2\"" {  } { { "ALU_Simple.vhd" "mux2" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/ALU_Simple.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:inst69 " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:inst69\"" {  } { { "top_level.bdf" "inst69" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 608 840 576 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder mips_registers:inst69\|nBit_decoder:decode A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"mips_registers:inst69\|nBit_decoder:decode\"" {  } { { "mips_registers.vhd" "decode" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mips_registers.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg_en mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg A:structural " "Elaborating entity \"nBit_reg_en\" using architecture \"A:structural\" for hierarchy \"mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\"" {  } { { "mips_registers.vhd" "\\loop0:0:reg" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/mips_registers.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop_en mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop_en\" using architecture \"A:structural\" for hierarchy \"mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\"" {  } { { "nBit_reg_en.vhd" "\\loop0:0:dff" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_reg_en.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux " "Elaborating entity \"mux2\" for hierarchy \"mips_registers:inst69\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\"" {  } { { "d_flipflop_en.vhd" "mux" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/d_flipflop_en.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938396377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 nBit_mux2:inst9 " "Elaborating entity \"nBit_mux2\" for hierarchy \"nBit_mux2:inst9\"" {  } { { "top_level.bdf" "inst9" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 600 296 480 712 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer nBit_mux2:inst9\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"nBit_mux2:inst9\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM_wizard DMEM_wizard:inst13 " "Elaborating entity \"DMEM_wizard\" for hierarchy \"DMEM_wizard:inst13\"" {  } { { "top_level.bdf" "inst13" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DMEM_wizard:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\"" {  } { { "DMEM_wizard.vhd" "altsyncram_component" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMEM_wizard:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\"" {  } { { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMEM_wizard:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DMEM.mif " "Parameter \"init_file\" = \"DMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397884 ""}  } { { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710938397884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ciq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ciq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ciq3 " "Found entity 1: altsyncram_ciq3" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938397912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938397912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ciq3 DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated " "Elaborating entity \"altsyncram_ciq3\" for hierarchy \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlUnit ALUControlUnit:inst3 " "Elaborating entity \"ALUControlUnit\" for hierarchy \"ALUControlUnit:inst3\"" {  } { { "top_level.bdf" "inst3" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 720 1776 2016 800 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_cla4_adder nBit_cla4_adder:inst17 " "Elaborating entity \"nBit_cla4_adder\" for hierarchy \"nBit_cla4_adder:inst17\"" {  } { { "top_level.bdf" "inst17" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 216 640 816 328 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst21 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst21\"" {  } { { "top_level.bdf" "inst21" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 232 448 560 280 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst21 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst21\"" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 232 448 560 280 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst21 " "Instantiated megafunction \"LPM_CONSTANT:inst21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710938397940 ""}  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 232 448 560 280 "inst21" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710938397940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4j4 " "Found entity 1: lpm_constant_4j4" {  } { { "db/lpm_constant_4j4.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/lpm_constant_4j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710938397945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938397945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4j4 LPM_CONSTANT:inst21\|lpm_constant_4j4:ag " "Elaborating entity \"lpm_constant_4j4\" for hierarchy \"LPM_CONSTANT:inst21\|lpm_constant_4j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:inst19 " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:inst19\"" {  } { { "top_level.bdf" "inst19" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 72 808 1032 152 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpAddressExtend JumpAddressExtend:inst22 " "Elaborating entity \"JumpAddressExtend\" for hierarchy \"JumpAddressExtend:inst22\"" {  } { { "top_level.bdf" "inst22" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 112 1448 1728 192 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938397954 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[0\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[1\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[2\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 88 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[3\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[4\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[5\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[6\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[7\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[8\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[9\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[10\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[11\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[12\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[13\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[14\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[15\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[16\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[17\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[18\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[19\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[20\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[21\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[22\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[23\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[24\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[25\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[26\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[27\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[28\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[29\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[30\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[31\] " "Synthesized away node \"DMEM_wizard:inst13\|altsyncram:altsyncram_component\|altsyncram_ciq3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ciq3.tdf" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/db/altsyncram_ciq3.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DMEM_wizard.vhd" "" { Text "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/DMEM_wizard.vhd" 62 0 0 } } { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 400 1336 1520 544 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938399360 "|top_level|DMEM_wizard:inst13|altsyncram:altsyncram_component|altsyncram_ciq3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1710938399360 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1710938399360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710938400575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710938400575 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 72 288 456 88 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938400678 "|top_level|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GReset " "No output dependent on input pin \"GReset\"" {  } { { "top_level.bdf" "" { Schematic "F:/Alae_Main/Academics/Winter 2024/CEG3156A - Computer Systems Design/Labs/Lab 2/CEG3156Labs/Lab2/top_level.bdf" { { 88 288 456 104 "GReset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710938400678 "|top_level|GReset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710938400678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710938400678 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710938400678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710938400678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710938400697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 08:40:00 2024 " "Processing ended: Wed Mar 20 08:40:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710938400697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710938400697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710938400697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710938400697 ""}
