<stg><name>imGreyNormalization</name>


<trans_list>

<trans id="252" from="1" to="2">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="2" to="3">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="4">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="5">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="5" to="10">
<condition id="91">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="6">
<condition id="93">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="6" to="7">
<condition id="94">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="6" to="5">
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="7" to="8">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="8" to="9">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="9" to="6">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="11">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="11" to="12">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="12" to="13">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="13" to="14">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="14" to="15">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="15" to="16">
<condition id="110">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="16" to="17">
<condition id="111">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="16" to="15">
<condition id="169">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="17" to="18">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="18" to="19">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="19" to="20">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="20" to="21">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="21" to="22">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="22" to="23">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="23" to="24">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="24" to="25">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="25" to="26">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="26" to="27">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="27" to="28">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="28" to="29">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="29" to="30">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="30" to="31">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="31" to="32">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="32" to="33">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="33" to="34">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="34" to="35">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="35" to="36">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="36" to="37">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="37" to="38">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="38" to="39">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="39" to="40">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="40" to="41">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="41" to="42">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="42" to="43">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="43" to="44">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="44" to="45">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="45" to="46">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="46" to="47">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="47" to="48">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="48" to="49">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="49" to="50">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="50" to="51">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="51" to="52">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="52" to="53">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="53" to="54">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="54" to="55">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="55" to="56">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="56" to="57">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="57" to="58">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="58" to="59">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="59" to="60">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="60" to="61">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="61" to="62">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="62" to="63">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="63" to="64">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="64" to="65">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="65" to="66">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="66" to="67">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="67" to="68">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="68" to="69">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="69" to="70">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="70" to="16">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:0  %min1 = alloca i32

]]></Node>
<StgValue><ssdm name="min1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1  %max = alloca i32

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imINPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="imINPUT_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth)

]]></Node>
<StgValue><ssdm name="imWidth_read"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight)

]]></Node>
<StgValue><ssdm name="imHeight_read"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
:6  %max_3 = trunc i32 %imINPUT_load to i8

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="8">
<![CDATA[
:7  %max_5_cast = zext i8 %max_3 to i32

]]></Node>
<StgValue><ssdm name="max_5_cast"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %max_5_cast, i32* %max

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %max_5_cast, i32* %min1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %row = phi i31 [ 0, %0 ], [ %row_2, %4 ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="42" op_0_bw="42" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i42 [ 0, %0 ], [ %next_mul, %4 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="42">
<![CDATA[
:2  %tmp_6 = trunc i42 %phi_mul to i22

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:3  %next_mul = add i42 1200, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
:4  %row_cast = zext i31 %row to i32

]]></Node>
<StgValue><ssdm name="row_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp = icmp slt i32 %row_cast, %imHeight_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %row_2 = add i31 1, %row

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str324) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str324)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1200, i32 600, [1 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %min1_load = load i32* %min1

]]></Node>
<StgValue><ssdm name="min1_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %max_load = load i32* %max

]]></Node>
<StgValue><ssdm name="max_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_2 = sub nsw i32 %max_load, %min1_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_3 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %col = phi i31 [ 0, %2 ], [ %col_2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="31">
<![CDATA[
:1  %col_cast = zext i31 %col to i32

]]></Node>
<StgValue><ssdm name="col_cast"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4 = icmp slt i32 %col_cast, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %col_2 = add i31 %col, 1

]]></Node>
<StgValue><ssdm name="col_2"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_4, label %._crit_edge, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="31">
<![CDATA[
._crit_edge:5  %tmp_11 = trunc i31 %col to i22

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge:6  %tmp_16 = add i22 %tmp_11, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge:7  %tmp_21_cast = zext i22 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %imOUTPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge:9  %imOUTPUT_load = load i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str324, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge:9  %imOUTPUT_load = load i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge:9  %imOUTPUT_load = load i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %min1_load_1 = load i32* %min1

]]></Node>
<StgValue><ssdm name="min1_load_1"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1  %max_load_1 = load i32* %max

]]></Node>
<StgValue><ssdm name="max_load_1"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str425) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str425)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1200, i32 600, [1 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge:9  %imOUTPUT_load = load i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:10  %max_4 = trunc i32 %imOUTPUT_load to i8

]]></Node>
<StgValue><ssdm name="max_4"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:11  %max_6_cast = zext i8 %max_4 to i32

]]></Node>
<StgValue><ssdm name="max_6_cast"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="8">
<![CDATA[
._crit_edge:12  %max_6_cast_cast = zext i8 %max_4 to i31

]]></Node>
<StgValue><ssdm name="max_6_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %tmp_8 = icmp sgt i32 %max_6_cast, %max_load_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge:14  %tmp_21 = trunc i32 %max_load_1 to i31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge:15  %max_6_cast_max_1 = select i1 %tmp_8, i31 %max_6_cast_cast, i31 %tmp_21

]]></Node>
<StgValue><ssdm name="max_6_cast_max_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:16  %max_6_cast_max_1_cas = zext i31 %max_6_cast_max_1 to i32

]]></Node>
<StgValue><ssdm name="max_6_cast_max_1_cas"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %tmp_7 = icmp slt i32 %max_6_cast, %min1_load_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:18  %min_2 = select i1 %tmp_7, i32 %max_6_cast, i32 %min1_load_1

]]></Node>
<StgValue><ssdm name="min_2"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:19  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str425, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:20  store i32 %max_6_cast_max_1_cas, i32* %max

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  store i32 %min_2, i32* %min1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:22  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="134" st_id="10" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_3 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_3 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="136" st_id="12" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_3 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_3 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="138" st_id="14" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_3 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:0  %row_1 = phi i31 [ %row_3, %8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="42" op_0_bw="42" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul2 = phi i42 [ %next_mul3, %8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="42">
<![CDATA[
.preheader:2  %tmp_10 = trunc i42 %phi_mul2 to i22

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
.preheader:3  %next_mul3 = add i42 1200, %phi_mul2

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="31">
<![CDATA[
.preheader:4  %row_1_cast = zext i31 %row_1 to i32

]]></Node>
<StgValue><ssdm name="row_1_cast"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:5  %tmp_5 = icmp slt i32 %row_1_cast, %imHeight_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:6  %row_3 = add i31 1, %row_1

]]></Node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %tmp_5, label %5, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str526) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str526)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1200, i32 600, [1 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %col_1 = phi i31 [ 0, %5 ], [ %col_3, %7 ]

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="31">
<![CDATA[
:1  %col_1_cast = zext i31 %col_1 to i32

]]></Node>
<StgValue><ssdm name="col_1_cast"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_9 = icmp slt i32 %col_1_cast, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %col_3 = add i31 %col_1, 1

]]></Node>
<StgValue><ssdm name="col_3"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_9, label %7, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="22" op_0_bw="31">
<![CDATA[
:4  %tmp_22 = trunc i31 %col_1 to i22

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %tmp_20 = add i22 %tmp_22, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="22">
<![CDATA[
:6  %tmp_23_cast = zext i22 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %imOUTPUT_addr_1 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="21">
<![CDATA[
:8  %imOUTPUT_load_1 = load i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_1"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str526, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="21">
<![CDATA[
:8  %imOUTPUT_load_1 = load i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="166" st_id="18" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="21">
<![CDATA[
:8  %imOUTPUT_load_1 = load i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
:0  %min1_load_2 = load i32* %min1

]]></Node>
<StgValue><ssdm name="min1_load_2"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="21">
<![CDATA[
:8  %imOUTPUT_load_1 = load i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_1"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
:9  %tmp_23 = trunc i32 %imOUTPUT_load_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
:10  %tmp_11_cast = zext i8 %tmp_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_12 = sub nsw i32 %tmp_11_cast, %min1_load_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_24 = shl i32 %tmp_12, 8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_13 = sub i32 %tmp_24, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_14 = sitofp i32 %tmp_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="175" st_id="21" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_14 = sitofp i32 %tmp_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="176" st_id="22" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_14 = sitofp i32 %tmp_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="177" st_id="23" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_14 = sitofp i32 %tmp_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="178" st_id="24" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_14 = sitofp i32 %tmp_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="179" st_id="25" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_14 = sitofp i32 %tmp_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="180" st_id="26" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="181" st_id="27" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="182" st_id="28" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="183" st_id="29" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="184" st_id="30" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="185" st_id="31" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="186" st_id="32" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="187" st_id="33" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="188" st_id="34" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="189" st_id="35" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="190" st_id="36" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="191" st_id="37" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="192" st_id="38" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="193" st_id="39" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="194" st_id="40" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="195" st_id="41" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="196" st_id="42" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="197" st_id="43" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="198" st_id="44" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="199" st_id="45" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="200" st_id="46" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="201" st_id="47" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="202" st_id="48" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="203" st_id="49" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="204" st_id="50" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="205" st_id="51" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="206" st_id="52" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="207" st_id="53" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="208" st_id="54" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="209" st_id="55" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="210" st_id="56" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_15 = fdiv double %tmp_14, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="211" st_id="57" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign = fadd double %tmp_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="212" st_id="58" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign = fadd double %tmp_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="213" st_id="59" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign = fadd double %tmp_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="214" st_id="60" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign = fadd double %tmp_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="215" st_id="61" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %x_assign = fadd double %tmp_15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="216" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
:17  %p_Val2_1 = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="217" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:18  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="218" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="219" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="52" op_0_bw="64">
<![CDATA[
:20  %loc_V_1 = trunc i64 %p_Val2_1 to i52

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="220" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:21  %p_Result_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="221" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="136" op_0_bw="53">
<![CDATA[
:22  %tmp_i_i = zext i53 %p_Result_1 to i136

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="222" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="11">
<![CDATA[
:23  %tmp_i_i_i_cast = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="223" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:24  %sh_assign = add i12 -1023, %tmp_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="224" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:25  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="225" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:26  %tmp_i_i_14 = sub i11 1023, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_14"/></StgValue>
</operation>

<operation id="226" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="11">
<![CDATA[
:27  %tmp_i_i_cast = sext i11 %tmp_i_i_14 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast"/></StgValue>
</operation>

<operation id="227" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:28  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="228" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="12">
<![CDATA[
:29  %sh_assign_2_i_i_cast = sext i12 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast"/></StgValue>
</operation>

<operation id="229" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="136" op_0_bw="32">
<![CDATA[
:30  %tmp_61_i_i = zext i32 %sh_assign_2_i_i_cast to i136

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>

<operation id="230" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="53" op_0_bw="32">
<![CDATA[
:31  %tmp_61_i_i_cast = zext i32 %sh_assign_2_i_i_cast to i53

]]></Node>
<StgValue><ssdm name="tmp_61_i_i_cast"/></StgValue>
</operation>

<operation id="231" st_id="62" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:32  %tmp_62_i_i = lshr i53 %p_Result_1, %tmp_61_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>

<operation id="232" st_id="62" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
:33  %tmp_63_i_i = shl i136 %tmp_i_i, %tmp_61_i_i

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="233" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
:34  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_62_i_i, i32 52)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="234" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1">
<![CDATA[
:35  %tmp_25 = zext i1 %tmp_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="235" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_63_i_i, i32 52, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="236" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %p_Val2_4 = select i1 %isNeg, i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="237" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %p_Val2_i_i = sub i32 0, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>

<operation id="238" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %p_Val2_s = select i1 %p_Result_s, i32 %p_Val2_i_i, i32 %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="239" st_id="64" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = mul i32 16843009, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="240" st_id="65" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = mul i32 16843009, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="241" st_id="66" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = mul i32 16843009, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="242" st_id="67" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = mul i32 16843009, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="243" st_id="68" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = mul i32 16843009, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="244" st_id="69" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_17 = mul i32 16843009, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="245" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:41  store i32 %tmp_17, i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="246" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str627) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str627)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="248" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1200, i32 600, [1 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:41  store i32 %tmp_17, i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:42  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str627, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="251" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
