
*** Running vivado
    with args -log config_mpsoc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source config_mpsoc_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source config_mpsoc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.ipdefs/uark.edu_user_mySPAR_v1_1.0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2022/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.cache/ip 
Command: link_design -top config_mpsoc_wrapper -part xcu55c-fsvh2892-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_uartlite_0_0/config_mpsoc_axi_uartlite_0_0.dcp' for cell 'config_mpsoc_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1.dcp' for cell 'config_mpsoc_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mdm_1_1/config_mpsoc_mdm_1_1.dcp' for cell 'config_mpsoc_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_1/config_mpsoc_microblaze_0_1.dcp' for cell 'config_mpsoc_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_axi_intc_0/config_mpsoc_microblaze_0_axi_intc_0.dcp' for cell 'config_mpsoc_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mySPAR_v1_0_0/config_mpsoc_mySPAR_v1_0_0.dcp' for cell 'config_mpsoc_i/mySPAR_v1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_rst_clk_wiz_1_100M_1/config_mpsoc_rst_clk_wiz_1_100M_1.dcp' for cell 'config_mpsoc_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_xbar_7/config_mpsoc_xbar_7.dcp' for cell 'config_mpsoc_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_dlmb_bram_if_cntlr_1/config_mpsoc_dlmb_bram_if_cntlr_1.dcp' for cell 'config_mpsoc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_dlmb_v10_1/config_mpsoc_dlmb_v10_1.dcp' for cell 'config_mpsoc_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_ilmb_bram_if_cntlr_1/config_mpsoc_ilmb_bram_if_cntlr_1.dcp' for cell 'config_mpsoc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_ilmb_v10_1/config_mpsoc_ilmb_v10_1.dcp' for cell 'config_mpsoc_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_lmb_bram_1/config_mpsoc_lmb_bram_1.dcp' for cell 'config_mpsoc_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.934 . Memory (MB): peak = 2655.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_1/config_mpsoc_microblaze_0_1.xdc] for cell 'config_mpsoc_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_1/config_mpsoc_microblaze_0_1.xdc] for cell 'config_mpsoc_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_axi_intc_0/config_mpsoc_microblaze_0_axi_intc_0.xdc] for cell 'config_mpsoc_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_axi_intc_0/config_mpsoc_microblaze_0_axi_intc_0.xdc] for cell 'config_mpsoc_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_uartlite_0_0/config_mpsoc_axi_uartlite_0_0_board.xdc] for cell 'config_mpsoc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_uartlite_0_0/config_mpsoc_axi_uartlite_0_0_board.xdc] for cell 'config_mpsoc_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_uartlite_0_0/config_mpsoc_axi_uartlite_0_0.xdc] for cell 'config_mpsoc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_uartlite_0_0/config_mpsoc_axi_uartlite_0_0.xdc] for cell 'config_mpsoc_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1_board.xdc] for cell 'config_mpsoc_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1_board.xdc] for cell 'config_mpsoc_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1.xdc] for cell 'config_mpsoc_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1.xdc] for cell 'config_mpsoc_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_rst_clk_wiz_1_100M_1/config_mpsoc_rst_clk_wiz_1_100M_1_board.xdc] for cell 'config_mpsoc_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_rst_clk_wiz_1_100M_1/config_mpsoc_rst_clk_wiz_1_100M_1_board.xdc] for cell 'config_mpsoc_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_rst_clk_wiz_1_100M_1/config_mpsoc_rst_clk_wiz_1_100M_1.xdc] for cell 'config_mpsoc_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_rst_clk_wiz_1_100M_1/config_mpsoc_rst_clk_wiz_1_100M_1.xdc] for cell 'config_mpsoc_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/constrs_1/imports/Documents/U55C_xdc_1v00.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart2_pl_txd'. [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/constrs_1/imports/Documents/U55C_xdc_1v00.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/constrs_1/imports/Documents/U55C_xdc_1v00.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/constrs_1/imports/Documents/U55C_xdc_1v00.xdc]
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_axi_intc_0/config_mpsoc_microblaze_0_axi_intc_0_clocks.xdc] for cell 'config_mpsoc_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_axi_intc_0/config_mpsoc_microblaze_0_axi_intc_0_clocks.xdc] for cell 'config_mpsoc_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mdm_1_1/config_mpsoc_mdm_1_1.xdc] for cell 'config_mpsoc_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mdm_1_1/config_mpsoc_mdm_1_1.xdc] for cell 'config_mpsoc_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell config_mpsoc_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'config_mpsoc_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3267.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

30 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 3267.590 ; gain = 2191.031
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3267.590 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 120f5125b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3267.750 ; gain = 0.160

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 4550 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dfa1141d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3635.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 172 cells and removed 261 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 237aa5f8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3635.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 51 cells and removed 140 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 260d98f85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3635.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 175 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/slv_reg0_reg[31][0]_BUFG_inst to drive 768 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/slv_reg0_reg[31]_BUFG[0]
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/x_reg[31]_i_1__19_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/x_reg[31]_i_1__19_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/x_reg[31]_i_1__18_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/x_reg[31]_i_1__18_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/x_reg[31]_i_1__17_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/x_reg[31]_i_1__17_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/x_reg[31]_i_1__16_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/x_reg[31]_i_1__16_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/x_reg[31]_i_1__15_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/x_reg[31]_i_1__15_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/x_reg[31]_i_1__14_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/x_reg[31]_i_1__14_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/x_reg[31]_i_2__13_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/x_reg[31]_i_2__13_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/x_reg[31]_i_1__22_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/x_reg[31]_i_1__22_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/x_reg[31]_i_2__12_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/x_reg[31]_i_2__12_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/x_reg[31]_i_2__11_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/x_reg[31]_i_2__11_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/x_reg[31]_i_2__10_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/x_reg[31]_i_2__10_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/x_reg[31]_i_2__9_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/x_reg[31]_i_2__9_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/x_reg[31]_i_2__8_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/x_reg[31]_i_2__8_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/x_reg[31]_i_2__7_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/x_reg[31]_i_2__7_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/x_reg[31]_i_2__6_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/x_reg[31]_i_2__6_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/x_reg[31]_i_2__5_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/x_reg[31]_i_2__5_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/x_reg[31]_i_2__4_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/x_reg[31]_i_2__4_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/x_reg[31]_i_2__3_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/x_reg[31]_i_2__3_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/x_reg[31]_i_1__21_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/x_reg[31]_i_1__21_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/x_reg[31]_i_2__2_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/x_reg[31]_i_2__2_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/x_reg[31]_i_2__1_n_0_BUFG_inst to drive 61 load(s) on clock net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/x_reg[31]_i_2__1_n_0_BUFGCE
INFO: [Opt 31-193] Inserted 22 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 216bbb3ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3635.160 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 22 cells of which 22 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 216bbb3ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3635.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25800026f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3635.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             172  |             261  |                                              1  |
|  Constant propagation         |              51  |             140  |                                              1  |
|  Sweep                        |               0  |             175  |                                              1  |
|  BUFG optimization            |              22  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3635.160 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16e2e54b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3635.160 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 80
Ending PowerOpt Patch Enables Task | Checksum: 16e2e54b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 4168.734 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16e2e54b2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4168.734 ; gain = 533.574

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16e2e54b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4168.734 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4168.734 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16e2e54b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4168.734 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 4168.734 ; gain = 901.145
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 4168.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/impl_1/config_mpsoc_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4168.734 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file config_mpsoc_wrapper_drc_opted.rpt -pb config_mpsoc_wrapper_drc_opted.pb -rpx config_mpsoc_wrapper_drc_opted.rpx
Command: report_drc -file config_mpsoc_wrapper_drc_opted.rpt -pb config_mpsoc_wrapper_drc_opted.pb -rpx config_mpsoc_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/impl_1/config_mpsoc_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4168.734 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4168.734 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: edf65a8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 4168.734 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4168.734 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 131ccd043

Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 5067.980 ; gain = 899.246

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dde2ded9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 5180.445 ; gain = 1011.711

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dde2ded9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 5180.445 ; gain = 1011.711
Phase 1 Placer Initialization | Checksum: 1dde2ded9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 5180.445 ; gain = 1011.711

Phase 2 Global Placement

Phase 2.1 Floorplanning
WARNING: [Place 30-1239] Failed to find partition obeying SLR constraint, SLR 1, for Cell config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK.
WARNING: [Place 30-1239] Failed to find partition obeying SLR constraint, SLR 1, for Cell config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1c56144b8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 5180.445 ; gain = 1011.711

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: d989c253

Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 5180.445 ; gain = 1011.711

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: d989c253

Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 5250.305 ; gain = 1081.570

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: adc9fedd

Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 5250.305 ; gain = 1081.570

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: adc9fedd

Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 5250.305 ; gain = 1081.570
Phase 2.1.1 Partition Driven Placement | Checksum: adc9fedd

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 5250.305 ; gain = 1081.570
Phase 2.1 Floorplanning | Checksum: 13dbbeaa0

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 5250.305 ; gain = 1081.570

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 5250.305 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 13dbbeaa0

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 5250.305 ; gain = 1081.570

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 13dbbeaa0

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 5250.305 ; gain = 1081.570

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 13dbbeaa0

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 5250.305 ; gain = 1081.570

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: cbb82147

Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 887 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 435 nets or LUTs. Breaked 0 LUT, combined 435 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 25 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 24 nets.  Re-placed 156 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 0 new cell, deleted 3 existing cells and moved 156 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 5878.688 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 5878.688 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            435  |                   435  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              3  |                    24  |           0  |           1  |  00:00:04  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            438  |                   459  |           0  |           5  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: ff4b68b4

Time (s): cpu = 00:01:21 ; elapsed = 00:01:56 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Phase 2.5 Global Placement Core | Checksum: cb8bf6ed

Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Phase 2 Global Placement | Checksum: cb8bf6ed

Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 101375048

Time (s): cpu = 00:01:30 ; elapsed = 00:02:07 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c43ea920

Time (s): cpu = 00:01:32 ; elapsed = 00:02:09 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: f5bd6695

Time (s): cpu = 00:01:36 ; elapsed = 00:02:17 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 10dc9ec0e

Time (s): cpu = 00:01:39 ; elapsed = 00:02:21 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1826f42e4

Time (s): cpu = 00:01:39 ; elapsed = 00:02:26 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Phase 3.3.3 Slice Area Swap | Checksum: abb8f028

Time (s): cpu = 00:01:40 ; elapsed = 00:02:28 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Phase 3.3 Small Shape DP | Checksum: 7a631354

Time (s): cpu = 00:01:47 ; elapsed = 00:02:38 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 6f79e431

Time (s): cpu = 00:01:49 ; elapsed = 00:02:42 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 13877739e

Time (s): cpu = 00:01:49 ; elapsed = 00:02:42 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Phase 3 Detail Placement | Checksum: 13877739e

Time (s): cpu = 00:01:49 ; elapsed = 00:02:43 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e064a8e7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.589 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 280908e79

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.784 . Memory (MB): peak = 5878.688 ; gain = 0.000
INFO: [Place 46-33] Processed net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a1381a87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5878.688 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e064a8e7

Time (s): cpu = 00:01:58 ; elapsed = 00:03:00 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1e064a8e7

Time (s): cpu = 00:01:58 ; elapsed = 00:03:00 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.589. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 183bc03f1

Time (s): cpu = 00:01:59 ; elapsed = 00:03:00 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=5.589. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 183bc03f1

Time (s): cpu = 00:01:59 ; elapsed = 00:03:00 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Time (s): cpu = 00:01:59 ; elapsed = 00:03:00 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Phase 4.1 Post Commit Optimization | Checksum: 183bc03f1

Time (s): cpu = 00:01:59 ; elapsed = 00:03:01 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5878.688 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f9d0784d

Time (s): cpu = 00:02:22 ; elapsed = 00:03:49 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f9d0784d

Time (s): cpu = 00:02:22 ; elapsed = 00:03:49 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Phase 4.3 Placer Reporting | Checksum: 1f9d0784d

Time (s): cpu = 00:02:22 ; elapsed = 00:03:49 . Memory (MB): peak = 5878.688 ; gain = 1709.953

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 5878.688 ; gain = 0.000

Time (s): cpu = 00:02:22 ; elapsed = 00:03:49 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 172329869

Time (s): cpu = 00:02:22 ; elapsed = 00:03:49 . Memory (MB): peak = 5878.688 ; gain = 1709.953
Ending Placer Task | Checksum: ee7ca74e

Time (s): cpu = 00:02:22 ; elapsed = 00:03:50 . Memory (MB): peak = 5878.688 ; gain = 1709.953
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:26 ; elapsed = 00:03:53 . Memory (MB): peak = 5878.688 ; gain = 1709.953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5878.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/impl_1/config_mpsoc_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 5878.688 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file config_mpsoc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 5878.688 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file config_mpsoc_wrapper_utilization_placed.rpt -pb config_mpsoc_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file config_mpsoc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 5878.688 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5878.688 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5878.688 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5878.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/impl_1/config_mpsoc_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5878.688 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 106221f ConstDB: 0 ShapeSum: 776210d3 RouteDB: 7614745c
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5878.688 ; gain = 0.000
Post Restoration Checksum: NetGraph: 46ea69c NumContArr: a1c7ef3 Constraints: b65e5c77 Timing: 0
Phase 1 Build RT Design | Checksum: c4e98206

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 5878.688 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c4e98206

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 5878.688 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c4e98206

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 5878.688 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 17e0670b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 6208.203 ; gain = 329.516

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fcb6e8dc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 6208.203 ; gain = 329.516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.783  | TNS=0.000  | WHS=-0.453 | THS=-5.271 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0722349 %
  Global Horizontal Routing Utilization  = 0.0601378 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 40097
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24187
  Number of Partially Routed Nets     = 15910
  Number of Node Overlaps             = 10055

Phase 2 Router Initialization | Checksum: 1f47078da

Time (s): cpu = 00:00:51 ; elapsed = 00:01:22 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f47078da

Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 6383.809 ; gain = 505.121
Phase 3 Initial Routing | Checksum: 2a3fa9221

Time (s): cpu = 00:01:16 ; elapsed = 00:01:47 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9261
 Number of Nodes with overlaps = 513
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.176  | TNS=0.000  | WHS=-0.781 | THS=-1.329 |

Phase 4.1 Global Iteration 0 | Checksum: 1dc3e1071

Time (s): cpu = 00:02:04 ; elapsed = 00:02:55 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 26ac558df

Time (s): cpu = 00:02:04 ; elapsed = 00:02:55 . Memory (MB): peak = 6383.809 ; gain = 505.121
Phase 4 Rip-up And Reroute | Checksum: 26ac558df

Time (s): cpu = 00:02:04 ; elapsed = 00:02:55 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2c436da52

Time (s): cpu = 00:02:05 ; elapsed = 00:03:00 . Memory (MB): peak = 6383.809 ; gain = 505.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.176  | TNS=0.000  | WHS=-0.008 | THS=-0.008 |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 26d53e31f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:03 . Memory (MB): peak = 6383.809 ; gain = 505.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.176  | TNS=0.000  | WHS=-0.008 | THS=-0.008 |

Phase 5.1 Delay CleanUp | Checksum: 26d53e31f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:03 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26d53e31f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:03 . Memory (MB): peak = 6383.809 ; gain = 505.121
Phase 5 Delay and Skew Optimization | Checksum: 26d53e31f

Time (s): cpu = 00:02:07 ; elapsed = 00:03:03 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b1809516

Time (s): cpu = 00:02:09 ; elapsed = 00:03:06 . Memory (MB): peak = 6383.809 ; gain = 505.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.176  | TNS=0.000  | WHS=-0.008 | THS=-0.008 |

Phase 6.1 Hold Fix Iter | Checksum: 2aa7c44d8

Time (s): cpu = 00:02:09 ; elapsed = 00:03:07 . Memory (MB): peak = 6383.809 ; gain = 505.121
Phase 6 Post Hold Fix | Checksum: 2e0e71772

Time (s): cpu = 00:02:09 ; elapsed = 00:03:07 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.405978 %
  Global Horizontal Routing Utilization  = 0.447938 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2cc4f5a94

Time (s): cpu = 00:02:10 ; elapsed = 00:03:08 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2cc4f5a94

Time (s): cpu = 00:02:10 ; elapsed = 00:03:09 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2cc4f5a94

Time (s): cpu = 00:02:12 ; elapsed = 00:03:14 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2cc4f5a94

Time (s): cpu = 00:02:12 ; elapsed = 00:03:14 . Memory (MB): peak = 6383.809 ; gain = 505.121

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 26faa560a

Time (s): cpu = 00:02:14 ; elapsed = 00:03:17 . Memory (MB): peak = 6383.809 ; gain = 505.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.176  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 26faa560a

Time (s): cpu = 00:02:14 ; elapsed = 00:03:17 . Memory (MB): peak = 6383.809 ; gain = 505.121
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 1.77924e-11 .
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 4.19022e-09 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:20 ; elapsed = 00:03:28 . Memory (MB): peak = 6383.809 ; gain = 505.121

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:24 ; elapsed = 00:03:32 . Memory (MB): peak = 6383.809 ; gain = 505.121
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6383.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/impl_1/config_mpsoc_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6383.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file config_mpsoc_wrapper_drc_routed.rpt -pb config_mpsoc_wrapper_drc_routed.pb -rpx config_mpsoc_wrapper_drc_routed.rpx
Command: report_drc -file config_mpsoc_wrapper_drc_routed.rpt -pb config_mpsoc_wrapper_drc_routed.pb -rpx config_mpsoc_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/impl_1/config_mpsoc_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6383.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file config_mpsoc_wrapper_methodology_drc_routed.rpt -pb config_mpsoc_wrapper_methodology_drc_routed.pb -rpx config_mpsoc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file config_mpsoc_wrapper_methodology_drc_routed.rpt -pb config_mpsoc_wrapper_methodology_drc_routed.pb -rpx config_mpsoc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/impl_1/config_mpsoc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6383.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file config_mpsoc_wrapper_power_routed.rpt -pb config_mpsoc_wrapper_power_summary_routed.pb -rpx config_mpsoc_wrapper_power_routed.rpx
Command: report_power -file config_mpsoc_wrapper_power_routed.rpt -pb config_mpsoc_wrapper_power_summary_routed.pb -rpx config_mpsoc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
161 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 6383.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file config_mpsoc_wrapper_route_status.rpt -pb config_mpsoc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file config_mpsoc_wrapper_timing_summary_routed.rpt -pb config_mpsoc_wrapper_timing_summary_routed.pb -rpx config_mpsoc_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file config_mpsoc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file config_mpsoc_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 6383.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file config_mpsoc_wrapper_bus_skew_routed.rpt -pb config_mpsoc_wrapper_bus_skew_routed.pb -rpx config_mpsoc_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 14:36:55 2023...

*** Running vivado
    with args -log config_mpsoc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source config_mpsoc_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source config_mpsoc_wrapper.tcl -notrace
Command: open_checkpoint config_mpsoc_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.855 . Memory (MB): peak = 2563.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3272.160 ; gain = 71.262
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3272.160 ; gain = 71.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3575.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRLC16E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 14e6cca2f
----- Checksum: PlaceDB: 00d4fcc8 ShapeSum: 776210d3 RouteDB: d635bc94 
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 3575.266 ; gain = 2690.840
Command: write_bitstream -force config_mpsoc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu55c'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2022/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_reg[31]_i_2__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_reg[31]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_tmp_reg[30]_i_2__19_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_tmp_reg[30]_i_2__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_tmp_reg[30]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/abs_x_reg[31]_i_2__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/abs_x_reg[31]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_reg[31]_i_2__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_reg[31]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_tmp_reg[30]_i_2__18_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_tmp_reg[30]_i_2__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_tmp_reg[30]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/abs_x_reg[31]_i_2__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/abs_x_reg[31]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_reg[31]_i_2__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_reg[31]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_tmp_reg[30]_i_2__17_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_tmp_reg[30]_i_2__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_tmp_reg[30]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/abs_x_reg[31]_i_2__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/abs_x_reg[31]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_reg[31]_i_2__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_reg[31]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_tmp_reg[30]_i_2__16_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_tmp_reg[30]_i_2__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_tmp_reg[30]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/abs_x_reg[31]_i_2__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/abs_x_reg[31]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_reg[31]_i_2__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_reg[31]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_tmp_reg[30]_i_2__15_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_tmp_reg[30]_i_2__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_tmp_reg[30]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/abs_x_reg[31]_i_2__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/abs_x_reg[31]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_reg[31]_i_2__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_reg[31]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_tmp_reg[30]_i_2__14_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_tmp_reg[30]_i_2__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_tmp_reg[30]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/abs_x_reg[31]_i_2__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/abs_x_reg[31]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_reg[31]_i_2__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_reg[31]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_tmp_reg[30]_i_2__13_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_tmp_reg[30]_i_2__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_tmp_reg[30]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/abs_x_reg[31]_i_2__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/abs_x_reg[31]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_reg[31]_i_2__22/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_reg[31]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_tmp_reg[30]_i_2__22_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_tmp_reg[30]_i_2__22/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_tmp_reg[30]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/abs_x_reg[31]_i_2__22/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/abs_x_reg[31]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_reg[31]_i_2__12/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_reg[31]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_tmp_reg[30]_i_2__12_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_tmp_reg[30]_i_2__12/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_tmp_reg[30]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/abs_x_reg[31]_i_2__12/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/abs_x_reg[31]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_reg[31]_i_2__11/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_reg[31]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_tmp_reg[30]_i_2__11_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_tmp_reg[30]_i_2__11/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_tmp_reg[30]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/abs_x_reg[31]_i_2__11/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/abs_x_reg[31]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_reg[31]_i_2__10/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_reg[31]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_tmp_reg[30]_i_2__10_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_tmp_reg[30]_i_2__10/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_tmp_reg[30]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/abs_x_reg[31]_i_2__10/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/abs_x_reg[31]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_reg[31]_i_2__9/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_reg[31]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_tmp_reg[30]_i_2__9_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_tmp_reg[30]_i_2__9/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_tmp_reg[30]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/abs_x_reg[31]_i_2__9/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/abs_x_reg[31]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_reg[31]_i_2__8/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_reg[31]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_tmp_reg[30]_i_2__8_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_tmp_reg[30]_i_2__8/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_tmp_reg[30]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/abs_x_reg[31]_i_2__8/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/abs_x_reg[31]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_reg[31]_i_2__7/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_reg[31]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_tmp_reg[30]_i_2__7_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_tmp_reg[30]_i_2__7/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_tmp_reg[30]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/abs_x_reg[31]_i_2__7/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/abs_x_reg[31]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_reg[31]_i_2__6/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_reg[31]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_tmp_reg[30]_i_2__6_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_tmp_reg[30]_i_2__6/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_tmp_reg[30]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/abs_x_reg[31]_i_2__6/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/abs_x_reg[31]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_reg[31]_i_2__5/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_reg[31]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_tmp_reg[30]_i_2__5_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_tmp_reg[30]_i_2__5/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_tmp_reg[30]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/abs_x_reg[31]_i_2__5/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/abs_x_reg[31]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_reg[31]_i_2__4/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_reg[31]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_tmp_reg[30]_i_2__4_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_tmp_reg[30]_i_2__4/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_tmp_reg[30]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/abs_x_reg[31]_i_2__4/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/abs_x_reg[31]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_reg[31]_i_2__3/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_reg[31]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_tmp_reg[30]_i_2__3_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_tmp_reg[30]_i_2__3/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_tmp_reg[30]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/abs_x_reg[31]_i_2__3/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/abs_x_reg[31]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_reg[31]_i_2__21/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_reg[31]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_tmp_reg[30]_i_2__21_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_tmp_reg[30]_i_2__21/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_tmp_reg[30]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/abs_x_reg[31]_i_2__21/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/abs_x_reg[31]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_reg[31]_i_2__2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_reg[31]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_tmp_reg[30]_i_2__2_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_tmp_reg[30]_i_2__2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_tmp_reg[30]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/abs_x_reg[31]_i_2__2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/abs_x_reg[31]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_reg[31]_i_2__1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_reg[31]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_tmp_reg[30]_i_2__1_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_tmp_reg[30]_i_2__1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_tmp_reg[30]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/abs_x_reg[31]_i_2__1/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/abs_x_reg[31]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_reg[31]_i_2__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_reg[31]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_tmp_reg[30]_i_2__0_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_tmp_reg[30]_i_2__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_tmp_reg[30]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/abs_x_reg[31]_i_2__0/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/abs_x_reg[31]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_reg[31]_i_2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_tmp_reg[30]_i_2_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_tmp_reg[30]_i_2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_tmp_reg[30]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/abs_x_reg[31]_i_2/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/abs_x_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/E[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_reg[31]_i_2__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_reg[31]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_tmp_reg[30]_i_2__20_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_tmp_reg[30]_i_2__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_tmp_reg[30]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/state_reg[2]_0[0] is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/abs_x_reg[31]_i_2__20/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/abs_x_reg[31]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_reg[31]_i_2__43_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_reg[31]_i_2__43/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_reg[31]_i_2__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_tmp_reg[30]_i_2__43_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_tmp_reg[30]_i_2__43/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_tmp_reg[30]_i_2__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/sig_out_reg[30]_i_2__19_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/sig_out_reg[30]_i_2__19/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/sig_out_reg[30]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[2]_i_2__43_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[2]_i_2__43/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[2]_i_2__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_reg[31]_i_2__42_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_reg[31]_i_2__42/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_reg[31]_i_2__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_tmp_reg[30]_i_2__42_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_tmp_reg[30]_i_2__42/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_tmp_reg[30]_i_2__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/sig_out_reg[30]_i_2__18_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/sig_out_reg[30]_i_2__18/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/sig_out_reg[30]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[2]_i_2__42_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[2]_i_2__42/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[2]_i_2__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_reg[31]_i_2__41_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_reg[31]_i_2__41/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_reg[31]_i_2__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_tmp_reg[30]_i_2__41_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_tmp_reg[30]_i_2__41/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_tmp_reg[30]_i_2__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/sig_out_reg[30]_i_2__17_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/sig_out_reg[30]_i_2__17/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/sig_out_reg[30]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[2]_i_2__41_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[2]_i_2__41/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[2]_i_2__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_reg[31]_i_2__40_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_reg[31]_i_2__40/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_reg[31]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_tmp_reg[30]_i_2__40_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_tmp_reg[30]_i_2__40/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_tmp_reg[30]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/sig_out_reg[30]_i_2__16_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/sig_out_reg[30]_i_2__16/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/sig_out_reg[30]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[2]_i_2__40_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[2]_i_2__40/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[2]_i_2__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_reg[31]_i_2__39_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_reg[31]_i_2__39/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_reg[31]_i_2__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_tmp_reg[30]_i_2__39_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_tmp_reg[30]_i_2__39/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_tmp_reg[30]_i_2__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/sig_out_reg[30]_i_2__15_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/sig_out_reg[30]_i_2__15/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/sig_out_reg[30]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[2]_i_2__39_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[2]_i_2__39/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[2]_i_2__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_reg[31]_i_2__38_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_reg[31]_i_2__38/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_reg[31]_i_2__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_tmp_reg[30]_i_2__38_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_tmp_reg[30]_i_2__38/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_tmp_reg[30]_i_2__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/sig_out_reg[30]_i_2__14_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/sig_out_reg[30]_i_2__14/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/sig_out_reg[30]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[2]_i_2__38_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[2]_i_2__38/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[2]_i_2__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_reg[31]_i_2__37_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_reg[31]_i_2__37/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_reg[31]_i_2__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_tmp_reg[30]_i_2__37_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_tmp_reg[30]_i_2__37/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_tmp_reg[30]_i_2__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/sig_out_reg[30]_i_2__13_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/sig_out_reg[30]_i_2__13/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/sig_out_reg[30]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[2]_i_2__37_n_0 is a gated clock net sourced by a combinational pin config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[2]_i_2__37/O, cell config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[2]_i_2__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 771 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./config_mpsoc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:11 ; elapsed = 00:01:47 . Memory (MB): peak = 4926.500 ; gain = 1351.234
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 14:42:08 2023...
