v 20210407 2
P 800 1500 800 1300 1 0 0
{
T 750 1450 5 10 1 1 180 0 1
pinnumber=4
T 750 1450 5 10 0 0 180 0 1
pinseq=4
T 800 1250 9 10 1 1 0 5 1
pinlabel=Vcc
T 800 1500 5 10 0 0 0 0 1
pintype=pwr
}
P 200 700 0 700 1 0 1
{
T 50 750 5 10 1 1 0 0 1
pinnumber=1
T 50 750 5 10 0 0 0 0 1
pinseq=1
T 250 700 9 10 1 1 0 1 1
pinlabel=Tune
T 200 700 5 10 0 0 0 0 1
pintype=in
}
P 800 200 800 0 1 0 1
{
T 750 150 5 10 1 1 180 0 1
pinnumber=2
T 750 150 5 10 0 0 180 0 1
pinseq=2
T 800 250 9 10 1 1 0 3 1
pinlabel=GND
T 800 200 5 10 0 0 0 0 1
pintype=pwr
}
P 1600 700 1400 700 1 0 0
{
T 1450 750 5 10 1 1 0 0 1
pinnumber=3
T 1450 750 5 10 0 0 0 0 1
pinseq=3
T 1300 700 9 10 1 1 0 7 1
pinlabel=Out
T 1600 700 5 10 0 0 0 0 1
pintype=out
}
B 200 200 1200 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 200 1600 8 10 1 1 0 0 1
refdes=U?
T 200 2200 8 10 0 0 0 0 1
class=IC
T 200 2000 8 10 0 0 0 0 1
device=VTXO
T 200 1800 8 10 0 0 0 0 1
pins=4
T 200 2400 8 10 0 0 0 0 1
symversion=0.1
