{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715292367739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715292367743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 01:06:07 2024 " "Processing started: Fri May 10 01:06:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715292367743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292367743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292367743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715292367996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/lab4_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/lab4_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios " "Found entity 1: Lab4_nios" {  } { { "Lab4_nios/synthesis/Lab4_nios.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab4_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab4_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_irq_mapper " "Found entity 1: Lab4_nios_irq_mapper" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_irq_mapper.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0 " "Found entity 1: Lab4_nios_mm_interconnect_0" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab4_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab4_nios_mm_interconnect_0_rsp_mux_001" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374033 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_rsp_mux " "Found entity 1: Lab4_nios_mm_interconnect_0_rsp_mux" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_rsp_demux " "Found entity 1: Lab4_nios_mm_interconnect_0_rsp_demux" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Lab4_nios_mm_interconnect_0_cmd_mux_001" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_cmd_mux " "Found entity 1: Lab4_nios_mm_interconnect_0_cmd_mux" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab4_nios_mm_interconnect_0_cmd_demux_001" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_cmd_demux " "Found entity 1: Lab4_nios_mm_interconnect_0_cmd_demux" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab4_nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Lab4_nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715292374040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab4_nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Lab4_nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715292374041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: Lab4_nios_mm_interconnect_0_router_003_default_decode" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374041 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab4_nios_mm_interconnect_0_router_003 " "Found entity 2: Lab4_nios_mm_interconnect_0_router_003" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab4_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Lab4_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715292374042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab4_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Lab4_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715292374042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab4_nios_mm_interconnect_0_router_002_default_decode" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374042 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab4_nios_mm_interconnect_0_router_002 " "Found entity 2: Lab4_nios_mm_interconnect_0_router_002" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab4_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab4_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715292374043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab4_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab4_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715292374043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab4_nios_mm_interconnect_0_router_001_default_decode" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374044 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab4_nios_mm_interconnect_0_router_001 " "Found entity 2: Lab4_nios_mm_interconnect_0_router_001" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab4_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab4_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715292374044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab4_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab4_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715292374044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_mm_interconnect_0_router_default_decode " "Found entity 1: Lab4_nios_mm_interconnect_0_router_default_decode" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374045 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab4_nios_mm_interconnect_0_router " "Found entity 2: Lab4_nios_mm_interconnect_0_router" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab4_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_onchip_mem " "Found entity 1: Lab4_nios_onchip_mem" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_nios2_qsys " "Found entity 1: Lab4_nios_nios2_qsys" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_nios2_qsys_cpu_register_bank_a_module " "Found entity 1: Lab4_nios_nios2_qsys_cpu_register_bank_a_module" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab4_nios_nios2_qsys_cpu_register_bank_b_module " "Found entity 2: Lab4_nios_nios2_qsys_cpu_register_bank_b_module" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab4_nios_nios2_qsys_cpu_nios2_oci_debug " "Found entity 3: Lab4_nios_nios2_qsys_cpu_nios2_oci_debug" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab4_nios_nios2_qsys_cpu_nios2_oci_break " "Found entity 4: Lab4_nios_nios2_qsys_cpu_nios2_oci_break" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk " "Found entity 5: Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk " "Found entity 6: Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace " "Found entity 7: Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode " "Found entity 8: Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace " "Found entity 9: Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo " "Found entity 13: Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab4_nios_nios2_qsys_cpu_nios2_oci_pib " "Found entity 14: Lab4_nios_nios2_qsys_cpu_nios2_oci_pib" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab4_nios_nios2_qsys_cpu_nios2_oci_im " "Found entity 15: Lab4_nios_nios2_qsys_cpu_nios2_oci_im" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab4_nios_nios2_qsys_cpu_nios2_performance_monitors " "Found entity 16: Lab4_nios_nios2_qsys_cpu_nios2_performance_monitors" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg " "Found entity 17: Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module " "Found entity 18: Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab4_nios_nios2_qsys_cpu_nios2_ocimem " "Found entity 19: Lab4_nios_nios2_qsys_cpu_nios2_ocimem" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab4_nios_nios2_qsys_cpu_nios2_oci " "Found entity 20: Lab4_nios_nios2_qsys_cpu_nios2_oci" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab4_nios_nios2_qsys_cpu " "Found entity 21: Lab4_nios_nios2_qsys_cpu" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk " "Found entity 1: Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_nios2_qsys_cpu_debug_slave_tck " "Found entity 1: Lab4_nios_nios2_qsys_cpu_debug_slave_tck" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_tck.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper " "Found entity 1: Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_nios2_qsys_cpu_test_bench " "Found entity 1: Lab4_nios_nios2_qsys_cpu_test_bench" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_test_bench.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_led " "Found entity 1: Lab4_nios_led" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_led.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_jtag_uart_sim_scfifo_w " "Found entity 1: Lab4_nios_jtag_uart_sim_scfifo_w" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374078 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab4_nios_jtag_uart_scfifo_w " "Found entity 2: Lab4_nios_jtag_uart_scfifo_w" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374078 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab4_nios_jtag_uart_sim_scfifo_r " "Found entity 3: Lab4_nios_jtag_uart_sim_scfifo_r" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374078 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab4_nios_jtag_uart_scfifo_r " "Found entity 4: Lab4_nios_jtag_uart_scfifo_r" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374078 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab4_nios_jtag_uart " "Found entity 5: Lab4_nios_jtag_uart" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_nios/synthesis/submodules/lab4_nios_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_nios_buttons " "Found entity 1: Lab4_nios_buttons" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_buttons.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715292374133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios Lab4_nios:u0 " "Elaborating entity \"Lab4_nios\" for hierarchy \"Lab4_nios:u0\"" {  } { { "Lab4.sv" "u0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_buttons Lab4_nios:u0\|Lab4_nios_buttons:buttons " "Elaborating entity \"Lab4_nios_buttons\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_buttons:buttons\"" {  } { { "Lab4_nios/synthesis/Lab4_nios.v" "buttons" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_jtag_uart Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart " "Elaborating entity \"Lab4_nios_jtag_uart\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\"" {  } { { "Lab4_nios/synthesis/Lab4_nios.v" "jtag_uart" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_jtag_uart_scfifo_w Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w " "Elaborating entity \"Lab4_nios_jtag_uart_scfifo_w\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "the_Lab4_nios_jtag_uart_scfifo_w" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "wfifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374277 ""}  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715292374277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[63\] " "Elaborating entity \"lpm_ff\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[63\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[63\]" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[63\] Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[63\]\", which is child of megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_btc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_btc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_btc " "Found entity 1: mux_btc" {  } { { "db/mux_btc.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/mux_btc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_btc Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_btc:auto_generated " "Elaborating entity \"mux_btc\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_btc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374521 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5bf " "Found entity 1: cntr_5bf" {  } { { "db/cntr_5bf.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/cntr_5bf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5bf Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_5bf:auto_generated " "Elaborating entity \"cntr_5bf\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_5bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374585 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bfg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bfg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bfg " "Found entity 1: cmpr_bfg" {  } { { "db/cmpr_bfg.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/cmpr_bfg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292374616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292374616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_bfg Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_bfg:auto_generated " "Elaborating entity \"cmpr_bfg\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_bfg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_jtag_uart_scfifo_r Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r " "Elaborating entity \"Lab4_nios_jtag_uart_scfifo_r\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "the_Lab4_nios_jtag_uart_scfifo_r" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "Lab4_nios_jtag_uart_alt_jtag_atlantic" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292374941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292374941 ""}  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715292374941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_led Lab4_nios:u0\|Lab4_nios_led:led " "Elaborating entity \"Lab4_nios_led\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_led:led\"" {  } { { "Lab4_nios/synthesis/Lab4_nios.v" "led" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys " "Elaborating entity \"Lab4_nios_nios2_qsys\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\"" {  } { { "Lab4_nios/synthesis/Lab4_nios.v" "nios2_qsys" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys.v" "cpu" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_test_bench Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_test_bench:the_Lab4_nios_nios2_qsys_cpu_test_bench " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_test_bench\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_test_bench:the_Lab4_nios_nios2_qsys_cpu_test_bench\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_test_bench" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_register_bank_a_module Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_register_bank_a_module\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "Lab4_nios_nios2_qsys_cpu_register_bank_a" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375480 ""}  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715292375480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292375510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292375510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_register_bank_b_module Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_register_bank_b_module\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "Lab4_nios_nios2_qsys_cpu_register_bank_b" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_debug Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_altera_std_synchronizer" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375569 ""}  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715292375569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_break Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_break\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace\|Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode:Lab4_nios_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace\|Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode:Lab4_nios_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "Lab4_nios_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_pib Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_pib:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_pib " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_pib\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_pib:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_pib\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_pib" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_oci_im Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_im:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_im " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_oci_im\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_im:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_im\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_oci_im" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_nios2_ocimem Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_nios2_ocimem\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "Lab4_nios_nios2_qsys_cpu_ociram_sp_ram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375738 ""}  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715292375738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292375774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292375774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem\|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_debug_slave_tck Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_debug_slave_tck\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk " "Elaborating entity \"Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "Lab4_nios_nios2_qsys_cpu_debug_slave_phy" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy " "Instantiated megafunction \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375855 ""}  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715292375855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_onchip_mem Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem " "Elaborating entity \"Lab4_nios_onchip_mem\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem\"" {  } { { "Lab4_nios/synthesis/Lab4_nios.v" "onchip_mem" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715292375894 ""}  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715292375894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6qf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6qf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6qf1 " "Found entity 1: altsyncram_6qf1" {  } { { "db/altsyncram_6qf1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/altsyncram_6qf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292375924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292375924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6qf1 Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated " "Elaborating entity \"altsyncram_6qf1\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375924 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/onchip_mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/onchip_mem.hex -- setting all initial values to 0" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v" 69 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1715292375926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0 Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab4_nios_mm_interconnect_0\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab4_nios/synthesis/Lab4_nios.v" "mm_interconnect_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292375969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "nios2_qsys_debug_mem_slave_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "led_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_router Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router:router " "Elaborating entity \"Lab4_nios_mm_interconnect_0_router\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router:router\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "router" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_router_default_decode Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router:router\|Lab4_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Lab4_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router:router\|Lab4_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_router_001 Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Lab4_nios_mm_interconnect_0_router_001\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "router_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_router_001_default_decode Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_001:router_001\|Lab4_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab4_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_001:router_001\|Lab4_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_router_002 Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Lab4_nios_mm_interconnect_0_router_002\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "router_002" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_router_002_default_decode Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_002:router_002\|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab4_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_002:router_002\|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_router_003 Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Lab4_nios_mm_interconnect_0_router_003\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_003:router_003\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "router_003" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_router_003_default_decode Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_003:router_003\|Lab4_nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Lab4_nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_router_003:router_003\|Lab4_nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_cmd_demux Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Lab4_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_cmd_demux_001 Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Lab4_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_cmd_mux Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Lab4_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_cmd_mux_001 Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Lab4_nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_rsp_demux Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Lab4_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_rsp_mux Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Lab4_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_rsp_mux_001 Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Lab4_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_avalon_st_adapter Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Lab4_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_mm_interconnect_0:mm_interconnect_0\|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_nios_irq_mapper Lab4_nios:u0\|Lab4_nios_irq_mapper:irq_mapper " "Elaborating entity \"Lab4_nios_irq_mapper\" for hierarchy \"Lab4_nios:u0\|Lab4_nios_irq_mapper:irq_mapper\"" {  } { { "Lab4_nios/synthesis/Lab4_nios.v" "irq_mapper" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Lab4_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Lab4_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "Lab4_nios/synthesis/Lab4_nios.v" "rst_controller" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab4_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab4_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Lab4_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab4_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab4_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Lab4_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292376356 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715292376915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.10.02:06:19 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2024.05.10.02:06:19 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292379212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292381018 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292381132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292383336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292383385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292383453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292383517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292383521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292383521 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715292384189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292384322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292384322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292384376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292384376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292384378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292384378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292384410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292384410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292384465 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292384465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292384465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715292384503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292384503 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715292387329 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2878 -1 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 3878 -1 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v" 398 -1 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 2099 -1 0 } } { "Lab4_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715292387425 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715292387425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292388203 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715292390189 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715292390252 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715292390252 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292390342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292390752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715292392558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715292392558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3707 " "Implemented 3707 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715292392753 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715292392753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3563 " "Implemented 3563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715292392753 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715292392753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715292392753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715292392783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 01:06:32 2024 " "Processing ended: Fri May 10 01:06:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715292392783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715292392783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715292392783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715292392783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715292393774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715292393778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 01:06:33 2024 " "Processing started: Fri May 10 01:06:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715292393778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715292393778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715292393778 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715292393831 ""}
{ "Info" "0" "" "Project  = Lab4" {  } {  } 0 0 "Project  = Lab4" 0 0 "Fitter" 0 0 1715292393832 ""}
{ "Info" "0" "" "Revision = Lab4" {  } {  } 0 0 "Revision = Lab4" 0 0 "Fitter" 0 0 1715292393832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715292393908 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715292393924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715292393954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715292393954 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715292394042 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715292394045 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715292394123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715292394123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715292394123 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715292394123 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 7889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715292394129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 7891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715292394129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 7893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715292394129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 7895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715292394129 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 7897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715292394129 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715292394129 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715292394130 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715292394154 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715292394309 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1715292394559 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1715292394559 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab4.sdc " "Reading SDC File: 'Lab4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715292394585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1715292394586 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab4_nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Lab4_nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715292394587 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.sdc " "Reading SDC File: 'Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715292394592 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1715292394635 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1715292394635 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715292394635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715292394635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715292394635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        clock " "  40.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715292394635 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1715292394635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715292394829 ""}  } { { "Lab4.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 7877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715292394829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715292394829 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 7424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715292394829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pbb~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node pbb~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715292394829 ""}  } { { "Lab4.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 7879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715292394829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab4_nios:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Lab4_nios:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715292394829 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab4_nios:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Lab4_nios:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Lab4_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 3490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715292394829 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|W_rf_wren " "Destination node Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|W_rf_wren" {  } { { "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 1638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715292394829 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Lab4_nios:u0\|Lab4_nios_nios2_qsys:nios2_qsys\|Lab4_nios_nios2_qsys_cpu:cpu\|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci\|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715292394829 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715292394829 ""}  } { { "Lab4_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715292394829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715292395153 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715292395156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715292395156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715292395161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715292395167 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715292395172 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715292395172 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715292395175 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715292395302 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715292395306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715292395306 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 1 8 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 1 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1715292395308 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1715292395308 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715292395308 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715292395309 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715292395309 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715292395309 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715292395309 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715292395309 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715292395309 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715292395309 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715292395309 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1715292395309 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715292395309 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715292395395 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715292395409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715292395833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715292396201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715292396226 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715292397217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715292397217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715292397693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715292398978 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715292398978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715292399265 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1715292399265 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715292399265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715292399267 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715292399387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715292399405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715292399609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715292399609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715292399882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715292400542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/output_files/Lab4.fit.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/output_files/Lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715292400855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6536 " "Peak virtual memory: 6536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715292401437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 01:06:41 2024 " "Processing ended: Fri May 10 01:06:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715292401437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715292401437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715292401437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715292401437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715292402292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715292402297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 01:06:42 2024 " "Processing started: Fri May 10 01:06:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715292402297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715292402297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715292402297 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715292402906 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715292402920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715292403039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 01:06:43 2024 " "Processing ended: Fri May 10 01:06:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715292403039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715292403039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715292403039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715292403039 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715292403650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715292403988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715292403992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 01:06:43 2024 " "Processing started: Fri May 10 01:06:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715292403992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715292403992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4 -c Lab4 " "Command: quartus_sta Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715292403992 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715292404046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715292404209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292404235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292404235 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1715292404436 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1715292404436 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab4.sdc " "Reading SDC File: 'Lab4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1715292404458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1715292404458 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab4_nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Lab4_nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1715292404459 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.sdc " "Reading SDC File: 'Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1715292404466 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715292404500 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715292404501 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715292404506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 21.337 " "Worst-case setup slack is 21.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.337               0.000 clock  " "   21.337               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.262               0.000 altera_reserved_tck  " "   45.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292404558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clock  " "    0.452               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292404567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.890 " "Worst-case recovery slack is 34.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.890               0.000 clock  " "   34.890               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.684               0.000 altera_reserved_tck  " "   47.684               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292404571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.412 " "Worst-case removal slack is 1.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.412               0.000 altera_reserved_tck  " "    1.412               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.426               0.000 clock  " "    4.426               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292404577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.657 " "Worst-case minimum pulse width slack is 19.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.657               0.000 clock  " "   19.657               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.513               0.000 altera_reserved_tck  " "   49.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292404578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292404578 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292404657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292404657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292404657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292404657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.866 ns " "Worst Case Available Settling Time: 77.866 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292404657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292404657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292404657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292404657 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715292404657 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715292404660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715292404679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715292405004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715292405143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.091 " "Worst-case setup slack is 22.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.091               0.000 clock  " "   22.091               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.637               0.000 altera_reserved_tck  " "   45.637               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clock  " "    0.400               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.241 " "Worst-case recovery slack is 35.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.241               0.000 clock  " "   35.241               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.976               0.000 altera_reserved_tck  " "   47.976               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.272 " "Worst-case removal slack is 1.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.272               0.000 altera_reserved_tck  " "    1.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.981               0.000 clock  " "    3.981               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.664 " "Worst-case minimum pulse width slack is 19.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.664               0.000 clock  " "   19.664               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.390               0.000 altera_reserved_tck  " "   49.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405203 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 78.065 ns " "Worst Case Available Settling Time: 78.065 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405296 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715292405296 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715292405302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715292405434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 25.643 " "Worst-case setup slack is 25.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.643               0.000 clock  " "   25.643               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.081               0.000 altera_reserved_tck  " "   48.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clock  " "    0.186               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.563 " "Worst-case recovery slack is 37.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.563               0.000 clock  " "   37.563               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.099               0.000 altera_reserved_tck  " "   49.099               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.581 " "Worst-case removal slack is 0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 altera_reserved_tck  " "    0.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.992               0.000 clock  " "    1.992               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.370 " "Worst-case minimum pulse width slack is 19.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.370               0.000 clock  " "   19.370               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465               0.000 altera_reserved_tck  " "   49.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715292405478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715292405478 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 79.075 ns " "Worst Case Available Settling Time: 79.075 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1715292405578 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715292405578 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715292405809 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715292405811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715292405890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 01:06:45 2024 " "Processing ended: Fri May 10 01:06:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715292405890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715292405890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715292405890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715292405890 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Quartus Prime Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715292406551 ""}
