{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1635839326371 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1635839326371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "superEncriptador 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"superEncriptador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1635839326383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635839326419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635839326419 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635839326786 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1635839326842 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1635839327052 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1635839327066 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "339 339 " "No exact pin location assignment(s) for 339 pins of 339 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1635839327299 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "339 288 " "Design requires 339 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "339 339 0 " "Current design requires 339 user-specified I/O pins -- 339 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1635839336070 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1635839336070 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1635839336070 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1635839336073 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635839336074 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "75 " "Following 75 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_dest_o\[0\] GND " "Pin reg_dest_o\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reg_dest_o[0] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_dest_o\[1\] GND " "Pin reg_dest_o\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reg_dest_o[1] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_dest_o\[2\] GND " "Pin reg_dest_o\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reg_dest_o[2] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_dest_o\[3\] GND " "Pin reg_dest_o\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reg_dest_o[3] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vec_dest_o\[0\] GND " "Pin vec_dest_o\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vec_dest_o[0] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vec_dest_o\[1\] GND " "Pin vec_dest_o\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vec_dest_o[1] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[0\] GND " "Pin vOperImm\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[0] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[1\] GND " "Pin vOperImm\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[1] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[2\] GND " "Pin vOperImm\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[2] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[3\] GND " "Pin vOperImm\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[3] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[4\] GND " "Pin vOperImm\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[4] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[5\] GND " "Pin vOperImm\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[5] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[6\] GND " "Pin vOperImm\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[6] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[7\] GND " "Pin vOperImm\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[7] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[8\] GND " "Pin vOperImm\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[8] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[9\] GND " "Pin vOperImm\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[9] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[10\] GND " "Pin vOperImm\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[10] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[11\] GND " "Pin vOperImm\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[11] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[12\] GND " "Pin vOperImm\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[12] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[13\] GND " "Pin vOperImm\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[13] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[14\] GND " "Pin vOperImm\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[14] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[15\] GND " "Pin vOperImm\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[15] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[16\] GND " "Pin vOperImm\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[16] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[17\] GND " "Pin vOperImm\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[17] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[18\] GND " "Pin vOperImm\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[18] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[19\] GND " "Pin vOperImm\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[19] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[20\] GND " "Pin vOperImm\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[20] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[21\] GND " "Pin vOperImm\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[21] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[22\] GND " "Pin vOperImm\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[22] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[23\] GND " "Pin vOperImm\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[23] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[24\] GND " "Pin vOperImm\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[24] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[25\] GND " "Pin vOperImm\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[25] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[26\] GND " "Pin vOperImm\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[26] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[27\] GND " "Pin vOperImm\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[27] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[28\] GND " "Pin vOperImm\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[28] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[29\] GND " "Pin vOperImm\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[29] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[30\] GND " "Pin vOperImm\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[30] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[31\] GND " "Pin vOperImm\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[31] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[32\] GND " "Pin vOperImm\[32\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[32] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[33\] GND " "Pin vOperImm\[33\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[33] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[34\] GND " "Pin vOperImm\[34\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[34] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[35\] GND " "Pin vOperImm\[35\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[35] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[36\] GND " "Pin vOperImm\[36\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[36] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[37\] GND " "Pin vOperImm\[37\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[37] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[38\] GND " "Pin vOperImm\[38\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[38] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[39\] GND " "Pin vOperImm\[39\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[39] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[40\] GND " "Pin vOperImm\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[40] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[41\] GND " "Pin vOperImm\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[41] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[42\] GND " "Pin vOperImm\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[42] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[43\] GND " "Pin vOperImm\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[43] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[44\] GND " "Pin vOperImm\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[44] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[45\] GND " "Pin vOperImm\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[45] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[46\] GND " "Pin vOperImm\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[46] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[47\] GND " "Pin vOperImm\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[47] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[48\] GND " "Pin vOperImm\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[48] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[49\] GND " "Pin vOperImm\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[49] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[50\] GND " "Pin vOperImm\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[50] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[51\] GND " "Pin vOperImm\[51\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[51] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[52\] GND " "Pin vOperImm\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[52] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[53\] GND " "Pin vOperImm\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[53] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[54\] GND " "Pin vOperImm\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[54] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[55\] GND " "Pin vOperImm\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[55] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[56\] GND " "Pin vOperImm\[56\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[56] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[57\] GND " "Pin vOperImm\[57\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[57] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[58\] GND " "Pin vOperImm\[58\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[58] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[59\] GND " "Pin vOperImm\[59\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[59] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[60\] GND " "Pin vOperImm\[60\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[60] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[61\] GND " "Pin vOperImm\[61\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[61] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[62\] GND " "Pin vOperImm\[62\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[62] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vOperImm\[63\] GND " "Pin vOperImm\[63\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vOperImm[63] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "flagNop GND " "Pin flagNop has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { flagNop } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ImmOut\[5\] GND " "Pin ImmOut\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ImmOut[5] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ImmOut\[6\] GND " "Pin ImmOut\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ImmOut[6] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ImmOut\[7\] GND " "Pin ImmOut\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ImmOut[7] } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "isOper2V GND " "Pin isOper2V has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { isOper2V } } } { "superDecoder.sv" "" { Text "G:/superEncriptador4k/superDecoder.sv" 43 0 0 } } { "temporary_test_loc" "" { Generic "G:/superEncriptador4k/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1635839336604 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1635839336604 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1635839336607 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5442 " "Peak virtual memory: 5442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635839336936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 02 01:48:56 2021 " "Processing ended: Tue Nov 02 01:48:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635839336936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635839336936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635839336936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635839336936 ""}
