
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000104d4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08010668  08010668  00020668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010840  08010840  00030110  2**0
                  CONTENTS
  4 .ARM          00000008  08010840  08010840  00020840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010848  08010848  00030110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010848  08010848  00020848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801084c  0801084c  0002084c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  08010850  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030110  2**0
                  CONTENTS
 10 .bss          00003088  20000110  20000110  00030110  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20003198  20003198  00030110  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030110  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030140  2**0
                  CONTENTS, READONLY
 14 .debug_info   00025412  00000000  00000000  00030183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005aee  00000000  00000000  00055595  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001c10  00000000  00000000  0005b088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000159d  00000000  00000000  0005cc98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022cb2  00000000  00000000  0005e235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00026e4a  00000000  00000000  00080ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c45db  00000000  00000000  000a7d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007b04  00000000  00000000  0016c30c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  00173e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000110 	.word	0x20000110
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801064c 	.word	0x0801064c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000114 	.word	0x20000114
 80001cc:	0801064c 	.word	0x0801064c

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_d2f>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad4:	bf24      	itt	cs
 8000ad6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ada:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ade:	d90d      	bls.n	8000afc <__aeabi_d2f+0x30>
 8000ae0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af4:	bf08      	it	eq
 8000af6:	f020 0001 	biceq.w	r0, r0, #1
 8000afa:	4770      	bx	lr
 8000afc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b00:	d121      	bne.n	8000b46 <__aeabi_d2f+0x7a>
 8000b02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b06:	bfbc      	itt	lt
 8000b08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	4770      	bxlt	lr
 8000b0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b16:	f1c2 0218 	rsb	r2, r2, #24
 8000b1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b22:	fa20 f002 	lsr.w	r0, r0, r2
 8000b26:	bf18      	it	ne
 8000b28:	f040 0001 	orrne.w	r0, r0, #1
 8000b2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b38:	ea40 000c 	orr.w	r0, r0, ip
 8000b3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b44:	e7cc      	b.n	8000ae0 <__aeabi_d2f+0x14>
 8000b46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b4a:	d107      	bne.n	8000b5c <__aeabi_d2f+0x90>
 8000b4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b50:	bf1e      	ittt	ne
 8000b52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b5a:	4770      	bxne	lr
 8000b5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_ldivmod>:
 8000b6c:	b97b      	cbnz	r3, 8000b8e <__aeabi_ldivmod+0x22>
 8000b6e:	b972      	cbnz	r2, 8000b8e <__aeabi_ldivmod+0x22>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bfbe      	ittt	lt
 8000b74:	2000      	movlt	r0, #0
 8000b76:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b7a:	e006      	blt.n	8000b8a <__aeabi_ldivmod+0x1e>
 8000b7c:	bf08      	it	eq
 8000b7e:	2800      	cmpeq	r0, #0
 8000b80:	bf1c      	itt	ne
 8000b82:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b86:	f04f 30ff 	movne.w	r0, #4294967295
 8000b8a:	f000 b9f1 	b.w	8000f70 <__aeabi_idiv0>
 8000b8e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b92:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b96:	2900      	cmp	r1, #0
 8000b98:	db09      	blt.n	8000bae <__aeabi_ldivmod+0x42>
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	db1a      	blt.n	8000bd4 <__aeabi_ldivmod+0x68>
 8000b9e:	f000 f883 	bl	8000ca8 <__udivmoddi4>
 8000ba2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000baa:	b004      	add	sp, #16
 8000bac:	4770      	bx	lr
 8000bae:	4240      	negs	r0, r0
 8000bb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	db1b      	blt.n	8000bf0 <__aeabi_ldivmod+0x84>
 8000bb8:	f000 f876 	bl	8000ca8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4240      	negs	r0, r0
 8000bc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bcc:	4252      	negs	r2, r2
 8000bce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bd2:	4770      	bx	lr
 8000bd4:	4252      	negs	r2, r2
 8000bd6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bda:	f000 f865 	bl	8000ca8 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4240      	negs	r0, r0
 8000bea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bee:	4770      	bx	lr
 8000bf0:	4252      	negs	r2, r2
 8000bf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bf6:	f000 f857 	bl	8000ca8 <__udivmoddi4>
 8000bfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c02:	b004      	add	sp, #16
 8000c04:	4252      	negs	r2, r2
 8000c06:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0a:	4770      	bx	lr

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c20:	f000 b9a6 	b.w	8000f70 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f83c 	bl	8000ca8 <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__aeabi_d2lz>:
 8000c3c:	b538      	push	{r3, r4, r5, lr}
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2300      	movs	r3, #0
 8000c42:	4604      	mov	r4, r0
 8000c44:	460d      	mov	r5, r1
 8000c46:	f7ff fef1 	bl	8000a2c <__aeabi_dcmplt>
 8000c4a:	b928      	cbnz	r0, 8000c58 <__aeabi_d2lz+0x1c>
 8000c4c:	4620      	mov	r0, r4
 8000c4e:	4629      	mov	r1, r5
 8000c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c54:	f000 b80a 	b.w	8000c6c <__aeabi_d2ulz>
 8000c58:	4620      	mov	r0, r4
 8000c5a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c5e:	f000 f805 	bl	8000c6c <__aeabi_d2ulz>
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	bd38      	pop	{r3, r4, r5, pc}
 8000c6a:	bf00      	nop

08000c6c <__aeabi_d2ulz>:
 8000c6c:	b5d0      	push	{r4, r6, r7, lr}
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ca0 <__aeabi_d2ulz+0x34>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	4606      	mov	r6, r0
 8000c74:	460f      	mov	r7, r1
 8000c76:	f7ff fc67 	bl	8000548 <__aeabi_dmul>
 8000c7a:	f000 f97b 	bl	8000f74 <__aeabi_d2uiz>
 8000c7e:	4604      	mov	r4, r0
 8000c80:	f7ff fbe8 	bl	8000454 <__aeabi_ui2d>
 8000c84:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <__aeabi_d2ulz+0x38>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f7ff fc5e 	bl	8000548 <__aeabi_dmul>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	460b      	mov	r3, r1
 8000c90:	4630      	mov	r0, r6
 8000c92:	4639      	mov	r1, r7
 8000c94:	f7ff faa0 	bl	80001d8 <__aeabi_dsub>
 8000c98:	f000 f96c 	bl	8000f74 <__aeabi_d2uiz>
 8000c9c:	4621      	mov	r1, r4
 8000c9e:	bdd0      	pop	{r4, r6, r7, pc}
 8000ca0:	3df00000 	.word	0x3df00000
 8000ca4:	41f00000 	.word	0x41f00000

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9e08      	ldr	r6, [sp, #32]
 8000cae:	460d      	mov	r5, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	460f      	mov	r7, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4694      	mov	ip, r2
 8000cbc:	d965      	bls.n	8000d8a <__udivmoddi4+0xe2>
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	b143      	cbz	r3, 8000cd6 <__udivmoddi4+0x2e>
 8000cc4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cc8:	f1c3 0220 	rsb	r2, r3, #32
 8000ccc:	409f      	lsls	r7, r3
 8000cce:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd2:	4317      	orrs	r7, r2
 8000cd4:	409c      	lsls	r4, r3
 8000cd6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cda:	fa1f f58c 	uxth.w	r5, ip
 8000cde:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ce2:	0c22      	lsrs	r2, r4, #16
 8000ce4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ce8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cec:	fb01 f005 	mul.w	r0, r1, r5
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cf8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cfc:	f080 811c 	bcs.w	8000f38 <__udivmoddi4+0x290>
 8000d00:	4290      	cmp	r0, r2
 8000d02:	f240 8119 	bls.w	8000f38 <__udivmoddi4+0x290>
 8000d06:	3902      	subs	r1, #2
 8000d08:	4462      	add	r2, ip
 8000d0a:	1a12      	subs	r2, r2, r0
 8000d0c:	b2a4      	uxth	r4, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1a:	fb00 f505 	mul.w	r5, r0, r5
 8000d1e:	42a5      	cmp	r5, r4
 8000d20:	d90a      	bls.n	8000d38 <__udivmoddi4+0x90>
 8000d22:	eb1c 0404 	adds.w	r4, ip, r4
 8000d26:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2a:	f080 8107 	bcs.w	8000f3c <__udivmoddi4+0x294>
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	f240 8104 	bls.w	8000f3c <__udivmoddi4+0x294>
 8000d34:	4464      	add	r4, ip
 8000d36:	3802      	subs	r0, #2
 8000d38:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3c:	1b64      	subs	r4, r4, r5
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11e      	cbz	r6, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40dc      	lsrs	r4, r3
 8000d44:	2300      	movs	r3, #0
 8000d46:	e9c6 4300 	strd	r4, r3, [r6]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0xbc>
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	f000 80ed 	beq.w	8000f32 <__udivmoddi4+0x28a>
 8000d58:	2100      	movs	r1, #0
 8000d5a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d64:	fab3 f183 	clz	r1, r3
 8000d68:	2900      	cmp	r1, #0
 8000d6a:	d149      	bne.n	8000e00 <__udivmoddi4+0x158>
 8000d6c:	42ab      	cmp	r3, r5
 8000d6e:	d302      	bcc.n	8000d76 <__udivmoddi4+0xce>
 8000d70:	4282      	cmp	r2, r0
 8000d72:	f200 80f8 	bhi.w	8000f66 <__udivmoddi4+0x2be>
 8000d76:	1a84      	subs	r4, r0, r2
 8000d78:	eb65 0203 	sbc.w	r2, r5, r3
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	4617      	mov	r7, r2
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	d0e2      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	e9c6 4700 	strd	r4, r7, [r6]
 8000d88:	e7df      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d8a:	b902      	cbnz	r2, 8000d8e <__udivmoddi4+0xe6>
 8000d8c:	deff      	udf	#255	; 0xff
 8000d8e:	fab2 f382 	clz	r3, r2
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f040 8090 	bne.w	8000eb8 <__udivmoddi4+0x210>
 8000d98:	1a8a      	subs	r2, r1, r2
 8000d9a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d9e:	fa1f fe8c 	uxth.w	lr, ip
 8000da2:	2101      	movs	r1, #1
 8000da4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000da8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dac:	0c22      	lsrs	r2, r4, #16
 8000dae:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000db2:	fb0e f005 	mul.w	r0, lr, r5
 8000db6:	4290      	cmp	r0, r2
 8000db8:	d908      	bls.n	8000dcc <__udivmoddi4+0x124>
 8000dba:	eb1c 0202 	adds.w	r2, ip, r2
 8000dbe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x122>
 8000dc4:	4290      	cmp	r0, r2
 8000dc6:	f200 80cb 	bhi.w	8000f60 <__udivmoddi4+0x2b8>
 8000dca:	4645      	mov	r5, r8
 8000dcc:	1a12      	subs	r2, r2, r0
 8000dce:	b2a4      	uxth	r4, r4
 8000dd0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000dd4:	fb07 2210 	mls	r2, r7, r0, r2
 8000dd8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ddc:	fb0e fe00 	mul.w	lr, lr, r0
 8000de0:	45a6      	cmp	lr, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x14e>
 8000de4:	eb1c 0404 	adds.w	r4, ip, r4
 8000de8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dec:	d202      	bcs.n	8000df4 <__udivmoddi4+0x14c>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f200 80bb 	bhi.w	8000f6a <__udivmoddi4+0x2c2>
 8000df4:	4610      	mov	r0, r2
 8000df6:	eba4 040e 	sub.w	r4, r4, lr
 8000dfa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dfe:	e79f      	b.n	8000d40 <__udivmoddi4+0x98>
 8000e00:	f1c1 0720 	rsb	r7, r1, #32
 8000e04:	408b      	lsls	r3, r1
 8000e06:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e0a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e0e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e12:	fa20 f307 	lsr.w	r3, r0, r7
 8000e16:	40fd      	lsrs	r5, r7
 8000e18:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e1c:	4323      	orrs	r3, r4
 8000e1e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	fb09 5518 	mls	r5, r9, r8, r5
 8000e2a:	0c1c      	lsrs	r4, r3, #16
 8000e2c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e30:	fb08 f50e 	mul.w	r5, r8, lr
 8000e34:	42a5      	cmp	r5, r4
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e3e:	d90b      	bls.n	8000e58 <__udivmoddi4+0x1b0>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e48:	f080 8088 	bcs.w	8000f5c <__udivmoddi4+0x2b4>
 8000e4c:	42a5      	cmp	r5, r4
 8000e4e:	f240 8085 	bls.w	8000f5c <__udivmoddi4+0x2b4>
 8000e52:	f1a8 0802 	sub.w	r8, r8, #2
 8000e56:	4464      	add	r4, ip
 8000e58:	1b64      	subs	r4, r4, r5
 8000e5a:	b29d      	uxth	r5, r3
 8000e5c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e60:	fb09 4413 	mls	r4, r9, r3, r4
 8000e64:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e68:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1da>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e78:	d26c      	bcs.n	8000f54 <__udivmoddi4+0x2ac>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	d96a      	bls.n	8000f54 <__udivmoddi4+0x2ac>
 8000e7e:	3b02      	subs	r3, #2
 8000e80:	4464      	add	r4, ip
 8000e82:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e86:	fba3 9502 	umull	r9, r5, r3, r2
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	42ac      	cmp	r4, r5
 8000e90:	46c8      	mov	r8, r9
 8000e92:	46ae      	mov	lr, r5
 8000e94:	d356      	bcc.n	8000f44 <__udivmoddi4+0x29c>
 8000e96:	d053      	beq.n	8000f40 <__udivmoddi4+0x298>
 8000e98:	b156      	cbz	r6, 8000eb0 <__udivmoddi4+0x208>
 8000e9a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e9e:	eb64 040e 	sbc.w	r4, r4, lr
 8000ea2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ea6:	40ca      	lsrs	r2, r1
 8000ea8:	40cc      	lsrs	r4, r1
 8000eaa:	4317      	orrs	r7, r2
 8000eac:	e9c6 7400 	strd	r7, r4, [r6]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb8:	f1c3 0120 	rsb	r1, r3, #32
 8000ebc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ec0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ec4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ec8:	409d      	lsls	r5, r3
 8000eca:	432a      	orrs	r2, r5
 8000ecc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed0:	fa1f fe8c 	uxth.w	lr, ip
 8000ed4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ed8:	fb07 1510 	mls	r5, r7, r0, r1
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ee2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ee6:	428d      	cmp	r5, r1
 8000ee8:	fa04 f403 	lsl.w	r4, r4, r3
 8000eec:	d908      	bls.n	8000f00 <__udivmoddi4+0x258>
 8000eee:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ef6:	d22f      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000ef8:	428d      	cmp	r5, r1
 8000efa:	d92d      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000efc:	3802      	subs	r0, #2
 8000efe:	4461      	add	r1, ip
 8000f00:	1b49      	subs	r1, r1, r5
 8000f02:	b292      	uxth	r2, r2
 8000f04:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f08:	fb07 1115 	mls	r1, r7, r5, r1
 8000f0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f10:	fb05 f10e 	mul.w	r1, r5, lr
 8000f14:	4291      	cmp	r1, r2
 8000f16:	d908      	bls.n	8000f2a <__udivmoddi4+0x282>
 8000f18:	eb1c 0202 	adds.w	r2, ip, r2
 8000f1c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f20:	d216      	bcs.n	8000f50 <__udivmoddi4+0x2a8>
 8000f22:	4291      	cmp	r1, r2
 8000f24:	d914      	bls.n	8000f50 <__udivmoddi4+0x2a8>
 8000f26:	3d02      	subs	r5, #2
 8000f28:	4462      	add	r2, ip
 8000f2a:	1a52      	subs	r2, r2, r1
 8000f2c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f30:	e738      	b.n	8000da4 <__udivmoddi4+0xfc>
 8000f32:	4631      	mov	r1, r6
 8000f34:	4630      	mov	r0, r6
 8000f36:	e708      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000f38:	4639      	mov	r1, r7
 8000f3a:	e6e6      	b.n	8000d0a <__udivmoddi4+0x62>
 8000f3c:	4610      	mov	r0, r2
 8000f3e:	e6fb      	b.n	8000d38 <__udivmoddi4+0x90>
 8000f40:	4548      	cmp	r0, r9
 8000f42:	d2a9      	bcs.n	8000e98 <__udivmoddi4+0x1f0>
 8000f44:	ebb9 0802 	subs.w	r8, r9, r2
 8000f48:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	e7a3      	b.n	8000e98 <__udivmoddi4+0x1f0>
 8000f50:	4645      	mov	r5, r8
 8000f52:	e7ea      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f54:	462b      	mov	r3, r5
 8000f56:	e794      	b.n	8000e82 <__udivmoddi4+0x1da>
 8000f58:	4640      	mov	r0, r8
 8000f5a:	e7d1      	b.n	8000f00 <__udivmoddi4+0x258>
 8000f5c:	46d0      	mov	r8, sl
 8000f5e:	e77b      	b.n	8000e58 <__udivmoddi4+0x1b0>
 8000f60:	3d02      	subs	r5, #2
 8000f62:	4462      	add	r2, ip
 8000f64:	e732      	b.n	8000dcc <__udivmoddi4+0x124>
 8000f66:	4608      	mov	r0, r1
 8000f68:	e70a      	b.n	8000d80 <__udivmoddi4+0xd8>
 8000f6a:	4464      	add	r4, ip
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	e742      	b.n	8000df6 <__udivmoddi4+0x14e>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <__aeabi_d2uiz>:
 8000f74:	004a      	lsls	r2, r1, #1
 8000f76:	d211      	bcs.n	8000f9c <__aeabi_d2uiz+0x28>
 8000f78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000f7c:	d211      	bcs.n	8000fa2 <__aeabi_d2uiz+0x2e>
 8000f7e:	d50d      	bpl.n	8000f9c <__aeabi_d2uiz+0x28>
 8000f80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000f84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f88:	d40e      	bmi.n	8000fa8 <__aeabi_d2uiz+0x34>
 8000f8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f96:	fa23 f002 	lsr.w	r0, r3, r2
 8000f9a:	4770      	bx	lr
 8000f9c:	f04f 0000 	mov.w	r0, #0
 8000fa0:	4770      	bx	lr
 8000fa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fa6:	d102      	bne.n	8000fae <__aeabi_d2uiz+0x3a>
 8000fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0000 	mov.w	r0, #0
 8000fb2:	4770      	bx	lr

08000fb4 <fromTickToMs>:

uint32_t fromSecToTick(float sec) {
	return (sec * configTICK_RATE_HZ);
}

float fromTickToMs(uint32_t ticks) {
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	return ((float) (ticks) * 1000.0f) / (float) configTICK_RATE_HZ;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	ee07 3a90 	vmov	s15, r3
 8000fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fc6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8000fe8 <fromTickToMs+0x34>
 8000fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fce:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000fe8 <fromTickToMs+0x34>
 8000fd2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000fd6:	eef0 7a66 	vmov.f32	s15, s13
}
 8000fda:	eeb0 0a67 	vmov.f32	s0, s15
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	447a0000 	.word	0x447a0000

08000fec <cmp>:
uint32_t MS5837_conv_start_tick = CONVERTION_TIMEOUT;

void calculate();
void init_new_convertion();

int cmp(const void *a, const void *b) {
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
    return *(int*)a - *(int*)b;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	1ad3      	subs	r3, r2, r3
}
 8001000:	4618      	mov	r0, r3
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <MS5837_02BA_init>:

bool MS5837_02BA_begin(I2C_HandleTypeDef * hi2c){
	return(MS5837_02BA_init(hi2c));
}

bool MS5837_02BA_init(I2C_HandleTypeDef * hi2c){
 800100c:	b5b0      	push	{r4, r5, r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af02      	add	r7, sp, #8
 8001012:	6078      	str	r0, [r7, #4]
	MS5837_hi2c = hi2c;
 8001014:	4a25      	ldr	r2, [pc, #148]	; (80010ac <MS5837_02BA_init+0xa0>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6013      	str	r3, [r2, #0]
	HAL_I2C_Init(hi2c);
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f005 fd1c 	bl	8006a58 <HAL_I2C_Init>
	if(HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &RES_DEVICE_COMM, COMMAND_LENGTH, HAL_MAX_DELAY) != HAL_OK){
 8001020:	4b22      	ldr	r3, [pc, #136]	; (80010ac <MS5837_02BA_init+0xa0>)
 8001022:	6818      	ldr	r0, [r3, #0]
 8001024:	f04f 33ff 	mov.w	r3, #4294967295
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	2301      	movs	r3, #1
 800102c:	4a20      	ldr	r2, [pc, #128]	; (80010b0 <MS5837_02BA_init+0xa4>)
 800102e:	21ec      	movs	r1, #236	; 0xec
 8001030:	f005 fda2 	bl	8006b78 <HAL_I2C_Master_Transmit>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MS5837_02BA_init+0x32>
		return false;
 800103a:	2300      	movs	r3, #0
 800103c:	e032      	b.n	80010a4 <MS5837_02BA_init+0x98>
	}
	//receiving C1 - C6
	uint8_t prom_addr = 0xA0;
 800103e:	23a0      	movs	r3, #160	; 0xa0
 8001040:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 7; i++) {
 8001042:	2300      	movs	r3, #0
 8001044:	73fb      	strb	r3, [r7, #15]
 8001046:	e029      	b.n	800109c <MS5837_02BA_init+0x90>
		uint8_t prom_buff[2];
		prom_addr += 2;
 8001048:	7bbb      	ldrb	r3, [r7, #14]
 800104a:	3302      	adds	r3, #2
 800104c:	b2db      	uxtb	r3, r3
 800104e:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &prom_addr, COMMAND_LENGTH, HAL_MAX_DELAY);
 8001050:	4b16      	ldr	r3, [pc, #88]	; (80010ac <MS5837_02BA_init+0xa0>)
 8001052:	6818      	ldr	r0, [r3, #0]
 8001054:	f107 020e 	add.w	r2, r7, #14
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2301      	movs	r3, #1
 8001060:	21ec      	movs	r1, #236	; 0xec
 8001062:	f005 fd89 	bl	8006b78 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(MS5837_hi2c, DEVICE_ADDR, prom_buff, PROM_LENGTH, HAL_MAX_DELAY);
 8001066:	4b11      	ldr	r3, [pc, #68]	; (80010ac <MS5837_02BA_init+0xa0>)
 8001068:	6818      	ldr	r0, [r3, #0]
 800106a:	f107 020c 	add.w	r2, r7, #12
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2302      	movs	r3, #2
 8001076:	21ec      	movs	r1, #236	; 0xec
 8001078:	f005 fe72 	bl	8006d60 <HAL_I2C_Master_Receive>
		C[i] = (prom_buff[0] << 8) | (prom_buff[1]);
 800107c:	7b3b      	ldrb	r3, [r7, #12]
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	7b7a      	ldrb	r2, [r7, #13]
 8001082:	4313      	orrs	r3, r2
 8001084:	7bfa      	ldrb	r2, [r7, #15]
 8001086:	17d9      	asrs	r1, r3, #31
 8001088:	461c      	mov	r4, r3
 800108a:	460d      	mov	r5, r1
 800108c:	4909      	ldr	r1, [pc, #36]	; (80010b4 <MS5837_02BA_init+0xa8>)
 800108e:	00d3      	lsls	r3, r2, #3
 8001090:	440b      	add	r3, r1
 8001092:	e9c3 4500 	strd	r4, r5, [r3]
	for (uint8_t i = 0; i < 7; i++) {
 8001096:	7bfb      	ldrb	r3, [r7, #15]
 8001098:	3301      	adds	r3, #1
 800109a:	73fb      	strb	r3, [r7, #15]
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	2b06      	cmp	r3, #6
 80010a0:	d9d2      	bls.n	8001048 <MS5837_02BA_init+0x3c>
	}
	return true;
 80010a2:	2301      	movs	r3, #1
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bdb0      	pop	{r4, r5, r7, pc}
 80010ac:	2000012c 	.word	0x2000012c
 80010b0:	20000000 	.word	0x20000000
 80010b4:	20000138 	.word	0x20000138

080010b8 <MS5837_02BA_get_actual_pressure>:

int32_t MS5837_02BA_get_actual_pressure(){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
	uint32_t current_tick = HAL_GetTick();
 80010be:	f004 fdfd 	bl	8005cbc <HAL_GetTick>
 80010c2:	6078      	str	r0, [r7, #4]
	if(MS5837_I2C_NONE == MS5837_I2C_State){
 80010c4:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <MS5837_02BA_get_actual_pressure+0x7c>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d101      	bne.n	80010d0 <MS5837_02BA_get_actual_pressure+0x18>
		init_new_convertion();
 80010cc:	f000 f83e 	bl	800114c <init_new_convertion>
	}
	if(MS5837_I2C_D1_CONVERTION == MS5837_I2C_State && current_tick - MS5837_conv_start_tick >= CONVERTION_TIMEOUT){
 80010d0:	4b18      	ldr	r3, [pc, #96]	; (8001134 <MS5837_02BA_get_actual_pressure+0x7c>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d10f      	bne.n	80010f8 <MS5837_02BA_get_actual_pressure+0x40>
 80010d8:	4b17      	ldr	r3, [pc, #92]	; (8001138 <MS5837_02BA_get_actual_pressure+0x80>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b13      	cmp	r3, #19
 80010e2:	d909      	bls.n	80010f8 <MS5837_02BA_get_actual_pressure+0x40>
		MS5837_I2C_State = MS5837_I2C_D1_TX_ADC_COM;
 80010e4:	4b13      	ldr	r3, [pc, #76]	; (8001134 <MS5837_02BA_get_actual_pressure+0x7c>)
 80010e6:	2203      	movs	r2, #3
 80010e8:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit_IT(MS5837_hi2c, DEVICE_ADDR, &ADC_READ_COMM, COMMAND_LENGTH);
 80010ea:	4b14      	ldr	r3, [pc, #80]	; (800113c <MS5837_02BA_get_actual_pressure+0x84>)
 80010ec:	6818      	ldr	r0, [r3, #0]
 80010ee:	2301      	movs	r3, #1
 80010f0:	4a13      	ldr	r2, [pc, #76]	; (8001140 <MS5837_02BA_get_actual_pressure+0x88>)
 80010f2:	21ec      	movs	r1, #236	; 0xec
 80010f4:	f005 ff2a 	bl	8006f4c <HAL_I2C_Master_Transmit_IT>
	}
	if(MS5837_I2C_D2_CONVERTION == MS5837_I2C_State && current_tick - MS5837_conv_start_tick >= CONVERTION_TIMEOUT){
 80010f8:	4b0e      	ldr	r3, [pc, #56]	; (8001134 <MS5837_02BA_get_actual_pressure+0x7c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b06      	cmp	r3, #6
 80010fe:	d10f      	bne.n	8001120 <MS5837_02BA_get_actual_pressure+0x68>
 8001100:	4b0d      	ldr	r3, [pc, #52]	; (8001138 <MS5837_02BA_get_actual_pressure+0x80>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	2b13      	cmp	r3, #19
 800110a:	d909      	bls.n	8001120 <MS5837_02BA_get_actual_pressure+0x68>
		MS5837_I2C_State = MS5837_I2C_D2_TX_ADC_COM;
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <MS5837_02BA_get_actual_pressure+0x7c>)
 800110e:	2207      	movs	r2, #7
 8001110:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit_IT(MS5837_hi2c, DEVICE_ADDR, &ADC_READ_COMM, COMMAND_LENGTH);
 8001112:	4b0a      	ldr	r3, [pc, #40]	; (800113c <MS5837_02BA_get_actual_pressure+0x84>)
 8001114:	6818      	ldr	r0, [r3, #0]
 8001116:	2301      	movs	r3, #1
 8001118:	4a09      	ldr	r2, [pc, #36]	; (8001140 <MS5837_02BA_get_actual_pressure+0x88>)
 800111a:	21ec      	movs	r1, #236	; 0xec
 800111c:	f005 ff16 	bl	8006f4c <HAL_I2C_Master_Transmit_IT>
	}
//	HAL_I2C_StateTypeDef i2c_state = HAL_I2C_GetState(MS5837_hi2c);
	return presure-initial_pressure;
 8001120:	4b08      	ldr	r3, [pc, #32]	; (8001144 <MS5837_02BA_get_actual_pressure+0x8c>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	4b08      	ldr	r3, [pc, #32]	; (8001148 <MS5837_02BA_get_actual_pressure+0x90>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	1ad3      	subs	r3, r2, r3
}
 800112a:	4618      	mov	r0, r3
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	2000018b 	.word	0x2000018b
 8001138:	20000004 	.word	0x20000004
 800113c:	2000012c 	.word	0x2000012c
 8001140:	20000130 	.word	0x20000130
 8001144:	20000180 	.word	0x20000180
 8001148:	20000184 	.word	0x20000184

0800114c <init_new_convertion>:

void init_new_convertion(){
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	MS5837_I2C_State = MS5837_I2C_D1_TX_CONV_COM;
 8001150:	4b05      	ldr	r3, [pc, #20]	; (8001168 <init_new_convertion+0x1c>)
 8001152:	2201      	movs	r2, #1
 8001154:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_IT(MS5837_hi2c, DEVICE_ADDR, &CONVERT_D1_COMM, COMMAND_LENGTH);
 8001156:	4b05      	ldr	r3, [pc, #20]	; (800116c <init_new_convertion+0x20>)
 8001158:	6818      	ldr	r0, [r3, #0]
 800115a:	2301      	movs	r3, #1
 800115c:	4a04      	ldr	r2, [pc, #16]	; (8001170 <init_new_convertion+0x24>)
 800115e:	21ec      	movs	r1, #236	; 0xec
 8001160:	f005 fef4 	bl	8006f4c <HAL_I2C_Master_Transmit_IT>
//	MS5837_conv_start_tick = HAL_GetTick();
}
 8001164:	bf00      	nop
 8001166:	bd80      	pop	{r7, pc}
 8001168:	2000018b 	.word	0x2000018b
 800116c:	2000012c 	.word	0x2000012c
 8001170:	20000001 	.word	0x20000001

08001174 <MS5837_I2C_MasterRxCplt>:

void MS5837_I2C_MasterRxCplt (I2C_HandleTypeDef * hi2c){
 8001174:	b5b0      	push	{r4, r5, r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	if(hi2c == MS5837_hi2c){
 800117c:	491f      	ldr	r1, [pc, #124]	; (80011fc <MS5837_I2C_MasterRxCplt+0x88>)
 800117e:	6809      	ldr	r1, [r1, #0]
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	4288      	cmp	r0, r1
 8001184:	d135      	bne.n	80011f2 <MS5837_I2C_MasterRxCplt+0x7e>
		if(MS5837_I2C_D1_RX_ADC == MS5837_I2C_State){
 8001186:	491e      	ldr	r1, [pc, #120]	; (8001200 <MS5837_I2C_MasterRxCplt+0x8c>)
 8001188:	7809      	ldrb	r1, [r1, #0]
 800118a:	2904      	cmp	r1, #4
 800118c:	d119      	bne.n	80011c2 <MS5837_I2C_MasterRxCplt+0x4e>
			D1 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 800118e:	491d      	ldr	r1, [pc, #116]	; (8001204 <MS5837_I2C_MasterRxCplt+0x90>)
 8001190:	7809      	ldrb	r1, [r1, #0]
 8001192:	0408      	lsls	r0, r1, #16
 8001194:	491b      	ldr	r1, [pc, #108]	; (8001204 <MS5837_I2C_MasterRxCplt+0x90>)
 8001196:	7849      	ldrb	r1, [r1, #1]
 8001198:	0209      	lsls	r1, r1, #8
 800119a:	4301      	orrs	r1, r0
 800119c:	4819      	ldr	r0, [pc, #100]	; (8001204 <MS5837_I2C_MasterRxCplt+0x90>)
 800119e:	7880      	ldrb	r0, [r0, #2]
 80011a0:	4301      	orrs	r1, r0
 80011a2:	17c8      	asrs	r0, r1, #31
 80011a4:	460a      	mov	r2, r1
 80011a6:	4603      	mov	r3, r0
 80011a8:	4917      	ldr	r1, [pc, #92]	; (8001208 <MS5837_I2C_MasterRxCplt+0x94>)
 80011aa:	e9c1 2300 	strd	r2, r3, [r1]
			MS5837_I2C_State = MS5837_I2C_D2_TX_CONV_COM;
 80011ae:	4b14      	ldr	r3, [pc, #80]	; (8001200 <MS5837_I2C_MasterRxCplt+0x8c>)
 80011b0:	2205      	movs	r2, #5
 80011b2:	701a      	strb	r2, [r3, #0]
			HAL_I2C_Master_Transmit_IT(MS5837_hi2c, DEVICE_ADDR, &CONVERT_D2_COMM, COMMAND_LENGTH);
 80011b4:	4b11      	ldr	r3, [pc, #68]	; (80011fc <MS5837_I2C_MasterRxCplt+0x88>)
 80011b6:	6818      	ldr	r0, [r3, #0]
 80011b8:	2301      	movs	r3, #1
 80011ba:	4a14      	ldr	r2, [pc, #80]	; (800120c <MS5837_I2C_MasterRxCplt+0x98>)
 80011bc:	21ec      	movs	r1, #236	; 0xec
 80011be:	f005 fec5 	bl	8006f4c <HAL_I2C_Master_Transmit_IT>
		}
		if(MS5837_I2C_D2_RX_ADC == MS5837_I2C_State){
 80011c2:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <MS5837_I2C_MasterRxCplt+0x8c>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	2b08      	cmp	r3, #8
 80011c8:	d113      	bne.n	80011f2 <MS5837_I2C_MasterRxCplt+0x7e>
			D2 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MS5837_I2C_MasterRxCplt+0x90>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	041a      	lsls	r2, r3, #16
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MS5837_I2C_MasterRxCplt+0x90>)
 80011d2:	785b      	ldrb	r3, [r3, #1]
 80011d4:	021b      	lsls	r3, r3, #8
 80011d6:	4313      	orrs	r3, r2
 80011d8:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <MS5837_I2C_MasterRxCplt+0x90>)
 80011da:	7892      	ldrb	r2, [r2, #2]
 80011dc:	4313      	orrs	r3, r2
 80011de:	17da      	asrs	r2, r3, #31
 80011e0:	461c      	mov	r4, r3
 80011e2:	4615      	mov	r5, r2
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <MS5837_I2C_MasterRxCplt+0x9c>)
 80011e6:	e9c3 4500 	strd	r4, r5, [r3]
			init_new_convertion();
 80011ea:	f7ff ffaf 	bl	800114c <init_new_convertion>
			calculate();
 80011ee:	f000 f90b 	bl	8001408 <calculate>
		}
//		MS5837_conv_start_tick = HAL_GetTick();
	}
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bdb0      	pop	{r4, r5, r7, pc}
 80011fa:	bf00      	nop
 80011fc:	2000012c 	.word	0x2000012c
 8001200:	2000018b 	.word	0x2000018b
 8001204:	20000188 	.word	0x20000188
 8001208:	20000170 	.word	0x20000170
 800120c:	20000002 	.word	0x20000002
 8001210:	20000178 	.word	0x20000178

08001214 <MS5837_I2C_MasterTxCplt>:

void MS5837_I2C_MasterTxCplt (I2C_HandleTypeDef * hi2c){
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	if(hi2c == MS5837_hi2c){
 800121c:	4b1e      	ldr	r3, [pc, #120]	; (8001298 <MS5837_I2C_MasterTxCplt+0x84>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	429a      	cmp	r2, r3
 8001224:	d133      	bne.n	800128e <MS5837_I2C_MasterTxCplt+0x7a>
		if(MS5837_I2C_D1_TX_CONV_COM == MS5837_I2C_State){
 8001226:	4b1d      	ldr	r3, [pc, #116]	; (800129c <MS5837_I2C_MasterTxCplt+0x88>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d107      	bne.n	800123e <MS5837_I2C_MasterTxCplt+0x2a>
			MS5837_I2C_State = MS5837_I2C_D1_CONVERTION;
 800122e:	4b1b      	ldr	r3, [pc, #108]	; (800129c <MS5837_I2C_MasterTxCplt+0x88>)
 8001230:	2202      	movs	r2, #2
 8001232:	701a      	strb	r2, [r3, #0]
			MS5837_conv_start_tick = HAL_GetTick();
 8001234:	f004 fd42 	bl	8005cbc <HAL_GetTick>
 8001238:	4603      	mov	r3, r0
 800123a:	4a19      	ldr	r2, [pc, #100]	; (80012a0 <MS5837_I2C_MasterTxCplt+0x8c>)
 800123c:	6013      	str	r3, [r2, #0]
		}
		if(MS5837_I2C_D1_TX_ADC_COM == MS5837_I2C_State){
 800123e:	4b17      	ldr	r3, [pc, #92]	; (800129c <MS5837_I2C_MasterTxCplt+0x88>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b03      	cmp	r3, #3
 8001244:	d109      	bne.n	800125a <MS5837_I2C_MasterTxCplt+0x46>
			MS5837_I2C_State = MS5837_I2C_D1_RX_ADC;
 8001246:	4b15      	ldr	r3, [pc, #84]	; (800129c <MS5837_I2C_MasterTxCplt+0x88>)
 8001248:	2204      	movs	r2, #4
 800124a:	701a      	strb	r2, [r3, #0]
			HAL_I2C_Master_Receive_IT(MS5837_hi2c, DEVICE_ADDR, adc_buff, ADC_LENGTH);
 800124c:	4b12      	ldr	r3, [pc, #72]	; (8001298 <MS5837_I2C_MasterTxCplt+0x84>)
 800124e:	6818      	ldr	r0, [r3, #0]
 8001250:	2303      	movs	r3, #3
 8001252:	4a14      	ldr	r2, [pc, #80]	; (80012a4 <MS5837_I2C_MasterTxCplt+0x90>)
 8001254:	21ec      	movs	r1, #236	; 0xec
 8001256:	f005 fee9 	bl	800702c <HAL_I2C_Master_Receive_IT>
		}
		if(MS5837_I2C_D2_TX_CONV_COM == MS5837_I2C_State){
 800125a:	4b10      	ldr	r3, [pc, #64]	; (800129c <MS5837_I2C_MasterTxCplt+0x88>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b05      	cmp	r3, #5
 8001260:	d107      	bne.n	8001272 <MS5837_I2C_MasterTxCplt+0x5e>
			MS5837_I2C_State = MS5837_I2C_D2_CONVERTION;
 8001262:	4b0e      	ldr	r3, [pc, #56]	; (800129c <MS5837_I2C_MasterTxCplt+0x88>)
 8001264:	2206      	movs	r2, #6
 8001266:	701a      	strb	r2, [r3, #0]
			MS5837_conv_start_tick = HAL_GetTick();
 8001268:	f004 fd28 	bl	8005cbc <HAL_GetTick>
 800126c:	4603      	mov	r3, r0
 800126e:	4a0c      	ldr	r2, [pc, #48]	; (80012a0 <MS5837_I2C_MasterTxCplt+0x8c>)
 8001270:	6013      	str	r3, [r2, #0]
		}
		if(MS5837_I2C_D2_TX_ADC_COM == MS5837_I2C_State){
 8001272:	4b0a      	ldr	r3, [pc, #40]	; (800129c <MS5837_I2C_MasterTxCplt+0x88>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b07      	cmp	r3, #7
 8001278:	d109      	bne.n	800128e <MS5837_I2C_MasterTxCplt+0x7a>
			MS5837_I2C_State = MS5837_I2C_D2_RX_ADC;
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <MS5837_I2C_MasterTxCplt+0x88>)
 800127c:	2208      	movs	r2, #8
 800127e:	701a      	strb	r2, [r3, #0]
			HAL_I2C_Master_Receive_IT(MS5837_hi2c, DEVICE_ADDR, adc_buff, ADC_LENGTH);
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <MS5837_I2C_MasterTxCplt+0x84>)
 8001282:	6818      	ldr	r0, [r3, #0]
 8001284:	2303      	movs	r3, #3
 8001286:	4a07      	ldr	r2, [pc, #28]	; (80012a4 <MS5837_I2C_MasterTxCplt+0x90>)
 8001288:	21ec      	movs	r1, #236	; 0xec
 800128a:	f005 fecf 	bl	800702c <HAL_I2C_Master_Receive_IT>
		}
	}
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	2000012c 	.word	0x2000012c
 800129c:	2000018b 	.word	0x2000018b
 80012a0:	20000004 	.word	0x20000004
 80012a4:	20000188 	.word	0x20000188

080012a8 <MS5837_02BA_check_pressure>:

void MS5837_I2C_MasterError (I2C_HandleTypeDef * hi2c){
	__NOP();
}

int32_t MS5837_02BA_check_pressure(){
 80012a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af02      	add	r7, sp, #8
	//initializing D1 conversion
	HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &CONVERT_D1_COMM, COMMAND_LENGTH, HAL_MAX_DELAY);
 80012b0:	4b36      	ldr	r3, [pc, #216]	; (800138c <MS5837_02BA_check_pressure+0xe4>)
 80012b2:	6818      	ldr	r0, [r3, #0]
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	2301      	movs	r3, #1
 80012bc:	4a34      	ldr	r2, [pc, #208]	; (8001390 <MS5837_02BA_check_pressure+0xe8>)
 80012be:	21ec      	movs	r1, #236	; 0xec
 80012c0:	f005 fc5a 	bl	8006b78 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 80012c4:	2014      	movs	r0, #20
 80012c6:	f004 fd05 	bl	8005cd4 <HAL_Delay>
	//reading D1 data
	HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &ADC_READ_COMM, COMMAND_LENGTH, HAL_MAX_DELAY);
 80012ca:	4b30      	ldr	r3, [pc, #192]	; (800138c <MS5837_02BA_check_pressure+0xe4>)
 80012cc:	6818      	ldr	r0, [r3, #0]
 80012ce:	f04f 33ff 	mov.w	r3, #4294967295
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2301      	movs	r3, #1
 80012d6:	4a2f      	ldr	r2, [pc, #188]	; (8001394 <MS5837_02BA_check_pressure+0xec>)
 80012d8:	21ec      	movs	r1, #236	; 0xec
 80012da:	f005 fc4d 	bl	8006b78 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(MS5837_hi2c, DEVICE_ADDR, adc_buff, ADC_LENGTH, HAL_MAX_DELAY);
 80012de:	4b2b      	ldr	r3, [pc, #172]	; (800138c <MS5837_02BA_check_pressure+0xe4>)
 80012e0:	6818      	ldr	r0, [r3, #0]
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295
 80012e6:	9300      	str	r3, [sp, #0]
 80012e8:	2303      	movs	r3, #3
 80012ea:	4a2b      	ldr	r2, [pc, #172]	; (8001398 <MS5837_02BA_check_pressure+0xf0>)
 80012ec:	21ec      	movs	r1, #236	; 0xec
 80012ee:	f005 fd37 	bl	8006d60 <HAL_I2C_Master_Receive>
	D1 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 80012f2:	4b29      	ldr	r3, [pc, #164]	; (8001398 <MS5837_02BA_check_pressure+0xf0>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	041a      	lsls	r2, r3, #16
 80012f8:	4b27      	ldr	r3, [pc, #156]	; (8001398 <MS5837_02BA_check_pressure+0xf0>)
 80012fa:	785b      	ldrb	r3, [r3, #1]
 80012fc:	021b      	lsls	r3, r3, #8
 80012fe:	4313      	orrs	r3, r2
 8001300:	4a25      	ldr	r2, [pc, #148]	; (8001398 <MS5837_02BA_check_pressure+0xf0>)
 8001302:	7892      	ldrb	r2, [r2, #2]
 8001304:	4313      	orrs	r3, r2
 8001306:	17da      	asrs	r2, r3, #31
 8001308:	4698      	mov	r8, r3
 800130a:	4691      	mov	r9, r2
 800130c:	4b23      	ldr	r3, [pc, #140]	; (800139c <MS5837_02BA_check_pressure+0xf4>)
 800130e:	e9c3 8900 	strd	r8, r9, [r3]
	//initializing D2 conversion
	HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &CONVERT_D2_COMM, COMMAND_LENGTH, HAL_MAX_DELAY);
 8001312:	4b1e      	ldr	r3, [pc, #120]	; (800138c <MS5837_02BA_check_pressure+0xe4>)
 8001314:	6818      	ldr	r0, [r3, #0]
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	2301      	movs	r3, #1
 800131e:	4a20      	ldr	r2, [pc, #128]	; (80013a0 <MS5837_02BA_check_pressure+0xf8>)
 8001320:	21ec      	movs	r1, #236	; 0xec
 8001322:	f005 fc29 	bl	8006b78 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001326:	2014      	movs	r0, #20
 8001328:	f004 fcd4 	bl	8005cd4 <HAL_Delay>
	//reading D2 data
	HAL_I2C_Master_Transmit(MS5837_hi2c, DEVICE_ADDR, &ADC_READ_COMM, COMMAND_LENGTH, HAL_MAX_DELAY);
 800132c:	4b17      	ldr	r3, [pc, #92]	; (800138c <MS5837_02BA_check_pressure+0xe4>)
 800132e:	6818      	ldr	r0, [r3, #0]
 8001330:	f04f 33ff 	mov.w	r3, #4294967295
 8001334:	9300      	str	r3, [sp, #0]
 8001336:	2301      	movs	r3, #1
 8001338:	4a16      	ldr	r2, [pc, #88]	; (8001394 <MS5837_02BA_check_pressure+0xec>)
 800133a:	21ec      	movs	r1, #236	; 0xec
 800133c:	f005 fc1c 	bl	8006b78 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(MS5837_hi2c, DEVICE_ADDR, adc_buff, ADC_LENGTH, HAL_MAX_DELAY);
 8001340:	4b12      	ldr	r3, [pc, #72]	; (800138c <MS5837_02BA_check_pressure+0xe4>)
 8001342:	6818      	ldr	r0, [r3, #0]
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	2303      	movs	r3, #3
 800134c:	4a12      	ldr	r2, [pc, #72]	; (8001398 <MS5837_02BA_check_pressure+0xf0>)
 800134e:	21ec      	movs	r1, #236	; 0xec
 8001350:	f005 fd06 	bl	8006d60 <HAL_I2C_Master_Receive>
	D2 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 8001354:	4b10      	ldr	r3, [pc, #64]	; (8001398 <MS5837_02BA_check_pressure+0xf0>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	041a      	lsls	r2, r3, #16
 800135a:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <MS5837_02BA_check_pressure+0xf0>)
 800135c:	785b      	ldrb	r3, [r3, #1]
 800135e:	021b      	lsls	r3, r3, #8
 8001360:	4313      	orrs	r3, r2
 8001362:	4a0d      	ldr	r2, [pc, #52]	; (8001398 <MS5837_02BA_check_pressure+0xf0>)
 8001364:	7892      	ldrb	r2, [r2, #2]
 8001366:	4313      	orrs	r3, r2
 8001368:	17da      	asrs	r2, r3, #31
 800136a:	461c      	mov	r4, r3
 800136c:	4615      	mov	r5, r2
 800136e:	4b0d      	ldr	r3, [pc, #52]	; (80013a4 <MS5837_02BA_check_pressure+0xfc>)
 8001370:	e9c3 4500 	strd	r4, r5, [r3]
	calculate();
 8001374:	f000 f848 	bl	8001408 <calculate>
	return presure-initial_pressure;
 8001378:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <MS5837_02BA_check_pressure+0x100>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <MS5837_02BA_check_pressure+0x104>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	1ad3      	subs	r3, r2, r3
}
 8001382:	4618      	mov	r0, r3
 8001384:	46bd      	mov	sp, r7
 8001386:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800138a:	bf00      	nop
 800138c:	2000012c 	.word	0x2000012c
 8001390:	20000001 	.word	0x20000001
 8001394:	20000130 	.word	0x20000130
 8001398:	20000188 	.word	0x20000188
 800139c:	20000170 	.word	0x20000170
 80013a0:	20000002 	.word	0x20000002
 80013a4:	20000178 	.word	0x20000178
 80013a8:	20000180 	.word	0x20000180
 80013ac:	20000184 	.word	0x20000184

080013b0 <MS5837_02BA_reset_pressure>:

uint32_t MS5837_02BA_reset_pressure(){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b09a      	sub	sp, #104	; 0x68
 80013b4:	af00      	add	r7, sp, #0
	int32_t current_pressure[25];

	for(int i =0;i<25;i++)
 80013b6:	2300      	movs	r3, #0
 80013b8:	667b      	str	r3, [r7, #100]	; 0x64
 80013ba:	e00b      	b.n	80013d4 <MS5837_02BA_reset_pressure+0x24>
	{
		current_pressure[i]=MS5837_02BA_check_pressure();
 80013bc:	f7ff ff74 	bl	80012a8 <MS5837_02BA_check_pressure>
 80013c0:	4602      	mov	r2, r0
 80013c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	3368      	adds	r3, #104	; 0x68
 80013c8:	443b      	add	r3, r7
 80013ca:	f843 2c68 	str.w	r2, [r3, #-104]
	for(int i =0;i<25;i++)
 80013ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013d0:	3301      	adds	r3, #1
 80013d2:	667b      	str	r3, [r7, #100]	; 0x64
 80013d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013d6:	2b18      	cmp	r3, #24
 80013d8:	ddf0      	ble.n	80013bc <MS5837_02BA_reset_pressure+0xc>
	}
	qsort(current_pressure, 25, sizeof(int32_t), cmp );
 80013da:	4638      	mov	r0, r7
 80013dc:	4b07      	ldr	r3, [pc, #28]	; (80013fc <MS5837_02BA_reset_pressure+0x4c>)
 80013de:	2204      	movs	r2, #4
 80013e0:	2119      	movs	r1, #25
 80013e2:	f00e fceb 	bl	800fdbc <qsort>
	init_new_convertion();
 80013e6:	f7ff feb1 	bl	800114c <init_new_convertion>
	return initial_pressure = current_pressure[24];
 80013ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80013ec:	4a04      	ldr	r2, [pc, #16]	; (8001400 <MS5837_02BA_reset_pressure+0x50>)
 80013ee:	6013      	str	r3, [r2, #0]
 80013f0:	4b03      	ldr	r3, [pc, #12]	; (8001400 <MS5837_02BA_reset_pressure+0x50>)
 80013f2:	681b      	ldr	r3, [r3, #0]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3768      	adds	r7, #104	; 0x68
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	08000fed 	.word	0x08000fed
 8001400:	20000184 	.word	0x20000184
 8001404:	00000000 	.word	0x00000000

08001408 <calculate>:

void calculate(){
 8001408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800140c:	b0be      	sub	sp, #248	; 0xf8
 800140e:	af00      	add	r7, sp, #0
	int64_t dT = 0;
 8001410:	f04f 0200 	mov.w	r2, #0
 8001414:	f04f 0300 	mov.w	r3, #0
 8001418:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
	int64_t TEMP = 0;
 800141c:	f04f 0200 	mov.w	r2, #0
 8001420:	f04f 0300 	mov.w	r3, #0
 8001424:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
	int64_t OFF = 0;
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
	int64_t SENS = 0;
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	f04f 0300 	mov.w	r3, #0
 800143c:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
	int64_t P = 0;
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0

	int64_t SENSi = 0;
 800144c:	f04f 0200 	mov.w	r2, #0
 8001450:	f04f 0300 	mov.w	r3, #0
 8001454:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
	int64_t OFFi = 0;
 8001458:	f04f 0200 	mov.w	r2, #0
 800145c:	f04f 0300 	mov.w	r3, #0
 8001460:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
	int64_t Ti = 0;
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	f04f 0300 	mov.w	r3, #0
 800146c:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	int64_t OFF2 = 0;
 8001470:	f04f 0200 	mov.w	r2, #0
 8001474:	f04f 0300 	mov.w	r3, #0
 8001478:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
	int64_t SENS2 = 0;
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	f04f 0300 	mov.w	r3, #0
 8001484:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8

	int64_t P2 = 0;
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	f04f 0300 	mov.w	r3, #0
 8001490:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	int64_t TEMP2 = 0;
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	f04f 0300 	mov.w	r3, #0
 800149c:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98

	//first order compensation
	dT = D2 -  C[4]*256;
 80014a0:	4be1      	ldr	r3, [pc, #900]	; (8001828 <calculate+0x420>)
 80014a2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80014a6:	4be1      	ldr	r3, [pc, #900]	; (800182c <calculate+0x424>)
 80014a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80014ac:	f04f 0000 	mov.w	r0, #0
 80014b0:	f04f 0100 	mov.w	r1, #0
 80014b4:	0219      	lsls	r1, r3, #8
 80014b6:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80014ba:	0210      	lsls	r0, r2, #8
 80014bc:	1a23      	subs	r3, r4, r0
 80014be:	663b      	str	r3, [r7, #96]	; 0x60
 80014c0:	eb65 0301 	sbc.w	r3, r5, r1
 80014c4:	667b      	str	r3, [r7, #100]	; 0x64
 80014c6:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80014ca:	e9c7 343c 	strd	r3, r4, [r7, #240]	; 0xf0
	TEMP = 2000 + dT*C[4]/8388608;
 80014ce:	4bd7      	ldr	r3, [pc, #860]	; (800182c <calculate+0x424>)
 80014d0:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80014d4:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 80014d8:	fb02 f501 	mul.w	r5, r2, r1
 80014dc:	fb00 f403 	mul.w	r4, r0, r3
 80014e0:	442c      	add	r4, r5
 80014e2:	fba0 8902 	umull	r8, r9, r0, r2
 80014e6:	eb04 0309 	add.w	r3, r4, r9
 80014ea:	4699      	mov	r9, r3
 80014ec:	f04f 0200 	mov.w	r2, #0
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	ea4f 52d8 	mov.w	r2, r8, lsr #23
 80014f8:	ea42 2249 	orr.w	r2, r2, r9, lsl #9
 80014fc:	ea4f 53d9 	mov.w	r3, r9, lsr #23
 8001500:	f512 61fa 	adds.w	r1, r2, #2000	; 0x7d0
 8001504:	65b9      	str	r1, [r7, #88]	; 0x58
 8001506:	f143 0300 	adc.w	r3, r3, #0
 800150a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800150c:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8001510:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8

//	OFF = C[1]*65536 + (C[3]*dT)/128;
//	SENS = C[0]*32768 + (C[2]*dT)/256;
//	P = ((D1 * SENS)/(2097152) - OFF)/8192;

	OFF = (C[1])*131072+(C[3]*dT)/64;
 8001514:	4bc5      	ldr	r3, [pc, #788]	; (800182c <calculate+0x424>)
 8001516:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800151a:	f04f 0800 	mov.w	r8, #0
 800151e:	f04f 0900 	mov.w	r9, #0
 8001522:	ea4f 4943 	mov.w	r9, r3, lsl #17
 8001526:	ea49 39d2 	orr.w	r9, r9, r2, lsr #15
 800152a:	ea4f 4842 	mov.w	r8, r2, lsl #17
 800152e:	4bbf      	ldr	r3, [pc, #764]	; (800182c <calculate+0x424>)
 8001530:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001534:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8001538:	fb02 f501 	mul.w	r5, r2, r1
 800153c:	fb00 f403 	mul.w	r4, r0, r3
 8001540:	442c      	add	r4, r5
 8001542:	fba0 ab02 	umull	sl, fp, r0, r2
 8001546:	eb04 030b 	add.w	r3, r4, fp
 800154a:	469b      	mov	fp, r3
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	f04f 0300 	mov.w	r3, #0
 8001554:	ea4f 129a 	mov.w	r2, sl, lsr #6
 8001558:	ea42 628b 	orr.w	r2, r2, fp, lsl #26
 800155c:	ea4f 139b 	mov.w	r3, fp, lsr #6
 8001560:	eb18 0102 	adds.w	r1, r8, r2
 8001564:	6539      	str	r1, [r7, #80]	; 0x50
 8001566:	eb49 0303 	adc.w	r3, r9, r3
 800156a:	657b      	str	r3, [r7, #84]	; 0x54
 800156c:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8001570:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0

	SENS = C[0]*65536+(C[2]*dT)/128;
 8001574:	4bad      	ldr	r3, [pc, #692]	; (800182c <calculate+0x424>)
 8001576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157a:	f04f 0800 	mov.w	r8, #0
 800157e:	f04f 0900 	mov.w	r9, #0
 8001582:	ea4f 4903 	mov.w	r9, r3, lsl #16
 8001586:	ea49 4912 	orr.w	r9, r9, r2, lsr #16
 800158a:	ea4f 4802 	mov.w	r8, r2, lsl #16
 800158e:	4ba7      	ldr	r3, [pc, #668]	; (800182c <calculate+0x424>)
 8001590:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001594:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8001598:	fb02 f501 	mul.w	r5, r2, r1
 800159c:	fb00 f403 	mul.w	r4, r0, r3
 80015a0:	442c      	add	r4, r5
 80015a2:	fba0 2302 	umull	r2, r3, r0, r2
 80015a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80015aa:	4613      	mov	r3, r2
 80015ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80015b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80015b4:	18e3      	adds	r3, r4, r3
 80015b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80015ba:	f04f 0200 	mov.w	r2, #0
 80015be:	f04f 0300 	mov.w	r3, #0
 80015c2:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 80015c6:	4621      	mov	r1, r4
 80015c8:	09ca      	lsrs	r2, r1, #7
 80015ca:	4629      	mov	r1, r5
 80015cc:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 80015d0:	4629      	mov	r1, r5
 80015d2:	09cb      	lsrs	r3, r1, #7
 80015d4:	eb18 0102 	adds.w	r1, r8, r2
 80015d8:	64b9      	str	r1, [r7, #72]	; 0x48
 80015da:	eb49 0303 	adc.w	r3, r9, r3
 80015de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80015e0:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80015e4:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8

	P = (D1*SENS/(2097152)-OFF)/(32768);
 80015e8:	4b91      	ldr	r3, [pc, #580]	; (8001830 <calculate+0x428>)
 80015ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015ee:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 80015f2:	fb02 f501 	mul.w	r5, r2, r1
 80015f6:	fb00 f403 	mul.w	r4, r0, r3
 80015fa:	442c      	add	r4, r5
 80015fc:	fba0 2302 	umull	r2, r3, r0, r2
 8001600:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001604:	4613      	mov	r3, r2
 8001606:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800160a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800160e:	18e3      	adds	r3, r4, r3
 8001610:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001614:	f04f 0000 	mov.w	r0, #0
 8001618:	f04f 0100 	mov.w	r1, #0
 800161c:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8001620:	4623      	mov	r3, r4
 8001622:	0d58      	lsrs	r0, r3, #21
 8001624:	462b      	mov	r3, r5
 8001626:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 800162a:	462b      	mov	r3, r5
 800162c:	0d59      	lsrs	r1, r3, #21
 800162e:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8001632:	1a84      	subs	r4, r0, r2
 8001634:	643c      	str	r4, [r7, #64]	; 0x40
 8001636:	eb61 0303 	sbc.w	r3, r1, r3
 800163a:	647b      	str	r3, [r7, #68]	; 0x44
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8001648:	4621      	mov	r1, r4
 800164a:	0bca      	lsrs	r2, r1, #15
 800164c:	4629      	mov	r1, r5
 800164e:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8001652:	4629      	mov	r1, r5
 8001654:	0bcb      	lsrs	r3, r1, #15
 8001656:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
	//			OFFi = OFFi + 7*(TEMP + 1500l)*(TEMP + 1500l);
	//			SENSi = SENSi + 4*(TEMP + 1500l)*(TEMP + 1500l);
	//		}
	//	} else
	//	{
	Ti = (2*dT*dT)/1.37438953E11;
 800165a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800165e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001662:	fb03 f102 	mul.w	r1, r3, r2
 8001666:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800166a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800166e:	fb02 f303 	mul.w	r3, r2, r3
 8001672:	18ca      	adds	r2, r1, r3
 8001674:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001678:	fba3 1303 	umull	r1, r3, r3, r3
 800167c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800167e:	460b      	mov	r3, r1
 8001680:	67bb      	str	r3, [r7, #120]	; 0x78
 8001682:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001684:	18d3      	adds	r3, r2, r3
 8001686:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001688:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800168c:	460b      	mov	r3, r1
 800168e:	18db      	adds	r3, r3, r3
 8001690:	61bb      	str	r3, [r7, #24]
 8001692:	4613      	mov	r3, r2
 8001694:	eb42 0303 	adc.w	r3, r2, r3
 8001698:	61fb      	str	r3, [r7, #28]
 800169a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f7fe ff23 	bl	80004ec <__aeabi_l2d>
 80016a6:	a35e      	add	r3, pc, #376	; (adr r3, 8001820 <calculate+0x418>)
 80016a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ac:	f7ff f876 	bl	800079c <__aeabi_ddiv>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4610      	mov	r0, r2
 80016b6:	4619      	mov	r1, r3
 80016b8:	f7ff fac0 	bl	8000c3c <__aeabi_d2lz>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	OFFi = ((TEMP-2000)*(TEMP - 2000))/16;
 80016c4:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 80016c8:	f5b2 61fa 	subs.w	r1, r2, #2000	; 0x7d0
 80016cc:	63b9      	str	r1, [r7, #56]	; 0x38
 80016ce:	f143 33ff 	adc.w	r3, r3, #4294967295
 80016d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016d4:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 80016d8:	f5b2 61fa 	subs.w	r1, r2, #2000	; 0x7d0
 80016dc:	6339      	str	r1, [r7, #48]	; 0x30
 80016de:	f143 33ff 	adc.w	r3, r3, #4294967295
 80016e2:	637b      	str	r3, [r7, #52]	; 0x34
 80016e4:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80016e8:	462b      	mov	r3, r5
 80016ea:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 80016ee:	4642      	mov	r2, r8
 80016f0:	fb02 f203 	mul.w	r2, r2, r3
 80016f4:	464b      	mov	r3, r9
 80016f6:	4621      	mov	r1, r4
 80016f8:	fb01 f303 	mul.w	r3, r1, r3
 80016fc:	4413      	add	r3, r2
 80016fe:	4622      	mov	r2, r4
 8001700:	4641      	mov	r1, r8
 8001702:	fba2 1201 	umull	r1, r2, r2, r1
 8001706:	677a      	str	r2, [r7, #116]	; 0x74
 8001708:	460a      	mov	r2, r1
 800170a:	673a      	str	r2, [r7, #112]	; 0x70
 800170c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800170e:	4413      	add	r3, r2
 8001710:	677b      	str	r3, [r7, #116]	; 0x74
 8001712:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001716:	2900      	cmp	r1, #0
 8001718:	da07      	bge.n	800172a <calculate+0x322>
 800171a:	f110 030f 	adds.w	r3, r0, #15
 800171e:	613b      	str	r3, [r7, #16]
 8001720:	f141 0300 	adc.w	r3, r1, #0
 8001724:	617b      	str	r3, [r7, #20]
 8001726:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	0902      	lsrs	r2, r0, #4
 8001734:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8001738:	110b      	asrs	r3, r1, #4
 800173a:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
	SENSi = 0;
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	f04f 0300 	mov.w	r3, #0
 8001746:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8

	//	}

	OFF2 = OFF - OFFi;
 800174a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800174e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8001752:	1a84      	subs	r4, r0, r2
 8001754:	60bc      	str	r4, [r7, #8]
 8001756:	eb61 0303 	sbc.w	r3, r1, r3
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001760:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
	SENS2 = SENS - SENSi;
 8001764:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8001768:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 800176c:	1a84      	subs	r4, r0, r2
 800176e:	603c      	str	r4, [r7, #0]
 8001770:	eb61 0303 	sbc.w	r3, r1, r3
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	e9d7 3400 	ldrd	r3, r4, [r7]
 800177a:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8

	TEMP2 = (TEMP - Ti) / 100; //C
 800177e:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 8001782:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8001786:	1a84      	subs	r4, r0, r2
 8001788:	62bc      	str	r4, [r7, #40]	; 0x28
 800178a:	eb61 0303 	sbc.w	r3, r1, r3
 800178e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001790:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001794:	f04f 0300 	mov.w	r3, #0
 8001798:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800179c:	f7ff f9e6 	bl	8000b6c <__aeabi_ldivmod>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
	P2 = (((D1*SENS2)/2097152 - OFF2)/8192)/10; //mbar
 80017a8:	4b21      	ldr	r3, [pc, #132]	; (8001830 <calculate+0x428>)
 80017aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017ae:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80017b2:	fb02 f501 	mul.w	r5, r2, r1
 80017b6:	fb00 f403 	mul.w	r4, r0, r3
 80017ba:	442c      	add	r4, r5
 80017bc:	fba0 2302 	umull	r2, r3, r0, r2
 80017c0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80017c2:	4613      	mov	r3, r2
 80017c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80017c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017c8:	18e3      	adds	r3, r4, r3
 80017ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80017cc:	f04f 0200 	mov.w	r2, #0
 80017d0:	f04f 0300 	mov.w	r3, #0
 80017d4:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80017d8:	4621      	mov	r1, r4
 80017da:	0d4a      	lsrs	r2, r1, #21
 80017dc:	4629      	mov	r1, r5
 80017de:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 80017e2:	4629      	mov	r1, r5
 80017e4:	0d4b      	lsrs	r3, r1, #21
 80017e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80017ea:	1a14      	subs	r4, r2, r0
 80017ec:	623c      	str	r4, [r7, #32]
 80017ee:	eb63 0301 	sbc.w	r3, r3, r1
 80017f2:	627b      	str	r3, [r7, #36]	; 0x24
 80017f4:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
 80017f8:	f04f 0300 	mov.w	r3, #0
 80017fc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001800:	f7ff fa04 	bl	8000c0c <__aeabi_uldivmod>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	int32_t res[2];
	res[0] = P;
 800180c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001810:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	res[1] = TEMP/100;
 8001814:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 8001818:	f04f 0264 	mov.w	r2, #100	; 0x64
 800181c:	e00a      	b.n	8001834 <calculate+0x42c>
 800181e:	bf00      	nop
 8001820:	fe280000 	.word	0xfe280000
 8001824:	423fffff 	.word	0x423fffff
 8001828:	20000178 	.word	0x20000178
 800182c:	20000138 	.word	0x20000138
 8001830:	20000170 	.word	0x20000170
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	f7ff f998 	bl	8000b6c <__aeabi_ldivmod>
 800183c:	4602      	mov	r2, r0
 800183e:	460b      	mov	r3, r1
 8001840:	4613      	mov	r3, r2
 8001842:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	//	strcat(snum1,"\r\n");
	//	HAL_UART_Transmit(&huart2, (uint8_t*) snum1, strlen(snum1),6);



	presure = res[0]/10;
 8001846:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800184a:	4a06      	ldr	r2, [pc, #24]	; (8001864 <calculate+0x45c>)
 800184c:	fb82 1203 	smull	r1, r2, r2, r3
 8001850:	1092      	asrs	r2, r2, #2
 8001852:	17db      	asrs	r3, r3, #31
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	4a04      	ldr	r2, [pc, #16]	; (8001868 <calculate+0x460>)
 8001858:	6013      	str	r3, [r2, #0]
}
 800185a:	bf00      	nop
 800185c:	37f8      	adds	r7, #248	; 0xf8
 800185e:	46bd      	mov	sp, r7
 8001860:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001864:	66666667 	.word	0x66666667
 8001868:	20000180 	.word	0x20000180

0800186c <GetCrc16Checksumm>:
 */

#include "checksum.h"

uint16_t GetCrc16Checksumm(uint8_t *pcBlock, uint16_t len)
{
 800186c:	b480      	push	{r7}
 800186e:	b085      	sub	sp, #20
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001878:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800187c:	81fb      	strh	r3, [r7, #14]
	uint8_t i;
	len = len-2;
 800187e:	887b      	ldrh	r3, [r7, #2]
 8001880:	3b02      	subs	r3, #2
 8001882:	807b      	strh	r3, [r7, #2]

    while (len--) {
 8001884:	e025      	b.n	80018d2 <GetCrc16Checksumm+0x66>
        crc ^= *pcBlock++ << 8;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	1c5a      	adds	r2, r3, #1
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	021b      	lsls	r3, r3, #8
 8001890:	b21a      	sxth	r2, r3
 8001892:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001896:	4053      	eors	r3, r2
 8001898:	b21b      	sxth	r3, r3
 800189a:	81fb      	strh	r3, [r7, #14]

        for (i = 0; i < 8; i++)
 800189c:	2300      	movs	r3, #0
 800189e:	737b      	strb	r3, [r7, #13]
 80018a0:	e014      	b.n	80018cc <GetCrc16Checksumm+0x60>
            crc = crc & 0x8000 ? (crc << 1) ^ 0x1021 : crc << 1;
 80018a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	da09      	bge.n	80018be <GetCrc16Checksumm+0x52>
 80018aa:	89fb      	ldrh	r3, [r7, #14]
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	b21b      	sxth	r3, r3
 80018b0:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 80018b4:	f083 0301 	eor.w	r3, r3, #1
 80018b8:	b21b      	sxth	r3, r3
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	e002      	b.n	80018c4 <GetCrc16Checksumm+0x58>
 80018be:	89fb      	ldrh	r3, [r7, #14]
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	81fb      	strh	r3, [r7, #14]
        for (i = 0; i < 8; i++)
 80018c6:	7b7b      	ldrb	r3, [r7, #13]
 80018c8:	3301      	adds	r3, #1
 80018ca:	737b      	strb	r3, [r7, #13]
 80018cc:	7b7b      	ldrb	r3, [r7, #13]
 80018ce:	2b07      	cmp	r3, #7
 80018d0:	d9e7      	bls.n	80018a2 <GetCrc16Checksumm+0x36>
    while (len--) {
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	1e5a      	subs	r2, r3, #1
 80018d6:	807a      	strh	r2, [r7, #2]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1d4      	bne.n	8001886 <GetCrc16Checksumm+0x1a>
    }
    return crc;
 80018dc:	89fb      	ldrh	r3, [r7, #14]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3714      	adds	r7, #20
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr

080018ea <IsCrc16ChecksummCorrect>:

bool IsCrc16ChecksummCorrect(uint8_t *pcBlock, uint16_t len)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b086      	sub	sp, #24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
 80018f2:	460b      	mov	r3, r1
 80018f4:	807b      	strh	r3, [r7, #2]
	uint16_t crc_calculated = GetCrc16Checksumm(pcBlock, len);
 80018f6:	887b      	ldrh	r3, [r7, #2]
 80018f8:	4619      	mov	r1, r3
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f7ff ffb6 	bl	800186c <GetCrc16Checksumm>
 8001900:	4603      	mov	r3, r0
 8001902:	82fb      	strh	r3, [r7, #22]

	uint16_t *crc_pointer = (uint16_t*) (&pcBlock[len-2]);
 8001904:	887b      	ldrh	r3, [r7, #2]
 8001906:	3b02      	subs	r3, #2
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	4413      	add	r3, r2
 800190c:	613b      	str	r3, [r7, #16]
	uint16_t crc_got = *crc_pointer;
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	81fb      	strh	r3, [r7, #14]

	if(crc_got == crc_calculated) {
 8001914:	89fa      	ldrh	r2, [r7, #14]
 8001916:	8afb      	ldrh	r3, [r7, #22]
 8001918:	429a      	cmp	r2, r3
 800191a:	d101      	bne.n	8001920 <IsCrc16ChecksummCorrect+0x36>
		return true;
 800191c:	2301      	movs	r3, #1
 800191e:	e000      	b.n	8001922 <IsCrc16ChecksummCorrect+0x38>
	}
	else {
		return false;
 8001920:	2300      	movs	r3, #0
	}
}
 8001922:	4618      	mov	r0, r3
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <AddCrc16Checksumm>:

void AddCrc16Checksumm(uint8_t *pcBlock, uint16_t len)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b084      	sub	sp, #16
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	460b      	mov	r3, r1
 8001934:	807b      	strh	r3, [r7, #2]
	uint16_t crc = GetCrc16Checksumm(pcBlock, len);
 8001936:	887b      	ldrh	r3, [r7, #2]
 8001938:	4619      	mov	r1, r3
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff ff96 	bl	800186c <GetCrc16Checksumm>
 8001940:	4603      	mov	r3, r0
 8001942:	81fb      	strh	r3, [r7, #14]
	uint16_t *crc_pointer = (uint16_t*) (&pcBlock[len-2]);
 8001944:	887b      	ldrh	r3, [r7, #2]
 8001946:	3b02      	subs	r3, #2
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	4413      	add	r3, r2
 800194c:	60bb      	str	r3, [r7, #8]
	*crc_pointer = crc;
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	89fa      	ldrh	r2, [r7, #14]
 8001952:	801a      	strh	r2, [r3, #0]
}
 8001954:	bf00      	nop
 8001956:	3710      	adds	r7, #16
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <IsChecksumm8bCorrect>:
    msg[length - 2] = (uint8_t) (crc >> 8);
    msg[length - 1] = (uint8_t) crc;
}

bool IsChecksumm8bCorrect(uint8_t *msg, uint16_t length)
{
 800195c:	b480      	push	{r7}
 800195e:	b087      	sub	sp, #28
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	807b      	strh	r3, [r7, #2]
    uint8_t crcGot, crc = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	75fb      	strb	r3, [r7, #23]
    int i;

    crcGot = msg[length-1] ;
 800196c:	887b      	ldrh	r3, [r7, #2]
 800196e:	3b01      	subs	r3, #1
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	4413      	add	r3, r2
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	73fb      	strb	r3, [r7, #15]

        for(i=0; i < length - 1; i++){
 8001978:	2300      	movs	r3, #0
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	e009      	b.n	8001992 <IsChecksumm8bCorrect+0x36>
            crc ^= msg[i];
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	4413      	add	r3, r2
 8001984:	781a      	ldrb	r2, [r3, #0]
 8001986:	7dfb      	ldrb	r3, [r7, #23]
 8001988:	4053      	eors	r3, r2
 800198a:	75fb      	strb	r3, [r7, #23]
        for(i=0; i < length - 1; i++){
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	3301      	adds	r3, #1
 8001990:	613b      	str	r3, [r7, #16]
 8001992:	887b      	ldrh	r3, [r7, #2]
 8001994:	3b01      	subs	r3, #1
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	429a      	cmp	r2, r3
 800199a:	dbf0      	blt.n	800197e <IsChecksumm8bCorrect+0x22>
        }

    if(crc == crcGot)
 800199c:	7dfa      	ldrb	r2, [r7, #23]
 800199e:	7bfb      	ldrb	r3, [r7, #15]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d101      	bne.n	80019a8 <IsChecksumm8bCorrect+0x4c>
        return 1;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <IsChecksumm8bCorrect+0x4e>
    else return 0;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	371c      	adds	r7, #28
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr

080019b6 <AddChecksumm8b>:

void AddChecksumm8b(uint8_t *msg, uint16_t length)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b085      	sub	sp, #20
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
 80019be:	460b      	mov	r3, r1
 80019c0:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	73fb      	strb	r3, [r7, #15]
	int i = 0;
 80019c6:	2300      	movs	r3, #0
 80019c8:	60bb      	str	r3, [r7, #8]

	for(i=0; i < length - 1; i++) {
 80019ca:	2300      	movs	r3, #0
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	e009      	b.n	80019e4 <AddChecksumm8b+0x2e>
		crc ^= msg[i];
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	4413      	add	r3, r2
 80019d6:	781a      	ldrb	r2, [r3, #0]
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
 80019da:	4053      	eors	r3, r2
 80019dc:	73fb      	strb	r3, [r7, #15]
	for(i=0; i < length - 1; i++) {
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	3301      	adds	r3, #1
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	887b      	ldrh	r3, [r7, #2]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	68ba      	ldr	r2, [r7, #8]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	dbf0      	blt.n	80019d0 <AddChecksumm8b+0x1a>
	}

	msg[length-1] = crc;
 80019ee:	887b      	ldrh	r3, [r7, #2]
 80019f0:	3b01      	subs	r3, #1
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	4413      	add	r3, r2
 80019f6:	7bfa      	ldrb	r2, [r7, #15]
 80019f8:	701a      	strb	r2, [r3, #0]
}
 80019fa:	bf00      	nop
 80019fc:	3714      	adds	r7, #20
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <IsChecksumm8bCorrectVma>:

bool IsChecksumm8bCorrectVma(uint8_t *msg, uint16_t length)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b087      	sub	sp, #28
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
 8001a0e:	460b      	mov	r3, r1
 8001a10:	807b      	strh	r3, [r7, #2]
	uint8_t crcGot, crc = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	75fb      	strb	r3, [r7, #23]
	int i;

	crcGot = msg[length-1] ;
 8001a16:	887b      	ldrh	r3, [r7, #2]
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	73fb      	strb	r3, [r7, #15]

	for (i = 1; i < length - 1; ++i) {
 8001a22:	2301      	movs	r3, #1
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	e009      	b.n	8001a3c <IsChecksumm8bCorrectVma+0x36>
		crc ^= msg[i];
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	781a      	ldrb	r2, [r3, #0]
 8001a30:	7dfb      	ldrb	r3, [r7, #23]
 8001a32:	4053      	eors	r3, r2
 8001a34:	75fb      	strb	r3, [r7, #23]
	for (i = 1; i < length - 1; ++i) {
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	887b      	ldrh	r3, [r7, #2]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	dbf0      	blt.n	8001a28 <IsChecksumm8bCorrectVma+0x22>
	}

	if (crc == crcGot) {
 8001a46:	7dfa      	ldrb	r2, [r7, #23]
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d101      	bne.n	8001a52 <IsChecksumm8bCorrectVma+0x4c>
		return 1;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e000      	b.n	8001a54 <IsChecksumm8bCorrectVma+0x4e>
	}
	else {
		return 0;
 8001a52:	2300      	movs	r3, #0
	}
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	371c      	adds	r7, #28
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <AddChecksumm8bVma>:

void AddChecksumm8bVma(uint8_t *msg, uint16_t length)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	460b      	mov	r3, r1
 8001a6a:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	73fb      	strb	r3, [r7, #15]

	for(int i = 1; i < length - 1; i++) {
 8001a70:	2301      	movs	r3, #1
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	e009      	b.n	8001a8a <AddChecksumm8bVma+0x2a>
		crc ^= msg[i];
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	781a      	ldrb	r2, [r3, #0]
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
 8001a80:	4053      	eors	r3, r2
 8001a82:	73fb      	strb	r3, [r7, #15]
	for(int i = 1; i < length - 1; i++) {
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	3301      	adds	r3, #1
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	887b      	ldrh	r3, [r7, #2]
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	dbf0      	blt.n	8001a76 <AddChecksumm8bVma+0x16>
	}

	msg[length-1] = crc;
 8001a94:	887b      	ldrh	r3, [r7, #2]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	7bfa      	ldrb	r2, [r7, #15]
 8001a9e:	701a      	strb	r2, [r3, #0]
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <PickBit>:
        array[i] = 0x00;
    }
}

bool PickBit(uint8_t input, uint8_t bit)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	460a      	mov	r2, r1
 8001ab6:	71fb      	strb	r3, [r7, #7]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	71bb      	strb	r3, [r7, #6]
	//return (bool) ((input << (7 - bit)) >> 7);

	switch(bit) {
 8001abc:	79bb      	ldrb	r3, [r7, #6]
 8001abe:	2b07      	cmp	r3, #7
 8001ac0:	d857      	bhi.n	8001b72 <PickBit+0xc6>
 8001ac2:	a201      	add	r2, pc, #4	; (adr r2, 8001ac8 <PickBit+0x1c>)
 8001ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac8:	08001ae9 	.word	0x08001ae9
 8001acc:	08001afb 	.word	0x08001afb
 8001ad0:	08001b0d 	.word	0x08001b0d
 8001ad4:	08001b1f 	.word	0x08001b1f
 8001ad8:	08001b31 	.word	0x08001b31
 8001adc:	08001b43 	.word	0x08001b43
 8001ae0:	08001b55 	.word	0x08001b55
 8001ae4:	08001b67 	.word	0x08001b67
	case 0:
			return (bool) (input & 0b00000001);
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	bf14      	ite	ne
 8001af2:	2301      	movne	r3, #1
 8001af4:	2300      	moveq	r3, #0
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	e03c      	b.n	8001b74 <PickBit+0xc8>
	case 1:
			return (bool) (input & 0b00000010);
 8001afa:	79fb      	ldrb	r3, [r7, #7]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	bf14      	ite	ne
 8001b04:	2301      	movne	r3, #1
 8001b06:	2300      	moveq	r3, #0
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	e033      	b.n	8001b74 <PickBit+0xc8>
	case 2:
			return (bool) (input & 0b00000100);
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	bf14      	ite	ne
 8001b16:	2301      	movne	r3, #1
 8001b18:	2300      	moveq	r3, #0
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	e02a      	b.n	8001b74 <PickBit+0xc8>
	case 3:
			return (bool) (input & 0b00001000);
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	f003 0308 	and.w	r3, r3, #8
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	bf14      	ite	ne
 8001b28:	2301      	movne	r3, #1
 8001b2a:	2300      	moveq	r3, #0
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	e021      	b.n	8001b74 <PickBit+0xc8>
	case 4:
			return (bool) (input & 0b00010000);
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	f003 0310 	and.w	r3, r3, #16
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	bf14      	ite	ne
 8001b3a:	2301      	movne	r3, #1
 8001b3c:	2300      	moveq	r3, #0
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	e018      	b.n	8001b74 <PickBit+0xc8>
	case 5:
			return (bool) (input & 0b00100000);
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	f003 0320 	and.w	r3, r3, #32
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	bf14      	ite	ne
 8001b4c:	2301      	movne	r3, #1
 8001b4e:	2300      	moveq	r3, #0
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	e00f      	b.n	8001b74 <PickBit+0xc8>
	case 6:
			return (bool) (input & 0b01000000);
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	bf14      	ite	ne
 8001b5e:	2301      	movne	r3, #1
 8001b60:	2300      	moveq	r3, #0
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	e006      	b.n	8001b74 <PickBit+0xc8>
	case 7:
			return (bool) (input & 0b10000000);
 8001b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	09db      	lsrs	r3, r3, #7
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	e000      	b.n	8001b74 <PickBit+0xc8>
	}
	return false;
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <variableInit>:

uint16_t counterRx = 0;


void variableInit()
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001b86:	af00      	add	r7, sp, #0
	rComputer.reset = 0;
 8001b88:	4b4c      	ldr	r3, [pc, #304]	; (8001cbc <variableInit+0x13c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	701a      	strb	r2, [r3, #0]

	rState.cameraNum = 0;
 8001b8e:	4b4c      	ldr	r3, [pc, #304]	; (8001cc0 <variableInit+0x140>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]
	rState.contourSelected = 0;
 8001b94:	4b4a      	ldr	r3, [pc, #296]	; (8001cc0 <variableInit+0x140>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	705a      	strb	r2, [r3, #1]
	rState.flash = 0;
 8001b9a:	4b49      	ldr	r3, [pc, #292]	; (8001cc0 <variableInit+0x140>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	709a      	strb	r2, [r3, #2]
	rState.operationMode = 0;
 8001ba0:	4b47      	ldr	r3, [pc, #284]	; (8001cc0 <variableInit+0x140>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	70da      	strb	r2, [r3, #3]
	rState.pcCounter = 0;
 8001ba6:	4b46      	ldr	r3, [pc, #280]	; (8001cc0 <variableInit+0x140>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	711a      	strb	r2, [r3, #4]
	rState.lag_error = 0;
 8001bac:	4b44      	ldr	r3, [pc, #272]	; (8001cc0 <variableInit+0x140>)
 8001bae:	f04f 0200 	mov.w	r2, #0
 8001bb2:	609a      	str	r2, [r3, #8]

	rSensors.yaw = 0;
 8001bb4:	4b43      	ldr	r3, [pc, #268]	; (8001cc4 <variableInit+0x144>)
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	609a      	str	r2, [r3, #8]
	rSensors.raw_yaw = 0;
 8001bbc:	4b41      	ldr	r3, [pc, #260]	; (8001cc4 <variableInit+0x144>)
 8001bbe:	f04f 0200 	mov.w	r2, #0
 8001bc2:	60da      	str	r2, [r3, #12]
	rSensors.roll =  0;
 8001bc4:	4b3f      	ldr	r3, [pc, #252]	; (8001cc4 <variableInit+0x144>)
 8001bc6:	f04f 0200 	mov.w	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
	rSensors.pitch =  0;
 8001bcc:	4b3d      	ldr	r3, [pc, #244]	; (8001cc4 <variableInit+0x144>)
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	605a      	str	r2, [r3, #4]

	rSensors.old_yaw = 0;
 8001bd4:	4b3b      	ldr	r3, [pc, #236]	; (8001cc4 <variableInit+0x144>)
 8001bd6:	f04f 0200 	mov.w	r2, #0
 8001bda:	611a      	str	r2, [r3, #16]
	rSensors.spins = 0;
 8001bdc:	4b39      	ldr	r3, [pc, #228]	; (8001cc4 <variableInit+0x144>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	831a      	strh	r2, [r3, #24]

	rSensors.pressure_raw = 0;
 8001be2:	4b38      	ldr	r3, [pc, #224]	; (8001cc4 <variableInit+0x144>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	659a      	str	r2, [r3, #88]	; 0x58
	rSensors.pressure = 0;
 8001be8:	4b36      	ldr	r3, [pc, #216]	; (8001cc4 <variableInit+0x144>)
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	65da      	str	r2, [r3, #92]	; 0x5c
	rSensors.pressure_null = 0;
 8001bf0:	4b34      	ldr	r3, [pc, #208]	; (8001cc4 <variableInit+0x144>)
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	661a      	str	r2, [r3, #96]	; 0x60
	rSensors.last_pressure = 0;
 8001bf8:	4b32      	ldr	r3, [pc, #200]	; (8001cc4 <variableInit+0x144>)
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	665a      	str	r2, [r3, #100]	; 0x64

	rSensors.rollSpeed = 0;
 8001c00:	4b30      	ldr	r3, [pc, #192]	; (8001cc4 <variableInit+0x144>)
 8001c02:	f04f 0200 	mov.w	r2, #0
 8001c06:	61da      	str	r2, [r3, #28]
	rSensors.pitchSpeed = 0;
 8001c08:	4b2e      	ldr	r3, [pc, #184]	; (8001cc4 <variableInit+0x144>)
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	621a      	str	r2, [r3, #32]
	rSensors.yawSpeed = 0;
 8001c10:	4b2c      	ldr	r3, [pc, #176]	; (8001cc4 <variableInit+0x144>)
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	625a      	str	r2, [r3, #36]	; 0x24

	rSensors.accelX = 0;
 8001c18:	4b2a      	ldr	r3, [pc, #168]	; (8001cc4 <variableInit+0x144>)
 8001c1a:	f04f 0200 	mov.w	r2, #0
 8001c1e:	629a      	str	r2, [r3, #40]	; 0x28
	rSensors.accelY = 0;
 8001c20:	4b28      	ldr	r3, [pc, #160]	; (8001cc4 <variableInit+0x144>)
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	62da      	str	r2, [r3, #44]	; 0x2c
	rSensors.accelZ = 0;
 8001c28:	4b26      	ldr	r3, [pc, #152]	; (8001cc4 <variableInit+0x144>)
 8001c2a:	f04f 0200 	mov.w	r2, #0
 8001c2e:	631a      	str	r2, [r3, #48]	; 0x30

	rSensors.magX = 0;
 8001c30:	4b24      	ldr	r3, [pc, #144]	; (8001cc4 <variableInit+0x144>)
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	635a      	str	r2, [r3, #52]	; 0x34
	rSensors.magY = 0;
 8001c38:	4b22      	ldr	r3, [pc, #136]	; (8001cc4 <variableInit+0x144>)
 8001c3a:	f04f 0200 	mov.w	r2, #0
 8001c3e:	639a      	str	r2, [r3, #56]	; 0x38
	rSensors.magZ = 0;
 8001c40:	4b20      	ldr	r3, [pc, #128]	; (8001cc4 <variableInit+0x144>)
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	63da      	str	r2, [r3, #60]	; 0x3c

	rSensors.quatA = 0;
 8001c48:	4b1e      	ldr	r3, [pc, #120]	; (8001cc4 <variableInit+0x144>)
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	641a      	str	r2, [r3, #64]	; 0x40
	rSensors.quatB = 0;
 8001c50:	4b1c      	ldr	r3, [pc, #112]	; (8001cc4 <variableInit+0x144>)
 8001c52:	f04f 0200 	mov.w	r2, #0
 8001c56:	645a      	str	r2, [r3, #68]	; 0x44
	rSensors.quatC = 0;
 8001c58:	4b1a      	ldr	r3, [pc, #104]	; (8001cc4 <variableInit+0x144>)
 8001c5a:	f04f 0200 	mov.w	r2, #0
 8001c5e:	649a      	str	r2, [r3, #72]	; 0x48
	rSensors.quatD = 0;
 8001c60:	4b18      	ldr	r3, [pc, #96]	; (8001cc4 <variableInit+0x144>)
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	64da      	str	r2, [r3, #76]	; 0x4c

    rDevice[DEV1].address = 0x03;
 8001c68:	4b17      	ldr	r3, [pc, #92]	; (8001cc8 <variableInit+0x148>)
 8001c6a:	2203      	movs	r2, #3
 8001c6c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    rDevice[DEV2].address = 0x05;
 8001c70:	4b15      	ldr	r3, [pc, #84]	; (8001cc8 <variableInit+0x148>)
 8001c72:	2205      	movs	r2, #5
 8001c74:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    rDevice[GRAB].address = 0x02;
 8001c78:	4b13      	ldr	r3, [pc, #76]	; (8001cc8 <variableInit+0x148>)
 8001c7a:	2202      	movs	r2, #2
 8001c7c:	729a      	strb	r2, [r3, #10]
    rDevice[GRAB_ROTATION].address = 0x06;
 8001c7e:	4b12      	ldr	r3, [pc, #72]	; (8001cc8 <variableInit+0x148>)
 8001c80:	2206      	movs	r2, #6
 8001c82:	751a      	strb	r2, [r3, #20]
    rDevice[TILT].address = 0x01;
 8001c84:	4b10      	ldr	r3, [pc, #64]	; (8001cc8 <variableInit+0x148>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	779a      	strb	r2, [r3, #30]

	rSensors.startIMU = true;
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <variableInit+0x144>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	rSensors.startPressure = true;
 8001c92:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <variableInit+0x144>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

	thrustersInit();
 8001c9a:	f003 fb05 	bl	80052a8 <thrustersInit>

	// Flash reading
	struct flashConfiguration_s config;
	flashReadSettings(&config);
 8001c9e:	463b      	mov	r3, r7
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f001 f975 	bl	8002f90 <flashReadSettings>
	flashReadStructure(&config);
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f001 fb2b 	bl	8003304 <flashReadStructure>

	// Thrusters initialization
	if(rState.flash) {
 8001cae:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <variableInit+0x140>)
 8001cb0:	789b      	ldrb	r3, [r3, #2]
 8001cb2:	2b00      	cmp	r3, #0
		return;
	}
}
 8001cb4:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20001e3c 	.word	0x20001e3c
 8001cc0:	20001d2c 	.word	0x20001d2c
 8001cc4:	20001dc8 	.word	0x20001dc8
 8001cc8:	20001e70 	.word	0x20001e70

08001ccc <uartBusesInit>:

void uartBusesInit()
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
	// Shore UART configuration
	uartBus[SHORE_UART].huart = &huart3; // Link to huart will be set before receiving
 8001cd2:	4b75      	ldr	r3, [pc, #468]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001cd4:	4a75      	ldr	r2, [pc, #468]	; (8001eac <uartBusesInit+0x1e0>)
 8001cd6:	631a      	str	r2, [r3, #48]	; 0x30
	uartBus[SHORE_UART].rxBuffer = ShoreRequestBuffer;
 8001cd8:	4b73      	ldr	r3, [pc, #460]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001cda:	4a75      	ldr	r2, [pc, #468]	; (8001eb0 <uartBusesInit+0x1e4>)
 8001cdc:	601a      	str	r2, [r3, #0]
	uartBus[SHORE_UART].txBuffer = ShoreResponseBuffer;
 8001cde:	4b72      	ldr	r3, [pc, #456]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001ce0:	4a74      	ldr	r2, [pc, #464]	; (8001eb4 <uartBusesInit+0x1e8>)
 8001ce2:	605a      	str	r2, [r3, #4]
	uartBus[SHORE_UART].rxLength = 0; // Length of the received message will be determined when first byte will be received
 8001ce4:	4b70      	ldr	r3, [pc, #448]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	uartBus[SHORE_UART].txLength = 0; // Length of the transmitted message will be determined before transmit
 8001cec:	4b6e      	ldr	r3, [pc, #440]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	uartBus[SHORE_UART].brokenRxTolerance = 20;
 8001cf4:	4b6c      	ldr	r3, [pc, #432]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001cf6:	2214      	movs	r2, #20
 8001cf8:	771a      	strb	r2, [r3, #28]
	uartBus[SHORE_UART].timeoutRxTolerance = 500;
 8001cfa:	4b6b      	ldr	r3, [pc, #428]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001cfc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d00:	621a      	str	r2, [r3, #32]
	uartBus[SHORE_UART].receiveTimeout = 200;
 8001d02:	4b69      	ldr	r3, [pc, #420]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d04:	22c8      	movs	r2, #200	; 0xc8
 8001d06:	629a      	str	r2, [r3, #40]	; 0x28
	uartBus[SHORE_UART].transmitTimeout = 200;
 8001d08:	4b67      	ldr	r3, [pc, #412]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d0a:	22c8      	movs	r2, #200	; 0xc8
 8001d0c:	62da      	str	r2, [r3, #44]	; 0x2c
	uartBus[SHORE_UART].txrxType = TXRX_IT;
 8001d0e:	4b66      	ldr	r3, [pc, #408]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	// Thrusters UART configuration
	uartBus[THRUSTERS_UART].huart = &huart1;
 8001d16:	4b64      	ldr	r3, [pc, #400]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d18:	4a67      	ldr	r2, [pc, #412]	; (8001eb8 <uartBusesInit+0x1ec>)
 8001d1a:	669a      	str	r2, [r3, #104]	; 0x68
	uartBus[THRUSTERS_UART].rxBuffer = 0; // Receive bugger will be set before receive
 8001d1c:	4b62      	ldr	r3, [pc, #392]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	639a      	str	r2, [r3, #56]	; 0x38
	uartBus[THRUSTERS_UART].txBuffer = 0; // Transmit bugger will be set before transmit
 8001d22:	4b61      	ldr	r3, [pc, #388]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	63da      	str	r2, [r3, #60]	; 0x3c
	uartBus[THRUSTERS_UART].rxLength = 0; // Receive length will be set before transmit
 8001d28:	4b5f      	ldr	r3, [pc, #380]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	uartBus[THRUSTERS_UART].txLength = 0; // Transmit length will be set before transmit
 8001d30:	4b5d      	ldr	r3, [pc, #372]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
	uartBus[THRUSTERS_UART].brokenRxTolerance = 0; // There is no special event on this bus
 8001d38:	4b5b      	ldr	r3, [pc, #364]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	uartBus[THRUSTERS_UART].timeoutRxTolerance = 0; // There is no special event on this bus
 8001d40:	4b59      	ldr	r3, [pc, #356]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	659a      	str	r2, [r3, #88]	; 0x58
	uartBus[THRUSTERS_UART].receiveTimeout = 100;
 8001d46:	4b58      	ldr	r3, [pc, #352]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d48:	2264      	movs	r2, #100	; 0x64
 8001d4a:	661a      	str	r2, [r3, #96]	; 0x60
	uartBus[THRUSTERS_UART].transmitTimeout = 100;
 8001d4c:	4b56      	ldr	r3, [pc, #344]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d4e:	2264      	movs	r2, #100	; 0x64
 8001d50:	665a      	str	r2, [r3, #100]	; 0x64
	uartBus[THRUSTERS_UART].txrxType = TXRX_DMA;
 8001d52:	4b55      	ldr	r3, [pc, #340]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c

	// Devices UART configuration
	uartBus[DEVICES_UART].huart = &huart4;
 8001d5a:	4b53      	ldr	r3, [pc, #332]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d5c:	4a57      	ldr	r2, [pc, #348]	; (8001ebc <uartBusesInit+0x1f0>)
 8001d5e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	uartBus[DEVICES_UART].rxBuffer = 0; // Receive bugger will be set before receive
 8001d62:	4b51      	ldr	r3, [pc, #324]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	671a      	str	r2, [r3, #112]	; 0x70
	uartBus[DEVICES_UART].txBuffer = 0; // Transmit bugger will be set before transmit
 8001d68:	4b4f      	ldr	r3, [pc, #316]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	675a      	str	r2, [r3, #116]	; 0x74
	uartBus[DEVICES_UART].rxLength = DEVICES_REQUEST_LENGTH;
 8001d6e:	4b4e      	ldr	r3, [pc, #312]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	uartBus[DEVICES_UART].txLength = DEVICES_RESPONSE_LENGTH;
 8001d76:	4b4c      	ldr	r3, [pc, #304]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d78:	220a      	movs	r2, #10
 8001d7a:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
	uartBus[DEVICES_UART].brokenRxTolerance = 0; // There is no special event on this bus
 8001d7e:	4b4a      	ldr	r3, [pc, #296]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	uartBus[DEVICES_UART].timeoutRxTolerance = 0; // There is no special event on this bus
 8001d86:	4b48      	ldr	r3, [pc, #288]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	uartBus[DEVICES_UART].receiveTimeout = 100;
 8001d8e:	4b46      	ldr	r3, [pc, #280]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d90:	2264      	movs	r2, #100	; 0x64
 8001d92:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	uartBus[DEVICES_UART].transmitTimeout = 100;
 8001d96:	4b44      	ldr	r3, [pc, #272]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001d98:	2264      	movs	r2, #100	; 0x64
 8001d9a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	uartBus[DEVICES_UART].txrxType = TXRX_DMA;
 8001d9e:	4b42      	ldr	r3, [pc, #264]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

	// IMU UART configuration
	uartBus[IMU_UART].huart = &huart2;
 8001da6:	4b40      	ldr	r3, [pc, #256]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001da8:	4a45      	ldr	r2, [pc, #276]	; (8001ec0 <uartBusesInit+0x1f4>)
 8001daa:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	uartBus[IMU_UART].rxBuffer = ImuResponseBuffer;
 8001dae:	4b3e      	ldr	r3, [pc, #248]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001db0:	4a44      	ldr	r2, [pc, #272]	; (8001ec4 <uartBusesInit+0x1f8>)
 8001db2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	uartBus[IMU_UART].txBuffer = 0; // Buffer will be set before transmit
 8001db6:	4b3c      	ldr	r3, [pc, #240]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	uartBus[IMU_UART].rxLength = 0; // Receive length will be set before transmit
 8001dbe:	4b3a      	ldr	r3, [pc, #232]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
	uartBus[IMU_UART].txLength = 0; // Transmit length will be set before transmit
 8001dc6:	4b38      	ldr	r3, [pc, #224]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	uartBus[IMU_UART].brokenRxTolerance = 0; // There is no special event on this bus
 8001dce:	4b36      	ldr	r3, [pc, #216]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
	uartBus[IMU_UART].timeoutRxTolerance = 0; // There is no special event on this bus
 8001dd6:	4b34      	ldr	r3, [pc, #208]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	uartBus[IMU_UART].receiveTimeout = 100;
 8001dde:	4b32      	ldr	r3, [pc, #200]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001de0:	2264      	movs	r2, #100	; 0x64
 8001de2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	uartBus[IMU_UART].transmitTimeout = 100;
 8001de6:	4b30      	ldr	r3, [pc, #192]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001de8:	2264      	movs	r2, #100	; 0x64
 8001dea:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	uartBus[IMU_UART].txrxType = TXRX_IT;
 8001dee:	4b2e      	ldr	r3, [pc, #184]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

	for(uint8_t i=0; i<UART_NUMBER; i++) {
 8001df6:	2300      	movs	r3, #0
 8001df8:	71fb      	strb	r3, [r7, #7]
 8001dfa:	e04a      	b.n	8001e92 <uartBusesInit+0x1c6>
		uartBus[i].packageReceived = false;
 8001dfc:	79fa      	ldrb	r2, [r7, #7]
 8001dfe:	492a      	ldr	r1, [pc, #168]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001e00:	4613      	mov	r3, r2
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	1a9b      	subs	r3, r3, r2
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	440b      	add	r3, r1
 8001e0a:	3308      	adds	r3, #8
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	701a      	strb	r2, [r3, #0]
		uartBus[i].packageTransmitted = false;
 8001e10:	79fa      	ldrb	r2, [r7, #7]
 8001e12:	4925      	ldr	r1, [pc, #148]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001e14:	4613      	mov	r3, r2
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	1a9b      	subs	r3, r3, r2
 8001e1a:	00db      	lsls	r3, r3, #3
 8001e1c:	440b      	add	r3, r1
 8001e1e:	3309      	adds	r3, #9
 8001e20:	2200      	movs	r2, #0
 8001e22:	701a      	strb	r2, [r3, #0]
		uartBus[i].successRxCounter = 0;
 8001e24:	79fa      	ldrb	r2, [r7, #7]
 8001e26:	4920      	ldr	r1, [pc, #128]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001e28:	4613      	mov	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	1a9b      	subs	r3, r3, r2
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	440b      	add	r3, r1
 8001e32:	330a      	adds	r3, #10
 8001e34:	2200      	movs	r2, #0
 8001e36:	801a      	strh	r2, [r3, #0]
		uartBus[i].brokenRxCounter = 0;
 8001e38:	79fa      	ldrb	r2, [r7, #7]
 8001e3a:	491b      	ldr	r1, [pc, #108]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	1a9b      	subs	r3, r3, r2
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	440b      	add	r3, r1
 8001e46:	330c      	adds	r3, #12
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
		uartBus[i].outdatedRxCounter = 0;
 8001e4c:	79fa      	ldrb	r2, [r7, #7]
 8001e4e:	4916      	ldr	r1, [pc, #88]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001e50:	4613      	mov	r3, r2
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	1a9b      	subs	r3, r3, r2
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	440b      	add	r3, r1
 8001e5a:	3310      	adds	r3, #16
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
		uartBus[i].timeoutCounter = 0;
 8001e60:	79fa      	ldrb	r2, [r7, #7]
 8001e62:	4911      	ldr	r1, [pc, #68]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001e64:	4613      	mov	r3, r2
 8001e66:	00db      	lsls	r3, r3, #3
 8001e68:	1a9b      	subs	r3, r3, r2
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	440b      	add	r3, r1
 8001e6e:	3314      	adds	r3, #20
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
		uartBus[i].lastMessage = 0;
 8001e76:	79fa      	ldrb	r2, [r7, #7]
 8001e78:	490b      	ldr	r1, [pc, #44]	; (8001ea8 <uartBusesInit+0x1dc>)
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	00db      	lsls	r3, r3, #3
 8001e7e:	1a9b      	subs	r3, r3, r2
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	440b      	add	r3, r1
 8001e84:	3318      	adds	r3, #24
 8001e86:	f04f 0200 	mov.w	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	71fb      	strb	r3, [r7, #7]
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	2b03      	cmp	r3, #3
 8001e96:	d9b1      	bls.n	8001dfc <uartBusesInit+0x130>
	}
}
 8001e98:	bf00      	nop
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	2000018c 	.word	0x2000018c
 8001eac:	20002810 	.word	0x20002810
 8001eb0:	20002288 	.word	0x20002288
 8001eb4:	200022dc 	.word	0x200022dc
 8001eb8:	20002700 	.word	0x20002700
 8001ebc:	20002678 	.word	0x20002678
 8001ec0:	20002788 	.word	0x20002788
 8001ec4:	20002340 	.word	0x20002340

08001ec8 <i2cBusesInit>:

void i2cBusesInit()
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
	// TODO refactor i2c communication routines
	i2cBus[DEV_I2C].hi2c = &hi2c1; // Link to hi2c will be set before receiving
 8001ecc:	4b03      	ldr	r3, [pc, #12]	; (8001edc <i2cBusesInit+0x14>)
 8001ece:	4a04      	ldr	r2, [pc, #16]	; (8001ee0 <i2cBusesInit+0x18>)
 8001ed0:	601a      	str	r2, [r3, #0]
}
 8001ed2:	bf00      	nop
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	2000026c 	.word	0x2000026c
 8001ee0:	200023e8 	.word	0x200023e8

08001ee4 <transmitPackage>:


bool transmitPackage(struct uartBus_s *bus, bool isrMode)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	460b      	mov	r3, r1
 8001eee:	70fb      	strb	r3, [r7, #3]
    bus->packageTransmitted = false;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	725a      	strb	r2, [r3, #9]

    HAL_UART_AbortTransmit_IT(bus->huart);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	4618      	mov	r0, r3
 8001efc:	f009 f828 	bl	800af50 <HAL_UART_AbortTransmit_IT>
    switch(bus->txrxType) {
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d00d      	beq.n	8001f26 <transmitPackage+0x42>
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d117      	bne.n	8001f3e <transmitPackage+0x5a>
        case TXRX_DMA:
            HAL_UART_Transmit_DMA(bus->huart, bus->txBuffer, bus->txLength);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6859      	ldr	r1, [r3, #4]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	461a      	mov	r2, r3
 8001f20:	f008 ff56 	bl	800add0 <HAL_UART_Transmit_DMA>
            break;
 8001f24:	e00d      	b.n	8001f42 <transmitPackage+0x5e>
        case TXRX_IT:
        	HAL_UART_Transmit_IT(bus->huart, bus->txBuffer, bus->txLength);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6859      	ldr	r1, [r3, #4]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	461a      	mov	r2, r3
 8001f38:	f008 fea8 	bl	800ac8c <HAL_UART_Transmit_IT>
            break;
 8001f3c:	e001      	b.n	8001f42 <transmitPackage+0x5e>
        default:
            return false;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	e036      	b.n	8001fb0 <transmitPackage+0xcc>
    }

    bus->timeoutCounter = fromTickToMs(xTaskGetTickCount());
 8001f42:	f00c f9b5 	bl	800e2b0 <xTaskGetTickCount>
 8001f46:	4603      	mov	r3, r0
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff f833 	bl	8000fb4 <fromTickToMs>
 8001f4e:	eef0 7a40 	vmov.f32	s15, s0
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	edc3 7a05 	vstr	s15, [r3, #20]
    while (!bus->packageTransmitted && !isrMode) {
 8001f58:	e01c      	b.n	8001f94 <transmitPackage+0xb0>
    	if(fromTickToMs(xTaskGetTickCount()) - bus->timeoutCounter > bus->transmitTimeout) {
 8001f5a:	f00c f9a9 	bl	800e2b0 <xTaskGetTickCount>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7ff f827 	bl	8000fb4 <fromTickToMs>
 8001f66:	eeb0 7a40 	vmov.f32	s14, s0
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001f70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f78:	ee07 3a90 	vmov	s15, r3
 8001f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f88:	dd01      	ble.n	8001f8e <transmitPackage+0xaa>
    		return false;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	e010      	b.n	8001fb0 <transmitPackage+0xcc>
    	}
    	osDelay(DELAY_UART_TIMEOUT);
 8001f8e:	2032      	movs	r0, #50	; 0x32
 8001f90:	f00a fe64 	bl	800cc5c <osDelay>
    while (!bus->packageTransmitted && !isrMode) {
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	7a5b      	ldrb	r3, [r3, #9]
 8001f98:	f083 0301 	eor.w	r3, r3, #1
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d005      	beq.n	8001fae <transmitPackage+0xca>
 8001fa2:	78fb      	ldrb	r3, [r7, #3]
 8001fa4:	f083 0301 	eor.w	r3, r3, #1
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1d5      	bne.n	8001f5a <transmitPackage+0x76>
    }
    return true;
 8001fae:	2301      	movs	r3, #1
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <transmitAndReceive>:
	}
	return true;
}

bool transmitAndReceive(struct uartBus_s *bus, bool isrMode)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	70fb      	strb	r3, [r7, #3]
	bus->packageReceived = false;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	721a      	strb	r2, [r3, #8]
	bus->packageTransmitted = false;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	725a      	strb	r2, [r3, #9]

	HAL_UART_AbortReceive_IT(bus->huart);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f009 f833 	bl	800b040 <HAL_UART_AbortReceive_IT>
	HAL_UART_AbortTransmit_IT(bus->huart);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f008 ffb6 	bl	800af50 <HAL_UART_AbortTransmit_IT>
	switch(bus->txrxType) {
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d018      	beq.n	8002020 <transmitAndReceive+0x68>
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d12d      	bne.n	800204e <transmitAndReceive+0x96>
		case TXRX_DMA:
			HAL_UART_Receive_DMA(bus->huart, bus->rxBuffer, bus->rxLength);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6819      	ldr	r1, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002000:	b29b      	uxth	r3, r3
 8002002:	461a      	mov	r2, r3
 8002004:	f008 ff60 	bl	800aec8 <HAL_UART_Receive_DMA>
			HAL_UART_Transmit_DMA(bus->huart, bus->txBuffer, bus->txLength);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6859      	ldr	r1, [r3, #4]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002016:	b29b      	uxth	r3, r3
 8002018:	461a      	mov	r2, r3
 800201a:	f008 fed9 	bl	800add0 <HAL_UART_Transmit_DMA>
			break;
 800201e:	e018      	b.n	8002052 <transmitAndReceive+0x9a>
		case TXRX_IT:
			HAL_UART_Receive_IT(bus->huart, bus->rxBuffer, bus->rxLength);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6819      	ldr	r1, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800202e:	b29b      	uxth	r3, r3
 8002030:	461a      	mov	r2, r3
 8002032:	f008 fe89 	bl	800ad48 <HAL_UART_Receive_IT>
			HAL_UART_Transmit_IT(bus->huart, bus->txBuffer, bus->txLength);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6859      	ldr	r1, [r3, #4]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002044:	b29b      	uxth	r3, r3
 8002046:	461a      	mov	r2, r3
 8002048:	f008 fe20 	bl	800ac8c <HAL_UART_Transmit_IT>
			break;
 800204c:	e001      	b.n	8002052 <transmitAndReceive+0x9a>
		default:
			return false;
 800204e:	2300      	movs	r3, #0
 8002050:	e03d      	b.n	80020ce <transmitAndReceive+0x116>
	}

	bus->timeoutCounter = fromTickToMs(xTaskGetTickCount());
 8002052:	f00c f92d 	bl	800e2b0 <xTaskGetTickCount>
 8002056:	4603      	mov	r3, r0
 8002058:	4618      	mov	r0, r3
 800205a:	f7fe ffab 	bl	8000fb4 <fromTickToMs>
 800205e:	eef0 7a40 	vmov.f32	s15, s0
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	edc3 7a05 	vstr	s15, [r3, #20]
	while (!bus->packageTransmitted && !bus->packageReceived && !isrMode) {
 8002068:	e01c      	b.n	80020a4 <transmitAndReceive+0xec>
		if(fromTickToMs(xTaskGetTickCount()) - bus->timeoutCounter > bus->transmitTimeout) {
 800206a:	f00c f921 	bl	800e2b0 <xTaskGetTickCount>
 800206e:	4603      	mov	r3, r0
 8002070:	4618      	mov	r0, r3
 8002072:	f7fe ff9f 	bl	8000fb4 <fromTickToMs>
 8002076:	eeb0 7a40 	vmov.f32	s14, s0
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002080:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002088:	ee07 3a90 	vmov	s15, r3
 800208c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002090:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002098:	dd01      	ble.n	800209e <transmitAndReceive+0xe6>
			return false;
 800209a:	2300      	movs	r3, #0
 800209c:	e017      	b.n	80020ce <transmitAndReceive+0x116>
		}
		osDelay(DELAY_UART_TIMEOUT);
 800209e:	2032      	movs	r0, #50	; 0x32
 80020a0:	f00a fddc 	bl	800cc5c <osDelay>
	while (!bus->packageTransmitted && !bus->packageReceived && !isrMode) {
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	7a5b      	ldrb	r3, [r3, #9]
 80020a8:	f083 0301 	eor.w	r3, r3, #1
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d00c      	beq.n	80020cc <transmitAndReceive+0x114>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	7a1b      	ldrb	r3, [r3, #8]
 80020b6:	f083 0301 	eor.w	r3, r3, #1
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d005      	beq.n	80020cc <transmitAndReceive+0x114>
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	f083 0301 	eor.w	r3, r3, #1
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1ce      	bne.n	800206a <transmitAndReceive+0xb2>
	}
	return true;
 80020cc:	2301      	movs	r3, #1
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
	if(huart == uartBus[SHORE_UART].huart) {
 80020e0:	4b18      	ldr	r3, [pc, #96]	; (8002144 <HAL_UART_TxCpltCallback+0x6c>)
 80020e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d103      	bne.n	80020f2 <HAL_UART_TxCpltCallback+0x1a>
		uartBus[SHORE_UART].packageTransmitted = true;
 80020ea:	4b16      	ldr	r3, [pc, #88]	; (8002144 <HAL_UART_TxCpltCallback+0x6c>)
 80020ec:	2201      	movs	r2, #1
 80020ee:	725a      	strb	r2, [r3, #9]
		return;
 80020f0:	e022      	b.n	8002138 <HAL_UART_TxCpltCallback+0x60>
	}

	struct uartBus_s *bus = 0;
 80020f2:	2300      	movs	r3, #0
 80020f4:	60bb      	str	r3, [r7, #8]
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 80020f6:	2300      	movs	r3, #0
 80020f8:	73fb      	strb	r3, [r7, #15]
 80020fa:	e01a      	b.n	8002132 <HAL_UART_TxCpltCallback+0x5a>
		if(uartBus[i].huart == huart) {
 80020fc:	7bfa      	ldrb	r2, [r7, #15]
 80020fe:	4911      	ldr	r1, [pc, #68]	; (8002144 <HAL_UART_TxCpltCallback+0x6c>)
 8002100:	4613      	mov	r3, r2
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	1a9b      	subs	r3, r3, r2
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	440b      	add	r3, r1
 800210a:	3330      	adds	r3, #48	; 0x30
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	429a      	cmp	r2, r3
 8002112:	d10b      	bne.n	800212c <HAL_UART_TxCpltCallback+0x54>
			bus = &uartBus[i];
 8002114:	7bfa      	ldrb	r2, [r7, #15]
 8002116:	4613      	mov	r3, r2
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	4a09      	ldr	r2, [pc, #36]	; (8002144 <HAL_UART_TxCpltCallback+0x6c>)
 8002120:	4413      	add	r3, r2
 8002122:	60bb      	str	r3, [r7, #8]
			bus->packageTransmitted = true;
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	2201      	movs	r2, #1
 8002128:	725a      	strb	r2, [r3, #9]
			break;
 800212a:	e005      	b.n	8002138 <HAL_UART_TxCpltCallback+0x60>
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 800212c:	7bfb      	ldrb	r3, [r7, #15]
 800212e:	3301      	adds	r3, #1
 8002130:	73fb      	strb	r3, [r7, #15]
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	2b03      	cmp	r3, #3
 8002136:	d9e1      	bls.n	80020fc <HAL_UART_TxCpltCallback+0x24>
		}
	}
}
 8002138:	3714      	adds	r7, #20
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	2000018c 	.word	0x2000018c

08002148 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
	if(huart == uartBus[SHORE_UART].huart) {
 8002150:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <HAL_UART_RxCpltCallback+0x7c>)
 8002152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	429a      	cmp	r2, r3
 8002158:	d102      	bne.n	8002160 <HAL_UART_RxCpltCallback+0x18>
		ShoreReceive();
 800215a:	f000 f84b 	bl	80021f4 <ShoreReceive>
		return;
 800215e:	e02d      	b.n	80021bc <HAL_UART_RxCpltCallback+0x74>
	}

	struct uartBus_s *bus = 0;
 8002160:	2300      	movs	r3, #0
 8002162:	60bb      	str	r3, [r7, #8]
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 8002164:	2300      	movs	r3, #0
 8002166:	73fb      	strb	r3, [r7, #15]
 8002168:	e025      	b.n	80021b6 <HAL_UART_RxCpltCallback+0x6e>
		if(uartBus[i].huart == huart) {
 800216a:	7bfa      	ldrb	r2, [r7, #15]
 800216c:	4915      	ldr	r1, [pc, #84]	; (80021c4 <HAL_UART_RxCpltCallback+0x7c>)
 800216e:	4613      	mov	r3, r2
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	1a9b      	subs	r3, r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	440b      	add	r3, r1
 8002178:	3330      	adds	r3, #48	; 0x30
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	429a      	cmp	r2, r3
 8002180:	d116      	bne.n	80021b0 <HAL_UART_RxCpltCallback+0x68>
			bus = &uartBus[i];
 8002182:	7bfa      	ldrb	r2, [r7, #15]
 8002184:	4613      	mov	r3, r2
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	1a9b      	subs	r3, r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	4a0d      	ldr	r2, [pc, #52]	; (80021c4 <HAL_UART_RxCpltCallback+0x7c>)
 800218e:	4413      	add	r3, r2
 8002190:	60bb      	str	r3, [r7, #8]
			bus->packageReceived = true;
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	2201      	movs	r2, #1
 8002196:	721a      	strb	r2, [r3, #8]
			bus->lastMessage = fromTickToMs(xTaskGetTickCount());
 8002198:	f00c f88a 	bl	800e2b0 <xTaskGetTickCount>
 800219c:	4603      	mov	r3, r0
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe ff08 	bl	8000fb4 <fromTickToMs>
 80021a4:	eef0 7a40 	vmov.f32	s15, s0
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	edc3 7a06 	vstr	s15, [r3, #24]
			break;
 80021ae:	e005      	b.n	80021bc <HAL_UART_RxCpltCallback+0x74>
	for(uint8_t i=0; i<UART_NUMBER; i++) {
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
 80021b2:	3301      	adds	r3, #1
 80021b4:	73fb      	strb	r3, [r7, #15]
 80021b6:	7bfb      	ldrb	r3, [r7, #15]
 80021b8:	2b03      	cmp	r3, #3
 80021ba:	d9d6      	bls.n	800216a <HAL_UART_RxCpltCallback+0x22>
		}
	}
}
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	2000018c 	.word	0x2000018c

080021c8 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
	MS5837_I2C_MasterRxCplt(hi2c);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7fe ffcf 	bl	8001174 <MS5837_I2C_MasterRxCplt>
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
	MS5837_I2C_MasterTxCplt(hi2c);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff f814 	bl	8001214 <MS5837_I2C_MasterTxCplt>
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <ShoreReceive>:
	MS5837_I2C_MasterError(hi2c);
}


void ShoreReceive()
{
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af02      	add	r7, sp, #8
	static portBASE_TYPE xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 80021fa:	4b39      	ldr	r3, [pc, #228]	; (80022e0 <ShoreReceive+0xec>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
	if(counterRx == 0) {
 8002200:	4b38      	ldr	r3, [pc, #224]	; (80022e4 <ShoreReceive+0xf0>)
 8002202:	881b      	ldrh	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d142      	bne.n	800228e <ShoreReceive+0x9a>
		for(uint8_t i=0; i<SHORE_REQUEST_MODES_NUMBER; ++i) {
 8002208:	2300      	movs	r3, #0
 800220a:	71fb      	strb	r3, [r7, #7]
 800220c:	e03b      	b.n	8002286 <ShoreReceive+0x92>
			if(uartBus[SHORE_UART].rxBuffer[0] == ShoreCodes[i]) {
 800220e:	4b36      	ldr	r3, [pc, #216]	; (80022e8 <ShoreReceive+0xf4>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	781a      	ldrb	r2, [r3, #0]
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	4935      	ldr	r1, [pc, #212]	; (80022ec <ShoreReceive+0xf8>)
 8002218:	5ccb      	ldrb	r3, [r1, r3]
 800221a:	429a      	cmp	r2, r3
 800221c:	d125      	bne.n	800226a <ShoreReceive+0x76>
				counterRx = 1;
 800221e:	4b31      	ldr	r3, [pc, #196]	; (80022e4 <ShoreReceive+0xf0>)
 8002220:	2201      	movs	r2, #1
 8002222:	801a      	strh	r2, [r3, #0]
				uartBus[SHORE_UART].rxLength = ShoreLength[i]-1;
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	4a32      	ldr	r2, [pc, #200]	; (80022f0 <ShoreReceive+0xfc>)
 8002228:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	3b01      	subs	r3, #1
 8002230:	b2da      	uxtb	r2, r3
 8002232:	4b2d      	ldr	r3, [pc, #180]	; (80022e8 <ShoreReceive+0xf4>)
 8002234:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer+1, uartBus[SHORE_UART].rxLength);
 8002238:	4b2b      	ldr	r3, [pc, #172]	; (80022e8 <ShoreReceive+0xf4>)
 800223a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800223c:	4b2a      	ldr	r3, [pc, #168]	; (80022e8 <ShoreReceive+0xf4>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	3301      	adds	r3, #1
 8002242:	4a29      	ldr	r2, [pc, #164]	; (80022e8 <ShoreReceive+0xf4>)
 8002244:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8002248:	b292      	uxth	r2, r2
 800224a:	4619      	mov	r1, r3
 800224c:	f008 fd7c 	bl	800ad48 <HAL_UART_Receive_IT>
				xTimerStartFromISR(UARTTimer, &xHigherPriorityTaskWoken);
 8002250:	4b28      	ldr	r3, [pc, #160]	; (80022f4 <ShoreReceive+0x100>)
 8002252:	681c      	ldr	r4, [r3, #0]
 8002254:	f00c f83c 	bl	800e2d0 <xTaskGetTickCountFromISR>
 8002258:	4602      	mov	r2, r0
 800225a:	2300      	movs	r3, #0
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	4b20      	ldr	r3, [pc, #128]	; (80022e0 <ShoreReceive+0xec>)
 8002260:	2106      	movs	r1, #6
 8002262:	4620      	mov	r0, r4
 8002264:	f00c fe98 	bl	800ef98 <xTimerGenericCommand>
				break;
 8002268:	e026      	b.n	80022b8 <ShoreReceive+0xc4>
			}

			if(i == SHORE_REQUEST_MODES_NUMBER-1) {
 800226a:	79fb      	ldrb	r3, [r7, #7]
 800226c:	2b02      	cmp	r3, #2
 800226e:	d107      	bne.n	8002280 <ShoreReceive+0x8c>
				HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer, 1);
 8002270:	4b1d      	ldr	r3, [pc, #116]	; (80022e8 <ShoreReceive+0xf4>)
 8002272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002274:	4a1c      	ldr	r2, [pc, #112]	; (80022e8 <ShoreReceive+0xf4>)
 8002276:	6811      	ldr	r1, [r2, #0]
 8002278:	2201      	movs	r2, #1
 800227a:	4618      	mov	r0, r3
 800227c:	f008 fd64 	bl	800ad48 <HAL_UART_Receive_IT>
		for(uint8_t i=0; i<SHORE_REQUEST_MODES_NUMBER; ++i) {
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	3301      	adds	r3, #1
 8002284:	71fb      	strb	r3, [r7, #7]
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	2b02      	cmp	r3, #2
 800228a:	d9c0      	bls.n	800220e <ShoreReceive+0x1a>
 800228c:	e014      	b.n	80022b8 <ShoreReceive+0xc4>
			}
		}
	}
	else if(counterRx == 1) {
 800228e:	4b15      	ldr	r3, [pc, #84]	; (80022e4 <ShoreReceive+0xf0>)
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d110      	bne.n	80022b8 <ShoreReceive+0xc4>
		uartBus[SHORE_UART].packageReceived = true;
 8002296:	4b14      	ldr	r3, [pc, #80]	; (80022e8 <ShoreReceive+0xf4>)
 8002298:	2201      	movs	r2, #1
 800229a:	721a      	strb	r2, [r3, #8]
		uartBus[SHORE_UART].lastMessage = fromTickToMs(xTaskGetTickCount());
 800229c:	f00c f808 	bl	800e2b0 <xTaskGetTickCount>
 80022a0:	4603      	mov	r3, r0
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7fe fe86 	bl	8000fb4 <fromTickToMs>
 80022a8:	eef0 7a40 	vmov.f32	s15, s0
 80022ac:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <ShoreReceive+0xf4>)
 80022ae:	edc3 7a06 	vstr	s15, [r3, #24]
		counterRx = 2;
 80022b2:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <ShoreReceive+0xf0>)
 80022b4:	2202      	movs	r2, #2
 80022b6:	801a      	strh	r2, [r3, #0]
	}

	if (xHigherPriorityTaskWoken == pdTRUE) {
 80022b8:	4b09      	ldr	r3, [pc, #36]	; (80022e0 <ShoreReceive+0xec>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d10a      	bne.n	80022d6 <ShoreReceive+0xe2>
		xHigherPriorityTaskWoken = pdFALSE;
 80022c0:	4b07      	ldr	r3, [pc, #28]	; (80022e0 <ShoreReceive+0xec>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
		taskYIELD();
 80022c6:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <ShoreReceive+0x104>)
 80022c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	f3bf 8f4f 	dsb	sy
 80022d2:	f3bf 8f6f 	isb	sy
	}
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd90      	pop	{r4, r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000278 	.word	0x20000278
 80022e4:	20000274 	.word	0x20000274
 80022e8:	2000018c 	.word	0x2000018c
 80022ec:	080107d4 	.word	0x080107d4
 80022f0:	080107cc 	.word	0x080107cc
 80022f4:	20000280 	.word	0x20000280
 80022f8:	e000ed04 	.word	0xe000ed04

080022fc <DevicesRequestUpdate>:

void DevicesRequestUpdate(uint8_t *buf, uint8_t dev)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	70fb      	strb	r3, [r7, #3]
	struct devicesRequest_s req;

    req.AA1 = 0xAA;
 8002308:	23aa      	movs	r3, #170	; 0xaa
 800230a:	723b      	strb	r3, [r7, #8]
    req.AA2 = 0xAA;
 800230c:	23aa      	movs	r3, #170	; 0xaa
 800230e:	727b      	strb	r3, [r7, #9]
    req.address = rDevice[dev].address;
 8002310:	78fa      	ldrb	r2, [r7, #3]
 8002312:	4916      	ldr	r1, [pc, #88]	; (800236c <DevicesRequestUpdate+0x70>)
 8002314:	4613      	mov	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	440b      	add	r3, r1
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	72bb      	strb	r3, [r7, #10]
    req.setting = rDevice[dev].settings;
 8002322:	78fa      	ldrb	r2, [r7, #3]
 8002324:	4911      	ldr	r1, [pc, #68]	; (800236c <DevicesRequestUpdate+0x70>)
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	440b      	add	r3, r1
 8002330:	3301      	adds	r3, #1
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	72fb      	strb	r3, [r7, #11]
    //req.velocity1 = 0;
    //req.velocity2 = rDevice[dev].force;

   // if(dev == GRAB) {
    	req.velocity1 = rDevice[GRAB_ROTATION].force;
 8002336:	4b0d      	ldr	r3, [pc, #52]	; (800236c <DevicesRequestUpdate+0x70>)
 8002338:	f993 3016 	ldrsb.w	r3, [r3, #22]
 800233c:	733b      	strb	r3, [r7, #12]
    	req.velocity2 = rDevice[GRAB].force;
 800233e:	4b0b      	ldr	r3, [pc, #44]	; (800236c <DevicesRequestUpdate+0x70>)
 8002340:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002344:	737b      	strb	r3, [r7, #13]
//    		rLogicDevice[LOGDEV_LIFTER].state = LOGDEV_NULL;
//    	}
//    }


    memcpy((void*)buf, (void*)&req, DEVICES_REQUEST_LENGTH);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	461a      	mov	r2, r3
 800234a:	f107 0308 	add.w	r3, r7, #8
 800234e:	6818      	ldr	r0, [r3, #0]
 8002350:	6010      	str	r0, [r2, #0]
 8002352:	8899      	ldrh	r1, [r3, #4]
 8002354:	799b      	ldrb	r3, [r3, #6]
 8002356:	8091      	strh	r1, [r2, #4]
 8002358:	7193      	strb	r3, [r2, #6]
    AddChecksumm8b(buf, DEVICES_REQUEST_LENGTH);
 800235a:	2107      	movs	r1, #7
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff fb2a 	bl	80019b6 <AddChecksumm8b>
}
 8002362:	bf00      	nop
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20001e70 	.word	0x20001e70

08002370 <DevicesResponseUpdate>:

void DevicesResponseUpdate(uint8_t *buf, uint8_t dev)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	70fb      	strb	r3, [r7, #3]
    if(IsChecksumm8bCorrect(buf, DEVICES_RESPONSE_LENGTH)) {
 800237c:	210a      	movs	r1, #10
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7ff faec 	bl	800195c <IsChecksumm8bCorrect>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d04a      	beq.n	8002420 <DevicesResponseUpdate+0xb0>
    	struct devicesResponse_s res;
    	memcpy((void*)&res, (void*)buf, DEVICES_RESPONSE_LENGTH);
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	f107 030c 	add.w	r3, r7, #12
 8002390:	6810      	ldr	r0, [r2, #0]
 8002392:	6851      	ldr	r1, [r2, #4]
 8002394:	c303      	stmia	r3!, {r0, r1}
 8002396:	8912      	ldrh	r2, [r2, #8]
 8002398:	801a      	strh	r2, [r3, #0]

        rDevice[dev].current = res.current1;
 800239a:	78fa      	ldrb	r2, [r7, #3]
 800239c:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80023a0:	b298      	uxth	r0, r3
 80023a2:	4924      	ldr	r1, [pc, #144]	; (8002434 <DevicesResponseUpdate+0xc4>)
 80023a4:	4613      	mov	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4413      	add	r3, r2
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	440b      	add	r3, r1
 80023ae:	3304      	adds	r3, #4
 80023b0:	4602      	mov	r2, r0
 80023b2:	801a      	strh	r2, [r3, #0]
        rDevice[dev].velocity1 = res.velocity1;
 80023b4:	78fa      	ldrb	r2, [r7, #3]
 80023b6:	7cf8      	ldrb	r0, [r7, #19]
 80023b8:	491e      	ldr	r1, [pc, #120]	; (8002434 <DevicesResponseUpdate+0xc4>)
 80023ba:	4613      	mov	r3, r2
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	4413      	add	r3, r2
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	440b      	add	r3, r1
 80023c4:	3307      	adds	r3, #7
 80023c6:	4602      	mov	r2, r0
 80023c8:	701a      	strb	r2, [r3, #0]
        rDevice[dev].velocity2 = res.velocity2;
 80023ca:	78fa      	ldrb	r2, [r7, #3]
 80023cc:	7d38      	ldrb	r0, [r7, #20]
 80023ce:	4919      	ldr	r1, [pc, #100]	; (8002434 <DevicesResponseUpdate+0xc4>)
 80023d0:	4613      	mov	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	440b      	add	r3, r1
 80023da:	3308      	adds	r3, #8
 80023dc:	4602      	mov	r2, r0
 80023de:	701a      	strb	r2, [r3, #0]

        if(rDevice[DEV2].velocity1 == 0x00 && dev == DEV2) {
 80023e0:	4b14      	ldr	r3, [pc, #80]	; (8002434 <DevicesResponseUpdate+0xc4>)
 80023e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d106      	bne.n	80023f8 <DevicesResponseUpdate+0x88>
 80023ea:	78fb      	ldrb	r3, [r7, #3]
 80023ec:	2b05      	cmp	r3, #5
 80023ee:	d103      	bne.n	80023f8 <DevicesResponseUpdate+0x88>
        	rLogicDevice[LOGDEV_LIFTER].state = LOGDEV_FORWARD_SAT;
 80023f0:	4b11      	ldr	r3, [pc, #68]	; (8002438 <DevicesResponseUpdate+0xc8>)
 80023f2:	2203      	movs	r2, #3
 80023f4:	701a      	strb	r2, [r3, #0]
 80023f6:	e00a      	b.n	800240e <DevicesResponseUpdate+0x9e>
        }
        else if(rDevice[DEV2].velocity2 == 0x00 && dev == DEV2) {
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <DevicesResponseUpdate+0xc4>)
 80023fa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d105      	bne.n	800240e <DevicesResponseUpdate+0x9e>
 8002402:	78fb      	ldrb	r3, [r7, #3]
 8002404:	2b05      	cmp	r3, #5
 8002406:	d102      	bne.n	800240e <DevicesResponseUpdate+0x9e>
        	rLogicDevice[LOGDEV_LIFTER].state = LOGDEV_BACKWARD_SAT;
 8002408:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <DevicesResponseUpdate+0xc8>)
 800240a:	2204      	movs	r2, #4
 800240c:	701a      	strb	r2, [r3, #0]
        }
        // TODO make errors work pls
        //writeBit(&(robot->device[dev].errors), res.errors, AGAR);

        ++uartBus[DEVICES_UART].successRxCounter;
 800240e:	4b0b      	ldr	r3, [pc, #44]	; (800243c <DevicesResponseUpdate+0xcc>)
 8002410:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8002414:	3301      	adds	r3, #1
 8002416:	b29a      	uxth	r2, r3
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <DevicesResponseUpdate+0xcc>)
 800241a:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
    }
    else {
    	++uartBus[DEVICES_UART].brokenRxCounter;
    }
}
 800241e:	e004      	b.n	800242a <DevicesResponseUpdate+0xba>
    	++uartBus[DEVICES_UART].brokenRxCounter;
 8002420:	4b06      	ldr	r3, [pc, #24]	; (800243c <DevicesResponseUpdate+0xcc>)
 8002422:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002424:	3301      	adds	r3, #1
 8002426:	4a05      	ldr	r2, [pc, #20]	; (800243c <DevicesResponseUpdate+0xcc>)
 8002428:	67d3      	str	r3, [r2, #124]	; 0x7c
}
 800242a:	bf00      	nop
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20001e70 	.word	0x20001e70
 8002438:	20001eac 	.word	0x20001eac
 800243c:	2000018c 	.word	0x2000018c

08002440 <ShoreRequest>:

void ShoreRequest(uint8_t *requestBuf)
{
 8002440:	b5b0      	push	{r4, r5, r7, lr}
 8002442:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8002446:	af00      	add	r7, sp, #0
 8002448:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800244c:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8002450:	6018      	str	r0, [r3, #0]
	bool flag = false;
 8002452:	2300      	movs	r3, #0
 8002454:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
	flag = IsCrc16ChecksummCorrect(requestBuf, SHORE_REQUEST_LENGTH);
 8002458:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800245c:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8002460:	211f      	movs	r1, #31
 8002462:	6818      	ldr	r0, [r3, #0]
 8002464:	f7ff fa41 	bl	80018ea <IsCrc16ChecksummCorrect>
 8002468:	4603      	mov	r3, r0
 800246a:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
    if (IsCrc16ChecksummCorrect(requestBuf, SHORE_REQUEST_LENGTH)) {
 800246e:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8002472:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8002476:	211f      	movs	r1, #31
 8002478:	6818      	ldr	r0, [r3, #0]
 800247a:	f7ff fa36 	bl	80018ea <IsCrc16ChecksummCorrect>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	f000 8142 	beq.w	800270a <ShoreRequest+0x2ca>
    	struct shoreRequest_s req;
    	memcpy((void*)&req, (void*)requestBuf, SHORE_REQUEST_LENGTH);
 8002486:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800248a:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f507 7405 	add.w	r4, r7, #532	; 0x214
 8002494:	461d      	mov	r5, r3
 8002496:	6828      	ldr	r0, [r5, #0]
 8002498:	6869      	ldr	r1, [r5, #4]
 800249a:	68aa      	ldr	r2, [r5, #8]
 800249c:	68eb      	ldr	r3, [r5, #12]
 800249e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024a0:	6928      	ldr	r0, [r5, #16]
 80024a2:	6969      	ldr	r1, [r5, #20]
 80024a4:	69aa      	ldr	r2, [r5, #24]
 80024a6:	c407      	stmia	r4!, {r0, r1, r2}
 80024a8:	8bab      	ldrh	r3, [r5, #28]
 80024aa:	7faa      	ldrb	r2, [r5, #30]
 80024ac:	8023      	strh	r3, [r4, #0]
 80024ae:	4613      	mov	r3, r2
 80024b0:	70a3      	strb	r3, [r4, #2]

    	uint8_t tempCameraNum = 0;
 80024b2:	2300      	movs	r3, #0
 80024b4:	f887 3236 	strb.w	r3, [r7, #566]	; 0x236

        rJoySpeed.march = req.march;
 80024b8:	f8d7 3217 	ldr.w	r3, [r7, #535]	; 0x217
 80024bc:	4a98      	ldr	r2, [pc, #608]	; (8002720 <ShoreRequest+0x2e0>)
 80024be:	6013      	str	r3, [r2, #0]
        rJoySpeed.lag = req.lag;
 80024c0:	f8d7 321b 	ldr.w	r3, [r7, #539]	; 0x21b
 80024c4:	4a96      	ldr	r2, [pc, #600]	; (8002720 <ShoreRequest+0x2e0>)
 80024c6:	6053      	str	r3, [r2, #4]
        rJoySpeed.depth = req.depth;
 80024c8:	f8d7 321f 	ldr.w	r3, [r7, #543]	; 0x21f
 80024cc:	4a94      	ldr	r2, [pc, #592]	; (8002720 <ShoreRequest+0x2e0>)
 80024ce:	6093      	str	r3, [r2, #8]
        rJoySpeed.roll = req.roll;
 80024d0:	f8d7 3223 	ldr.w	r3, [r7, #547]	; 0x223
 80024d4:	4a92      	ldr	r2, [pc, #584]	; (8002720 <ShoreRequest+0x2e0>)
 80024d6:	60d3      	str	r3, [r2, #12]
        rJoySpeed.pitch = req.pitch;
 80024d8:	f8d7 3227 	ldr.w	r3, [r7, #551]	; 0x227
 80024dc:	4a90      	ldr	r2, [pc, #576]	; (8002720 <ShoreRequest+0x2e0>)
 80024de:	6113      	str	r3, [r2, #16]
        rJoySpeed.yaw = req.yaw;
 80024e0:	f8d7 322b 	ldr.w	r3, [r7, #555]	; 0x22b
 80024e4:	4a8e      	ldr	r2, [pc, #568]	; (8002720 <ShoreRequest+0x2e0>)
 80024e6:	6153      	str	r3, [r2, #20]

        rDevice[GRAB].force = req.grab;
 80024e8:	f997 2230 	ldrsb.w	r2, [r7, #560]	; 0x230
 80024ec:	4b8d      	ldr	r3, [pc, #564]	; (8002724 <ShoreRequest+0x2e4>)
 80024ee:	731a      	strb	r2, [r3, #12]
        if (rDevice[GRAB].force < -127) {
 80024f0:	4b8c      	ldr	r3, [pc, #560]	; (8002724 <ShoreRequest+0x2e4>)
 80024f2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80024f6:	f113 0f80 	cmn.w	r3, #128	; 0x80
 80024fa:	d102      	bne.n	8002502 <ShoreRequest+0xc2>
            rDevice[GRAB].force = -127;
 80024fc:	4b89      	ldr	r3, [pc, #548]	; (8002724 <ShoreRequest+0x2e4>)
 80024fe:	2281      	movs	r2, #129	; 0x81
 8002500:	731a      	strb	r2, [r3, #12]
        }
        rDevice[TILT].force = req.drop;
 8002502:	f997 222f 	ldrsb.w	r2, [r7, #559]	; 0x22f
 8002506:	4b87      	ldr	r3, [pc, #540]	; (8002724 <ShoreRequest+0x2e4>)
 8002508:	f883 2020 	strb.w	r2, [r3, #32]
        if (rDevice[TILT].force < -127) {
 800250c:	4b85      	ldr	r3, [pc, #532]	; (8002724 <ShoreRequest+0x2e4>)
 800250e:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8002512:	f113 0f80 	cmn.w	r3, #128	; 0x80
 8002516:	d103      	bne.n	8002520 <ShoreRequest+0xe0>
        	rDevice[TILT].force = -127;
 8002518:	4b82      	ldr	r3, [pc, #520]	; (8002724 <ShoreRequest+0x2e4>)
 800251a:	2281      	movs	r2, #129	; 0x81
 800251c:	f883 2020 	strb.w	r2, [r3, #32]
//        rDevice[DEV1].force = req.dev1;
//        rDevice[DEV2].force = req.dev2;

//        rState.lag_error = (float) req.lag_error;

        rSensors.startIMU = PickBit(req.stabilize_flags, SHORE_STABILIZE_IMU_BIT);
 8002520:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8002524:	2106      	movs	r1, #6
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fac0 	bl	8001aac <PickBit>
 800252c:	4603      	mov	r3, r0
 800252e:	461a      	mov	r2, r3
 8002530:	4b7d      	ldr	r3, [pc, #500]	; (8002728 <ShoreRequest+0x2e8>)
 8002532:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        if(PickBit(req.stabilize_flags, SHORE_STABILIZE_SAVE_BIT)) {
 8002536:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 800253a:	2107      	movs	r1, #7
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff fab5 	bl	8001aac <PickBit>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d009      	beq.n	800255c <ShoreRequest+0x11c>
        	struct flashConfiguration_s config;
        	flashFillStructure(&config);
 8002548:	f107 030c 	add.w	r3, r7, #12
 800254c:	4618      	mov	r0, r3
 800254e:	f000 fd7d 	bl	800304c <flashFillStructure>
        	flashWriteSettings(&config);
 8002552:	f107 030c 	add.w	r3, r7, #12
 8002556:	4618      	mov	r0, r3
 8002558:	f000 fd3e 	bl	8002fd8 <flashWriteSettings>
        }

//        tempCameraNum = req.cameras;

        uint8_t old_reset = rComputer.reset;
 800255c:	4b73      	ldr	r3, [pc, #460]	; (800272c <ShoreRequest+0x2ec>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	f887 3235 	strb.w	r3, [r7, #565]	; 0x235
   //         	HAL_GPIO_WritePin(PC_CONTROL2_GPIO_Port, PC_CONTROL2_Pin, GPIO_PIN_SET); // ONOFF
//            }
//        }
//        rComputer.reset = req.pc_reset;

        bool wasEnabled = rStabConstants[STAB_YAW].enable;
 8002564:	4b72      	ldr	r3, [pc, #456]	; (8002730 <ShoreRequest+0x2f0>)
 8002566:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 800256a:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_YAW].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_YAW_BIT);
 800256e:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8002572:	2103      	movs	r1, #3
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff fa99 	bl	8001aac <PickBit>
 800257a:	4603      	mov	r3, r0
 800257c:	461a      	mov	r2, r3
 800257e:	4b6c      	ldr	r3, [pc, #432]	; (8002730 <ShoreRequest+0x2f0>)
 8002580:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
        if(wasEnabled == false && rStabConstants[STAB_YAW].enable == true) {
 8002584:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 8002588:	f083 0301 	eor.w	r3, r3, #1
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d007      	beq.n	80025a2 <ShoreRequest+0x162>
 8002592:	4b67      	ldr	r3, [pc, #412]	; (8002730 <ShoreRequest+0x2f0>)
 8002594:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8002598:	2b00      	cmp	r3, #0
 800259a:	d002      	beq.n	80025a2 <ShoreRequest+0x162>
        	stabilizationStart(STAB_YAW);
 800259c:	2003      	movs	r0, #3
 800259e:	f002 f9d5 	bl	800494c <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_ROLL].enable;
 80025a2:	4b63      	ldr	r3, [pc, #396]	; (8002730 <ShoreRequest+0x2f0>)
 80025a4:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80025a8:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_ROLL].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_ROLL_BIT);
 80025ac:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 80025b0:	2101      	movs	r1, #1
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff fa7a 	bl	8001aac <PickBit>
 80025b8:	4603      	mov	r3, r0
 80025ba:	461a      	mov	r2, r3
 80025bc:	4b5c      	ldr	r3, [pc, #368]	; (8002730 <ShoreRequest+0x2f0>)
 80025be:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
        if(wasEnabled == false && rStabConstants[STAB_ROLL].enable == true) {
 80025c2:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 80025c6:	f083 0301 	eor.w	r3, r3, #1
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d007      	beq.n	80025e0 <ShoreRequest+0x1a0>
 80025d0:	4b57      	ldr	r3, [pc, #348]	; (8002730 <ShoreRequest+0x2f0>)
 80025d2:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d002      	beq.n	80025e0 <ShoreRequest+0x1a0>
        	stabilizationStart(STAB_ROLL);
 80025da:	2004      	movs	r0, #4
 80025dc:	f002 f9b6 	bl	800494c <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_PITCH].enable;
 80025e0:	4b53      	ldr	r3, [pc, #332]	; (8002730 <ShoreRequest+0x2f0>)
 80025e2:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 80025e6:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_PITCH].enable = true; //PickBit(req.stabilize_flags, SHORE_STABILIZE_PITCH_BIT);
 80025ea:	4b51      	ldr	r3, [pc, #324]	; (8002730 <ShoreRequest+0x2f0>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c
        if(wasEnabled == false && rStabConstants[STAB_PITCH].enable == true) {
 80025f2:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 80025f6:	f083 0301 	eor.w	r3, r3, #1
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d007      	beq.n	8002610 <ShoreRequest+0x1d0>
 8002600:	4b4b      	ldr	r3, [pc, #300]	; (8002730 <ShoreRequest+0x2f0>)
 8002602:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 8002606:	2b00      	cmp	r3, #0
 8002608:	d002      	beq.n	8002610 <ShoreRequest+0x1d0>
        	stabilizationStart(STAB_PITCH);
 800260a:	2005      	movs	r0, #5
 800260c:	f002 f99e 	bl	800494c <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_DEPTH].enable;
 8002610:	4b47      	ldr	r3, [pc, #284]	; (8002730 <ShoreRequest+0x2f0>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_DEPTH].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_DEPTH_BIT);
 8002618:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 800261c:	2100      	movs	r1, #0
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff fa44 	bl	8001aac <PickBit>
 8002624:	4603      	mov	r3, r0
 8002626:	461a      	mov	r2, r3
 8002628:	4b41      	ldr	r3, [pc, #260]	; (8002730 <ShoreRequest+0x2f0>)
 800262a:	701a      	strb	r2, [r3, #0]
        if(wasEnabled == false && rStabConstants[STAB_DEPTH].enable == true) {
 800262c:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 8002630:	f083 0301 	eor.w	r3, r3, #1
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d006      	beq.n	8002648 <ShoreRequest+0x208>
 800263a:	4b3d      	ldr	r3, [pc, #244]	; (8002730 <ShoreRequest+0x2f0>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d002      	beq.n	8002648 <ShoreRequest+0x208>
        	stabilizationStart(STAB_DEPTH);
 8002642:	2000      	movs	r0, #0
 8002644:	f002 f982 	bl	800494c <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_LAG].enable;
 8002648:	4b39      	ldr	r3, [pc, #228]	; (8002730 <ShoreRequest+0x2f0>)
 800264a:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800264e:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_LAG].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_LAG_BIT);
 8002652:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8002656:	2104      	movs	r1, #4
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff fa27 	bl	8001aac <PickBit>
 800265e:	4603      	mov	r3, r0
 8002660:	461a      	mov	r2, r3
 8002662:	4b33      	ldr	r3, [pc, #204]	; (8002730 <ShoreRequest+0x2f0>)
 8002664:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
        if(wasEnabled == false && rStabConstants[STAB_LAG].enable == true) {
 8002668:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 800266c:	f083 0301 	eor.w	r3, r3, #1
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d007      	beq.n	8002686 <ShoreRequest+0x246>
 8002676:	4b2e      	ldr	r3, [pc, #184]	; (8002730 <ShoreRequest+0x2f0>)
 8002678:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800267c:	2b00      	cmp	r3, #0
 800267e:	d002      	beq.n	8002686 <ShoreRequest+0x246>
        	stabilizationStart(STAB_LAG);
 8002680:	2002      	movs	r0, #2
 8002682:	f002 f963 	bl	800494c <stabilizationStart>
        }

        wasEnabled = rStabConstants[STAB_MARCH].enable;
 8002686:	4b2a      	ldr	r3, [pc, #168]	; (8002730 <ShoreRequest+0x2f0>)
 8002688:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800268c:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
        rStabConstants[STAB_MARCH].enable = PickBit(req.stabilize_flags, SHORE_STABILIZE_MARCH_BIT);
 8002690:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8002694:	2105      	movs	r1, #5
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff fa08 	bl	8001aac <PickBit>
 800269c:	4603      	mov	r3, r0
 800269e:	461a      	mov	r2, r3
 80026a0:	4b23      	ldr	r3, [pc, #140]	; (8002730 <ShoreRequest+0x2f0>)
 80026a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if(wasEnabled == false && rStabConstants[STAB_MARCH].enable == true) {
 80026a6:	f897 3234 	ldrb.w	r3, [r7, #564]	; 0x234
 80026aa:	f083 0301 	eor.w	r3, r3, #1
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d007      	beq.n	80026c4 <ShoreRequest+0x284>
 80026b4:	4b1e      	ldr	r3, [pc, #120]	; (8002730 <ShoreRequest+0x2f0>)
 80026b6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <ShoreRequest+0x284>
        	stabilizationStart(STAB_MARCH);
 80026be:	2001      	movs	r0, #1
 80026c0:	f002 f944 	bl	800494c <stabilizationStart>
//        	else {
//        		rLogicDevice[LOGDEV_LIFTER].state = LOGDEV_BACKWARD;
//        	}
//        }

        if(tempCameraNum != rState.cameraNum) {
 80026c4:	4b1b      	ldr	r3, [pc, #108]	; (8002734 <ShoreRequest+0x2f4>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	f897 2236 	ldrb.w	r2, [r7, #566]	; 0x236
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d013      	beq.n	80026f8 <ShoreRequest+0x2b8>
        	rState.cameraNum = tempCameraNum;
 80026d0:	4a18      	ldr	r2, [pc, #96]	; (8002734 <ShoreRequest+0x2f4>)
 80026d2:	f897 3236 	ldrb.w	r3, [r7, #566]	; 0x236
 80026d6:	7013      	strb	r3, [r2, #0]
        	switch(rState.cameraNum) {
 80026d8:	4b16      	ldr	r3, [pc, #88]	; (8002734 <ShoreRequest+0x2f4>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	2b03      	cmp	r3, #3
 80026de:	d80b      	bhi.n	80026f8 <ShoreRequest+0x2b8>
 80026e0:	a201      	add	r2, pc, #4	; (adr r2, 80026e8 <ShoreRequest+0x2a8>)
 80026e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e6:	bf00      	nop
 80026e8:	080026f9 	.word	0x080026f9
 80026ec:	080026f9 	.word	0x080026f9
 80026f0:	080026f9 	.word	0x080026f9
 80026f4:	080026f9 	.word	0x080026f9
        		break;
        	}
        }

        // TODO tuuuupoooo
        formThrustVectors();
 80026f8:	f002 feb2 	bl	8005460 <formThrustVectors>

        ++uartBus[SHORE_UART].successRxCounter;
 80026fc:	4b0e      	ldr	r3, [pc, #56]	; (8002738 <ShoreRequest+0x2f8>)
 80026fe:	895b      	ldrh	r3, [r3, #10]
 8002700:	3301      	adds	r3, #1
 8002702:	b29a      	uxth	r2, r3
 8002704:	4b0c      	ldr	r3, [pc, #48]	; (8002738 <ShoreRequest+0x2f8>)
 8002706:	815a      	strh	r2, [r3, #10]

        	brokenRxTolerance = 0;
        }
        */
    }
}
 8002708:	e004      	b.n	8002714 <ShoreRequest+0x2d4>
    	++uartBus[SHORE_UART].brokenRxCounter;
 800270a:	4b0b      	ldr	r3, [pc, #44]	; (8002738 <ShoreRequest+0x2f8>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	3301      	adds	r3, #1
 8002710:	4a09      	ldr	r2, [pc, #36]	; (8002738 <ShoreRequest+0x2f8>)
 8002712:	60d3      	str	r3, [r2, #12]
}
 8002714:	bf00      	nop
 8002716:	f507 770e 	add.w	r7, r7, #568	; 0x238
 800271a:	46bd      	mov	sp, r7
 800271c:	bdb0      	pop	{r4, r5, r7, pc}
 800271e:	bf00      	nop
 8002720:	20001e40 	.word	0x20001e40
 8002724:	20001e70 	.word	0x20001e70
 8002728:	20001dc8 	.word	0x20001dc8
 800272c:	20001e3c 	.word	0x20001e3c
 8002730:	20001eb0 	.word	0x20001eb0
 8002734:	20001d2c 	.word	0x20001d2c
 8002738:	2000018c 	.word	0x2000018c

0800273c <ShoreConfigRequest>:

void ShoreConfigRequest(uint8_t *requestBuf)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b098      	sub	sp, #96	; 0x60
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	if(IsCrc16ChecksummCorrect(requestBuf, REQUEST_CONFIG_LENGTH)) {
 8002744:	2154      	movs	r1, #84	; 0x54
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7ff f8cf 	bl	80018ea <IsCrc16ChecksummCorrect>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 8124 	beq.w	800299c <ShoreConfigRequest+0x260>
		struct shoreConfigRequest_s req;
		memcpy((void*)&req, (void*)requestBuf, REQUEST_CONFIG_LENGTH);
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	f107 0308 	add.w	r3, r7, #8
 800275a:	4611      	mov	r1, r2
 800275c:	2254      	movs	r2, #84	; 0x54
 800275e:	4618      	mov	r0, r3
 8002760:	f00d fd06 	bl	8010170 <memcpy>

		rJoySpeed.march = req.march;
 8002764:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002768:	ee07 3a90 	vmov	s15, r3
 800276c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002770:	4b8f      	ldr	r3, [pc, #572]	; (80029b0 <ShoreConfigRequest+0x274>)
 8002772:	edc3 7a00 	vstr	s15, [r3]
		rJoySpeed.lag = req.lag;
 8002776:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800277a:	ee07 3a90 	vmov	s15, r3
 800277e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002782:	4b8b      	ldr	r3, [pc, #556]	; (80029b0 <ShoreConfigRequest+0x274>)
 8002784:	edc3 7a01 	vstr	s15, [r3, #4]
		rJoySpeed.depth = req.depth;
 8002788:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800278c:	ee07 3a90 	vmov	s15, r3
 8002790:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002794:	4b86      	ldr	r3, [pc, #536]	; (80029b0 <ShoreConfigRequest+0x274>)
 8002796:	edc3 7a02 	vstr	s15, [r3, #8]
		rJoySpeed.roll = req.roll;
 800279a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800279e:	ee07 3a90 	vmov	s15, r3
 80027a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027a6:	4b82      	ldr	r3, [pc, #520]	; (80029b0 <ShoreConfigRequest+0x274>)
 80027a8:	edc3 7a03 	vstr	s15, [r3, #12]
		rJoySpeed.pitch = req.pitch;
 80027ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80027b0:	ee07 3a90 	vmov	s15, r3
 80027b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027b8:	4b7d      	ldr	r3, [pc, #500]	; (80029b0 <ShoreConfigRequest+0x274>)
 80027ba:	edc3 7a04 	vstr	s15, [r3, #16]
		rJoySpeed.yaw = req.yaw;
 80027be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80027c2:	ee07 3a90 	vmov	s15, r3
 80027c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ca:	4b79      	ldr	r3, [pc, #484]	; (80029b0 <ShoreConfigRequest+0x274>)
 80027cc:	edc3 7a05 	vstr	s15, [r3, #20]

		rStabConstants[req.contour].pJoyUnitCast = req.pJoyUnitCast;
 80027d0:	7a7b      	ldrb	r3, [r7, #9]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f8d7 3016 	ldr.w	r3, [r7, #22]
 80027d8:	4976      	ldr	r1, [pc, #472]	; (80029b4 <ShoreConfigRequest+0x278>)
 80027da:	224c      	movs	r2, #76	; 0x4c
 80027dc:	fb00 f202 	mul.w	r2, r0, r2
 80027e0:	440a      	add	r2, r1
 80027e2:	3204      	adds	r2, #4
 80027e4:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pSpeedDyn = req.pSpeedDyn;
 80027e6:	7a7b      	ldrb	r3, [r7, #9]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f8d7 301a 	ldr.w	r3, [r7, #26]
 80027ee:	4971      	ldr	r1, [pc, #452]	; (80029b4 <ShoreConfigRequest+0x278>)
 80027f0:	224c      	movs	r2, #76	; 0x4c
 80027f2:	fb00 f202 	mul.w	r2, r0, r2
 80027f6:	440a      	add	r2, r1
 80027f8:	3208      	adds	r2, #8
 80027fa:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pErrGain = req.pErrGain;
 80027fc:	7a7b      	ldrb	r3, [r7, #9]
 80027fe:	4618      	mov	r0, r3
 8002800:	f8d7 301e 	ldr.w	r3, [r7, #30]
 8002804:	496b      	ldr	r1, [pc, #428]	; (80029b4 <ShoreConfigRequest+0x278>)
 8002806:	224c      	movs	r2, #76	; 0x4c
 8002808:	fb00 f202 	mul.w	r2, r0, r2
 800280c:	440a      	add	r2, r1
 800280e:	320c      	adds	r2, #12
 8002810:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].aFilter[POS_FILTER].T = req.posFilterT;
 8002812:	7a7b      	ldrb	r3, [r7, #9]
 8002814:	4618      	mov	r0, r3
 8002816:	f8d7 3022 	ldr.w	r3, [r7, #34]	; 0x22
 800281a:	4966      	ldr	r1, [pc, #408]	; (80029b4 <ShoreConfigRequest+0x278>)
 800281c:	224c      	movs	r2, #76	; 0x4c
 800281e:	fb00 f202 	mul.w	r2, r0, r2
 8002822:	440a      	add	r2, r1
 8002824:	3210      	adds	r2, #16
 8002826:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].aFilter[POS_FILTER].K = req.posFilterK;
 8002828:	7a7b      	ldrb	r3, [r7, #9]
 800282a:	4618      	mov	r0, r3
 800282c:	f8d7 3026 	ldr.w	r3, [r7, #38]	; 0x26
 8002830:	4960      	ldr	r1, [pc, #384]	; (80029b4 <ShoreConfigRequest+0x278>)
 8002832:	224c      	movs	r2, #76	; 0x4c
 8002834:	fb00 f202 	mul.w	r2, r0, r2
 8002838:	440a      	add	r2, r1
 800283a:	3214      	adds	r2, #20
 800283c:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].aFilter[SPEED_FILTER].T = req.speedFilterT;
 800283e:	7a7b      	ldrb	r3, [r7, #9]
 8002840:	4618      	mov	r0, r3
 8002842:	f8d7 302a 	ldr.w	r3, [r7, #42]	; 0x2a
 8002846:	495b      	ldr	r1, [pc, #364]	; (80029b4 <ShoreConfigRequest+0x278>)
 8002848:	224c      	movs	r2, #76	; 0x4c
 800284a:	fb00 f202 	mul.w	r2, r0, r2
 800284e:	440a      	add	r2, r1
 8002850:	3218      	adds	r2, #24
 8002852:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].aFilter[SPEED_FILTER].K = req.speedFilterK;
 8002854:	7a7b      	ldrb	r3, [r7, #9]
 8002856:	4618      	mov	r0, r3
 8002858:	f8d7 302e 	ldr.w	r3, [r7, #46]	; 0x2e
 800285c:	4955      	ldr	r1, [pc, #340]	; (80029b4 <ShoreConfigRequest+0x278>)
 800285e:	224c      	movs	r2, #76	; 0x4c
 8002860:	fb00 f202 	mul.w	r2, r0, r2
 8002864:	440a      	add	r2, r1
 8002866:	321c      	adds	r2, #28
 8002868:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].pid.pGain = req.pid_pGain;
 800286a:	7a7b      	ldrb	r3, [r7, #9]
 800286c:	4618      	mov	r0, r3
 800286e:	f8d7 3032 	ldr.w	r3, [r7, #50]	; 0x32
 8002872:	4950      	ldr	r1, [pc, #320]	; (80029b4 <ShoreConfigRequest+0x278>)
 8002874:	224c      	movs	r2, #76	; 0x4c
 8002876:	fb00 f202 	mul.w	r2, r0, r2
 800287a:	440a      	add	r2, r1
 800287c:	3228      	adds	r2, #40	; 0x28
 800287e:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pid.iGain = req.pid_iGain;
 8002880:	7a7b      	ldrb	r3, [r7, #9]
 8002882:	4618      	mov	r0, r3
 8002884:	f8d7 3036 	ldr.w	r3, [r7, #54]	; 0x36
 8002888:	494a      	ldr	r1, [pc, #296]	; (80029b4 <ShoreConfigRequest+0x278>)
 800288a:	224c      	movs	r2, #76	; 0x4c
 800288c:	fb00 f202 	mul.w	r2, r0, r2
 8002890:	440a      	add	r2, r1
 8002892:	322c      	adds	r2, #44	; 0x2c
 8002894:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pid.iMax = req.pid_iMax;
 8002896:	7a7b      	ldrb	r3, [r7, #9]
 8002898:	4618      	mov	r0, r3
 800289a:	f8d7 303a 	ldr.w	r3, [r7, #58]	; 0x3a
 800289e:	4945      	ldr	r1, [pc, #276]	; (80029b4 <ShoreConfigRequest+0x278>)
 80028a0:	224c      	movs	r2, #76	; 0x4c
 80028a2:	fb00 f202 	mul.w	r2, r0, r2
 80028a6:	440a      	add	r2, r1
 80028a8:	3230      	adds	r2, #48	; 0x30
 80028aa:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pid.iMin = req.pid_iMin;
 80028ac:	7a7b      	ldrb	r3, [r7, #9]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f8d7 303e 	ldr.w	r3, [r7, #62]	; 0x3e
 80028b4:	493f      	ldr	r1, [pc, #252]	; (80029b4 <ShoreConfigRequest+0x278>)
 80028b6:	224c      	movs	r2, #76	; 0x4c
 80028b8:	fb00 f202 	mul.w	r2, r0, r2
 80028bc:	440a      	add	r2, r1
 80028be:	3234      	adds	r2, #52	; 0x34
 80028c0:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].pThrustersMin = req.pThrustersMin;
 80028c2:	7a7b      	ldrb	r3, [r7, #9]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f8d7 3042 	ldr.w	r3, [r7, #66]	; 0x42
 80028ca:	493a      	ldr	r1, [pc, #232]	; (80029b4 <ShoreConfigRequest+0x278>)
 80028cc:	224c      	movs	r2, #76	; 0x4c
 80028ce:	fb00 f202 	mul.w	r2, r0, r2
 80028d2:	440a      	add	r2, r1
 80028d4:	3238      	adds	r2, #56	; 0x38
 80028d6:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].pThrustersMax = req.pThrustersMax;
 80028d8:	7a7b      	ldrb	r3, [r7, #9]
 80028da:	4618      	mov	r0, r3
 80028dc:	f8d7 3046 	ldr.w	r3, [r7, #70]	; 0x46
 80028e0:	4934      	ldr	r1, [pc, #208]	; (80029b4 <ShoreConfigRequest+0x278>)
 80028e2:	224c      	movs	r2, #76	; 0x4c
 80028e4:	fb00 f202 	mul.w	r2, r0, r2
 80028e8:	440a      	add	r2, r1
 80028ea:	323c      	adds	r2, #60	; 0x3c
 80028ec:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].aFilter[THRUSTERS_FILTER].T = req.thrustersFilterT;
 80028ee:	7a7b      	ldrb	r3, [r7, #9]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f8d7 304a 	ldr.w	r3, [r7, #74]	; 0x4a
 80028f6:	492f      	ldr	r1, [pc, #188]	; (80029b4 <ShoreConfigRequest+0x278>)
 80028f8:	224c      	movs	r2, #76	; 0x4c
 80028fa:	fb00 f202 	mul.w	r2, r0, r2
 80028fe:	440a      	add	r2, r1
 8002900:	3220      	adds	r2, #32
 8002902:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].aFilter[THRUSTERS_FILTER].K = req.thrustersFilterK;
 8002904:	7a7b      	ldrb	r3, [r7, #9]
 8002906:	4618      	mov	r0, r3
 8002908:	f8d7 304e 	ldr.w	r3, [r7, #78]	; 0x4e
 800290c:	4929      	ldr	r1, [pc, #164]	; (80029b4 <ShoreConfigRequest+0x278>)
 800290e:	224c      	movs	r2, #76	; 0x4c
 8002910:	fb00 f202 	mul.w	r2, r0, r2
 8002914:	440a      	add	r2, r1
 8002916:	3224      	adds	r2, #36	; 0x24
 8002918:	6013      	str	r3, [r2, #0]

		rStabConstants[req.contour].sOutSummatorMax = req.sOutSummatorMax;
 800291a:	7a7b      	ldrb	r3, [r7, #9]
 800291c:	4618      	mov	r0, r3
 800291e:	f8d7 3052 	ldr.w	r3, [r7, #82]	; 0x52
 8002922:	4924      	ldr	r1, [pc, #144]	; (80029b4 <ShoreConfigRequest+0x278>)
 8002924:	224c      	movs	r2, #76	; 0x4c
 8002926:	fb00 f202 	mul.w	r2, r0, r2
 800292a:	440a      	add	r2, r1
 800292c:	3244      	adds	r2, #68	; 0x44
 800292e:	6013      	str	r3, [r2, #0]
		rStabConstants[req.contour].sOutSummatorMin = req.sOutSummatorMin;
 8002930:	7a7b      	ldrb	r3, [r7, #9]
 8002932:	4618      	mov	r0, r3
 8002934:	f8d7 3056 	ldr.w	r3, [r7, #86]	; 0x56
 8002938:	491e      	ldr	r1, [pc, #120]	; (80029b4 <ShoreConfigRequest+0x278>)
 800293a:	224c      	movs	r2, #76	; 0x4c
 800293c:	fb00 f202 	mul.w	r2, r0, r2
 8002940:	440a      	add	r2, r1
 8002942:	3248      	adds	r2, #72	; 0x48
 8002944:	6013      	str	r3, [r2, #0]

		if(rState.contourSelected != req.contour) {
 8002946:	4b1c      	ldr	r3, [pc, #112]	; (80029b8 <ShoreConfigRequest+0x27c>)
 8002948:	785a      	ldrb	r2, [r3, #1]
 800294a:	7a7b      	ldrb	r3, [r7, #9]
 800294c:	429a      	cmp	r2, r3
 800294e:	d01c      	beq.n	800298a <ShoreConfigRequest+0x24e>
			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8002950:	2300      	movs	r3, #0
 8002952:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002956:	e00d      	b.n	8002974 <ShoreConfigRequest+0x238>
				rStabConstants[i].enable = false;
 8002958:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800295c:	4a15      	ldr	r2, [pc, #84]	; (80029b4 <ShoreConfigRequest+0x278>)
 800295e:	214c      	movs	r1, #76	; 0x4c
 8002960:	fb01 f303 	mul.w	r3, r1, r3
 8002964:	4413      	add	r3, r2
 8002966:	2200      	movs	r2, #0
 8002968:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 800296a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800296e:	3301      	adds	r3, #1
 8002970:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002974:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002978:	2b05      	cmp	r3, #5
 800297a:	d9ed      	bls.n	8002958 <ShoreConfigRequest+0x21c>
			}
			rState.contourSelected = req.contour;
 800297c:	7a7a      	ldrb	r2, [r7, #9]
 800297e:	4b0e      	ldr	r3, [pc, #56]	; (80029b8 <ShoreConfigRequest+0x27c>)
 8002980:	705a      	strb	r2, [r3, #1]
			stabilizationStart(req.contour);
 8002982:	7a7b      	ldrb	r3, [r7, #9]
 8002984:	4618      	mov	r0, r3
 8002986:	f001 ffe1 	bl	800494c <stabilizationStart>
		}

		// TODO tuuuupooo
		formThrustVectors();
 800298a:	f002 fd69 	bl	8005460 <formThrustVectors>

		++uartBus[SHORE_UART].successRxCounter;;
 800298e:	4b0b      	ldr	r3, [pc, #44]	; (80029bc <ShoreConfigRequest+0x280>)
 8002990:	895b      	ldrh	r3, [r3, #10]
 8002992:	3301      	adds	r3, #1
 8002994:	b29a      	uxth	r2, r3
 8002996:	4b09      	ldr	r3, [pc, #36]	; (80029bc <ShoreConfigRequest+0x280>)
 8002998:	815a      	strh	r2, [r3, #10]
	}
	else {
		++uartBus[SHORE_UART].brokenRxCounter;
	}
}
 800299a:	e004      	b.n	80029a6 <ShoreConfigRequest+0x26a>
		++uartBus[SHORE_UART].brokenRxCounter;
 800299c:	4b07      	ldr	r3, [pc, #28]	; (80029bc <ShoreConfigRequest+0x280>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	3301      	adds	r3, #1
 80029a2:	4a06      	ldr	r2, [pc, #24]	; (80029bc <ShoreConfigRequest+0x280>)
 80029a4:	60d3      	str	r3, [r2, #12]
}
 80029a6:	bf00      	nop
 80029a8:	3760      	adds	r7, #96	; 0x60
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20001e40 	.word	0x20001e40
 80029b4:	20001eb0 	.word	0x20001eb0
 80029b8:	20001d2c 	.word	0x20001d2c
 80029bc:	2000018c 	.word	0x2000018c

080029c0 <ShoreDirectRequest>:

void ShoreDirectRequest(uint8_t *requestBuf)
{
 80029c0:	b5b0      	push	{r4, r5, r7, lr}
 80029c2:	b088      	sub	sp, #32
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
	if(IsCrc16ChecksummCorrect(requestBuf, SHORE_REQUEST_DIRECT_LENGTH)) {
 80029c8:	2111      	movs	r1, #17
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7fe ff8d 	bl	80018ea <IsCrc16ChecksummCorrect>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f000 809a 	beq.w	8002b0c <ShoreDirectRequest+0x14c>
		struct shoreRequestDirect_s req;
		memcpy((void*)&req, (void*)requestBuf, SHORE_REQUEST_DIRECT_LENGTH);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f107 040c 	add.w	r4, r7, #12
 80029de:	461d      	mov	r5, r3
 80029e0:	6828      	ldr	r0, [r5, #0]
 80029e2:	6869      	ldr	r1, [r5, #4]
 80029e4:	68aa      	ldr	r2, [r5, #8]
 80029e6:	68eb      	ldr	r3, [r5, #12]
 80029e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029ea:	7c2b      	ldrb	r3, [r5, #16]
 80029ec:	7023      	strb	r3, [r4, #0]

		for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 80029ee:	2300      	movs	r3, #0
 80029f0:	77fb      	strb	r3, [r7, #31]
 80029f2:	e00a      	b.n	8002a0a <ShoreDirectRequest+0x4a>
			rStabConstants[i].enable = false;
 80029f4:	7ffb      	ldrb	r3, [r7, #31]
 80029f6:	4a4a      	ldr	r2, [pc, #296]	; (8002b20 <ShoreDirectRequest+0x160>)
 80029f8:	214c      	movs	r1, #76	; 0x4c
 80029fa:	fb01 f303 	mul.w	r3, r1, r3
 80029fe:	4413      	add	r3, r2
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8002a04:	7ffb      	ldrb	r3, [r7, #31]
 8002a06:	3301      	adds	r3, #1
 8002a08:	77fb      	strb	r3, [r7, #31]
 8002a0a:	7ffb      	ldrb	r3, [r7, #31]
 8002a0c:	2b05      	cmp	r3, #5
 8002a0e:	d9f1      	bls.n	80029f4 <ShoreDirectRequest+0x34>
		}

		for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 8002a10:	2300      	movs	r3, #0
 8002a12:	77bb      	strb	r3, [r7, #30]
 8002a14:	e070      	b.n	8002af8 <ShoreDirectRequest+0x138>
			if(i != req.number) {
 8002a16:	7b7b      	ldrb	r3, [r7, #13]
 8002a18:	7fba      	ldrb	r2, [r7, #30]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d00a      	beq.n	8002a34 <ShoreDirectRequest+0x74>
				rThrusters[i].desiredSpeed = 0;
 8002a1e:	7fba      	ldrb	r2, [r7, #30]
 8002a20:	4940      	ldr	r1, [pc, #256]	; (8002b24 <ShoreDirectRequest+0x164>)
 8002a22:	4613      	mov	r3, r2
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	4413      	add	r3, r2
 8002a28:	00db      	lsls	r3, r3, #3
 8002a2a:	440b      	add	r3, r1
 8002a2c:	3302      	adds	r3, #2
 8002a2e:	2200      	movs	r2, #0
 8002a30:	701a      	strb	r2, [r3, #0]
 8002a32:	e05e      	b.n	8002af2 <ShoreDirectRequest+0x132>
			}
			else {
				rThrusters[req.number].desiredSpeed = req.velocity;
 8002a34:	7b7b      	ldrb	r3, [r7, #13]
 8002a36:	4619      	mov	r1, r3
 8002a38:	f997 000f 	ldrsb.w	r0, [r7, #15]
 8002a3c:	4a39      	ldr	r2, [pc, #228]	; (8002b24 <ShoreDirectRequest+0x164>)
 8002a3e:	460b      	mov	r3, r1
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	440b      	add	r3, r1
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	4413      	add	r3, r2
 8002a48:	3302      	adds	r3, #2
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	701a      	strb	r2, [r3, #0]
				rThrusters[req.number].address = req.id;
 8002a4e:	7b7b      	ldrb	r3, [r7, #13]
 8002a50:	4619      	mov	r1, r3
 8002a52:	7bb8      	ldrb	r0, [r7, #14]
 8002a54:	4a33      	ldr	r2, [pc, #204]	; (8002b24 <ShoreDirectRequest+0x164>)
 8002a56:	460b      	mov	r3, r1
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	440b      	add	r3, r1
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	4413      	add	r3, r2
 8002a60:	4602      	mov	r2, r0
 8002a62:	701a      	strb	r2, [r3, #0]
				rThrusters[req.number].kForward = req.kForward;
 8002a64:	7b7b      	ldrb	r3, [r7, #13]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f8d7 2011 	ldr.w	r2, [r7, #17]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	461a      	mov	r2, r3
 8002a70:	492c      	ldr	r1, [pc, #176]	; (8002b24 <ShoreDirectRequest+0x164>)
 8002a72:	4603      	mov	r3, r0
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	4403      	add	r3, r0
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	440b      	add	r3, r1
 8002a7c:	330c      	adds	r3, #12
 8002a7e:	601a      	str	r2, [r3, #0]
				rThrusters[req.number].kBackward = req.kBackward;
 8002a80:	7b7b      	ldrb	r3, [r7, #13]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f8d7 2015 	ldr.w	r2, [r7, #21]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	4925      	ldr	r1, [pc, #148]	; (8002b24 <ShoreDirectRequest+0x164>)
 8002a8e:	4603      	mov	r3, r0
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	4403      	add	r3, r0
 8002a94:	00db      	lsls	r3, r3, #3
 8002a96:	440b      	add	r3, r1
 8002a98:	3310      	adds	r3, #16
 8002a9a:	601a      	str	r2, [r3, #0]
				rThrusters[req.number].sForward = req.sForward;
 8002a9c:	7b7b      	ldrb	r3, [r7, #13]
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	f997 0019 	ldrsb.w	r0, [r7, #25]
 8002aa4:	4a1f      	ldr	r2, [pc, #124]	; (8002b24 <ShoreDirectRequest+0x164>)
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	440b      	add	r3, r1
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	4413      	add	r3, r2
 8002ab0:	3314      	adds	r3, #20
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	701a      	strb	r2, [r3, #0]
				rThrusters[req.number].sBackward = req.sBackward;
 8002ab6:	7b7b      	ldrb	r3, [r7, #13]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	f997 001a 	ldrsb.w	r0, [r7, #26]
 8002abe:	4a19      	ldr	r2, [pc, #100]	; (8002b24 <ShoreDirectRequest+0x164>)
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	440b      	add	r3, r1
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	4413      	add	r3, r2
 8002aca:	3315      	adds	r3, #21
 8002acc:	4602      	mov	r2, r0
 8002ace:	701a      	strb	r2, [r3, #0]
				rThrusters[req.number].inverse = req.reverse;
 8002ad0:	7c3b      	ldrb	r3, [r7, #16]
 8002ad2:	7b7a      	ldrb	r2, [r7, #13]
 8002ad4:	4611      	mov	r1, r2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	bf14      	ite	ne
 8002ada:	2301      	movne	r3, #1
 8002adc:	2300      	moveq	r3, #0
 8002ade:	b2d8      	uxtb	r0, r3
 8002ae0:	4a10      	ldr	r2, [pc, #64]	; (8002b24 <ShoreDirectRequest+0x164>)
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	440b      	add	r3, r1
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	4413      	add	r3, r2
 8002aec:	3316      	adds	r3, #22
 8002aee:	4602      	mov	r2, r0
 8002af0:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 8002af2:	7fbb      	ldrb	r3, [r7, #30]
 8002af4:	3301      	adds	r3, #1
 8002af6:	77bb      	strb	r3, [r7, #30]
 8002af8:	7fbb      	ldrb	r3, [r7, #30]
 8002afa:	2b05      	cmp	r3, #5
 8002afc:	d98b      	bls.n	8002a16 <ShoreDirectRequest+0x56>
			}
		}

		++uartBus[SHORE_UART].successRxCounter;;
 8002afe:	4b0a      	ldr	r3, [pc, #40]	; (8002b28 <ShoreDirectRequest+0x168>)
 8002b00:	895b      	ldrh	r3, [r3, #10]
 8002b02:	3301      	adds	r3, #1
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <ShoreDirectRequest+0x168>)
 8002b08:	815a      	strh	r2, [r3, #10]
	}
	else {
		++uartBus[SHORE_UART].brokenRxCounter;
	}
}
 8002b0a:	e004      	b.n	8002b16 <ShoreDirectRequest+0x156>
		++uartBus[SHORE_UART].brokenRxCounter;
 8002b0c:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <ShoreDirectRequest+0x168>)
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	3301      	adds	r3, #1
 8002b12:	4a05      	ldr	r2, [pc, #20]	; (8002b28 <ShoreDirectRequest+0x168>)
 8002b14:	60d3      	str	r3, [r2, #12]
}
 8002b16:	bf00      	nop
 8002b18:	3720      	adds	r7, #32
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20001eb0 	.word	0x20001eb0
 8002b24:	20001d38 	.word	0x20001d38
 8002b28:	2000018c 	.word	0x2000018c

08002b2c <ShoreResponse>:

void ShoreResponse(uint8_t *responseBuf)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b088      	sub	sp, #32
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	struct shoreResponse_s res;

    res.roll = rSensors.roll;
 8002b34:	4b0f      	ldr	r3, [pc, #60]	; (8002b74 <ShoreResponse+0x48>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	60fb      	str	r3, [r7, #12]
    res.pitch = rSensors.pitch;
 8002b3a:	4b0e      	ldr	r3, [pc, #56]	; (8002b74 <ShoreResponse+0x48>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	613b      	str	r3, [r7, #16]
    res.yaw =  rSensors.yaw;//*rStabState[STAB_YAW].posSignal;//rSensors.yaw;
 8002b40:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <ShoreResponse+0x48>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	617b      	str	r3, [r7, #20]

    res.pressure = rSensors.pressure;
 8002b46:	4b0b      	ldr	r3, [pc, #44]	; (8002b74 <ShoreResponse+0x48>)
 8002b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4a:	61bb      	str	r3, [r7, #24]
    res.dropper = 0;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	773b      	strb	r3, [r7, #28]
    res.grabber = 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	777b      	strb	r3, [r7, #29]
   // res.vma_errors = 0x55;         //!!!!!TODO!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
    // TODO do this properly pls
   // res.dev_errors = 0;//robot->device.errors;
  //  res.pc_errors = rComputer.errors;

    memcpy((void*)responseBuf, (void*)&res, SHORE_RESPONSE_LENGTH-2);
 8002b54:	f107 030c 	add.w	r3, r7, #12
 8002b58:	2212      	movs	r2, #18
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f00d fb07 	bl	8010170 <memcpy>

    AddCrc16Checksumm(responseBuf, SHORE_RESPONSE_LENGTH);
 8002b62:	2114      	movs	r1, #20
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7fe fee0 	bl	800192a <AddCrc16Checksumm>
}
 8002b6a:	bf00      	nop
 8002b6c:	3720      	adds	r7, #32
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20001dc8 	.word	0x20001dc8

08002b78 <ShoreConfigResponse>:

void ShoreConfigResponse(uint8_t *responseBuf)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b09c      	sub	sp, #112	; 0x70
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
	struct shoreConfigResponse_s res;

	res.code = REQUEST_CONFIG_CODE;
 8002b80:	2355      	movs	r3, #85	; 0x55
 8002b82:	733b      	strb	r3, [r7, #12]

	res.roll = rSensors.roll;
 8002b84:	4b74      	ldr	r3, [pc, #464]	; (8002d58 <ShoreConfigResponse+0x1e0>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f8c7 300d 	str.w	r3, [r7, #13]
	res.pitch = rSensors.pitch;
 8002b8c:	4b72      	ldr	r3, [pc, #456]	; (8002d58 <ShoreConfigResponse+0x1e0>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f8c7 3011 	str.w	r3, [r7, #17]
	res.yaw = rSensors.yaw;
 8002b94:	4b70      	ldr	r3, [pc, #448]	; (8002d58 <ShoreConfigResponse+0x1e0>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f8c7 3015 	str.w	r3, [r7, #21]
	res.raw_yaw = rSensors.raw_yaw;
 8002b9c:	4b6e      	ldr	r3, [pc, #440]	; (8002d58 <ShoreConfigResponse+0x1e0>)
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	f8c7 3019 	str.w	r3, [r7, #25]

	res.rollSpeed = rSensors.rollSpeed;
 8002ba4:	4b6c      	ldr	r3, [pc, #432]	; (8002d58 <ShoreConfigResponse+0x1e0>)
 8002ba6:	69db      	ldr	r3, [r3, #28]
 8002ba8:	f8c7 301d 	str.w	r3, [r7, #29]
	res.pitchSpeed = rSensors.pitchSpeed;
 8002bac:	4b6a      	ldr	r3, [pc, #424]	; (8002d58 <ShoreConfigResponse+0x1e0>)
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
	res.yawSpeed = rSensors.yawSpeed;
 8002bb4:	4b68      	ldr	r3, [pc, #416]	; (8002d58 <ShoreConfigResponse+0x1e0>)
 8002bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb8:	f8c7 3025 	str.w	r3, [r7, #37]	; 0x25

	res.pressure = rSensors.pressure;
 8002bbc:	4b66      	ldr	r3, [pc, #408]	; (8002d58 <ShoreConfigResponse+0x1e0>)
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc0:	f8c7 3029 	str.w	r3, [r7, #41]	; 0x29
	res.in_pressure = 0;
 8002bc4:	f04f 0300 	mov.w	r3, #0
 8002bc8:	f8c7 302d 	str.w	r3, [r7, #45]	; 0x2d

	res.inputSignal = *rStabState[rState.contourSelected].inputSignal;
 8002bcc:	4b63      	ldr	r3, [pc, #396]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002bce:	785b      	ldrb	r3, [r3, #1]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4a63      	ldr	r2, [pc, #396]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002bd4:	2358      	movs	r3, #88	; 0x58
 8002bd6:	fb01 f303 	mul.w	r3, r1, r3
 8002bda:	4413      	add	r3, r2
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f8c7 3031 	str.w	r3, [r7, #49]	; 0x31
	res.speedSignal = *rStabState[rState.contourSelected].speedSignal;
 8002be4:	4b5d      	ldr	r3, [pc, #372]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002be6:	785b      	ldrb	r3, [r3, #1]
 8002be8:	4619      	mov	r1, r3
 8002bea:	4a5d      	ldr	r2, [pc, #372]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002bec:	2358      	movs	r3, #88	; 0x58
 8002bee:	fb01 f303 	mul.w	r3, r1, r3
 8002bf2:	4413      	add	r3, r2
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f8c7 3035 	str.w	r3, [r7, #53]	; 0x35
	res.posSignal = *rStabState[rState.contourSelected].posSignal;
 8002bfe:	4b57      	ldr	r3, [pc, #348]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002c00:	785b      	ldrb	r3, [r3, #1]
 8002c02:	4619      	mov	r1, r3
 8002c04:	4a56      	ldr	r2, [pc, #344]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002c06:	2358      	movs	r3, #88	; 0x58
 8002c08:	fb01 f303 	mul.w	r3, r1, r3
 8002c0c:	4413      	add	r3, r2
 8002c0e:	3308      	adds	r3, #8
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f8c7 3039 	str.w	r3, [r7, #57]	; 0x39

	res.joyUnitCasted = rStabState[rState.contourSelected].joyUnitCasted;
 8002c18:	4b50      	ldr	r3, [pc, #320]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002c1a:	785b      	ldrb	r3, [r3, #1]
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4a50      	ldr	r2, [pc, #320]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002c20:	2358      	movs	r3, #88	; 0x58
 8002c22:	fb01 f303 	mul.w	r3, r1, r3
 8002c26:	4413      	add	r3, r2
 8002c28:	331c      	adds	r3, #28
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f8c7 303d 	str.w	r3, [r7, #61]	; 0x3d
	res.joy_iValue = rStabState[rState.contourSelected].joy_iValue;
 8002c30:	4b4a      	ldr	r3, [pc, #296]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002c32:	785b      	ldrb	r3, [r3, #1]
 8002c34:	4619      	mov	r1, r3
 8002c36:	4a4a      	ldr	r2, [pc, #296]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002c38:	2358      	movs	r3, #88	; 0x58
 8002c3a:	fb01 f303 	mul.w	r3, r1, r3
 8002c3e:	4413      	add	r3, r2
 8002c40:	3320      	adds	r3, #32
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f8c7 3041 	str.w	r3, [r7, #65]	; 0x41
	res.posError = rStabState[rState.contourSelected].posError;
 8002c48:	4b44      	ldr	r3, [pc, #272]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002c4a:	785b      	ldrb	r3, [r3, #1]
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4a44      	ldr	r2, [pc, #272]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002c50:	2358      	movs	r3, #88	; 0x58
 8002c52:	fb01 f303 	mul.w	r3, r1, r3
 8002c56:	4413      	add	r3, r2
 8002c58:	3324      	adds	r3, #36	; 0x24
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f8c7 3045 	str.w	r3, [r7, #69]	; 0x45
	res.speedError = rStabState[rState.contourSelected].speedError;
 8002c60:	4b3e      	ldr	r3, [pc, #248]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002c62:	785b      	ldrb	r3, [r3, #1]
 8002c64:	4619      	mov	r1, r3
 8002c66:	4a3e      	ldr	r2, [pc, #248]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002c68:	2358      	movs	r3, #88	; 0x58
 8002c6a:	fb01 f303 	mul.w	r3, r1, r3
 8002c6e:	4413      	add	r3, r2
 8002c70:	3328      	adds	r3, #40	; 0x28
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f8c7 3049 	str.w	r3, [r7, #73]	; 0x49
	res.dynSummator = rStabState[rState.contourSelected].dynSummator;
 8002c78:	4b38      	ldr	r3, [pc, #224]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002c7a:	785b      	ldrb	r3, [r3, #1]
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4a38      	ldr	r2, [pc, #224]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002c80:	2358      	movs	r3, #88	; 0x58
 8002c82:	fb01 f303 	mul.w	r3, r1, r3
 8002c86:	4413      	add	r3, r2
 8002c88:	332c      	adds	r3, #44	; 0x2c
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f8c7 304d 	str.w	r3, [r7, #77]	; 0x4d
	res.pidValue = rStabState[rState.contourSelected].pidValue;
 8002c90:	4b32      	ldr	r3, [pc, #200]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002c92:	785b      	ldrb	r3, [r3, #1]
 8002c94:	4619      	mov	r1, r3
 8002c96:	4a32      	ldr	r2, [pc, #200]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002c98:	2358      	movs	r3, #88	; 0x58
 8002c9a:	fb01 f303 	mul.w	r3, r1, r3
 8002c9e:	4413      	add	r3, r2
 8002ca0:	3330      	adds	r3, #48	; 0x30
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f8c7 3051 	str.w	r3, [r7, #81]	; 0x51
	res.posErrorAmp = rStabState[rState.contourSelected].posErrorAmp;
 8002ca8:	4b2c      	ldr	r3, [pc, #176]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002caa:	785b      	ldrb	r3, [r3, #1]
 8002cac:	4619      	mov	r1, r3
 8002cae:	4a2c      	ldr	r2, [pc, #176]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002cb0:	2358      	movs	r3, #88	; 0x58
 8002cb2:	fb01 f303 	mul.w	r3, r1, r3
 8002cb6:	4413      	add	r3, r2
 8002cb8:	3338      	adds	r3, #56	; 0x38
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f8c7 3055 	str.w	r3, [r7, #85]	; 0x55
	res.speedFiltered = rStabState[rState.contourSelected].speedFiltered;
 8002cc0:	4b26      	ldr	r3, [pc, #152]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002cc2:	785b      	ldrb	r3, [r3, #1]
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4a26      	ldr	r2, [pc, #152]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002cc8:	2358      	movs	r3, #88	; 0x58
 8002cca:	fb01 f303 	mul.w	r3, r1, r3
 8002cce:	4413      	add	r3, r2
 8002cd0:	333c      	adds	r3, #60	; 0x3c
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f8c7 3059 	str.w	r3, [r7, #89]	; 0x59
	res.posFiltered = rStabState[rState.contourSelected].posFiltered;
 8002cd8:	4b20      	ldr	r3, [pc, #128]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002cda:	785b      	ldrb	r3, [r3, #1]
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4a20      	ldr	r2, [pc, #128]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002ce0:	2358      	movs	r3, #88	; 0x58
 8002ce2:	fb01 f303 	mul.w	r3, r1, r3
 8002ce6:	4413      	add	r3, r2
 8002ce8:	3340      	adds	r3, #64	; 0x40
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f8c7 305d 	str.w	r3, [r7, #93]	; 0x5d

	res.pid_iValue = rStabState[rState.contourSelected].pid_iValue;
 8002cf0:	4b1a      	ldr	r3, [pc, #104]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002cf2:	785b      	ldrb	r3, [r3, #1]
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4a1a      	ldr	r2, [pc, #104]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002cf8:	2358      	movs	r3, #88	; 0x58
 8002cfa:	fb01 f303 	mul.w	r3, r1, r3
 8002cfe:	4413      	add	r3, r2
 8002d00:	3334      	adds	r3, #52	; 0x34
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f8c7 3061 	str.w	r3, [r7, #97]	; 0x61

	res.thrustersFiltered = rStabState[rState.contourSelected].thrustersFiltered;
 8002d08:	4b14      	ldr	r3, [pc, #80]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002d0a:	785b      	ldrb	r3, [r3, #1]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4a14      	ldr	r2, [pc, #80]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002d10:	2358      	movs	r3, #88	; 0x58
 8002d12:	fb01 f303 	mul.w	r3, r1, r3
 8002d16:	4413      	add	r3, r2
 8002d18:	334c      	adds	r3, #76	; 0x4c
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f8c7 3065 	str.w	r3, [r7, #101]	; 0x65
	res.outputSignal = rStabState[rState.contourSelected].outputSignal;
 8002d20:	4b0e      	ldr	r3, [pc, #56]	; (8002d5c <ShoreConfigResponse+0x1e4>)
 8002d22:	785b      	ldrb	r3, [r3, #1]
 8002d24:	4619      	mov	r1, r3
 8002d26:	4a0e      	ldr	r2, [pc, #56]	; (8002d60 <ShoreConfigResponse+0x1e8>)
 8002d28:	2358      	movs	r3, #88	; 0x58
 8002d2a:	fb01 f303 	mul.w	r3, r1, r3
 8002d2e:	4413      	add	r3, r2
 8002d30:	3350      	adds	r3, #80	; 0x50
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f8c7 3069 	str.w	r3, [r7, #105]	; 0x69

	memcpy((void*)responseBuf, (void*)&res, SHORE_CONFIG_RESPONSE_LENGTH);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f107 030c 	add.w	r3, r7, #12
 8002d40:	2263      	movs	r2, #99	; 0x63
 8002d42:	4619      	mov	r1, r3
 8002d44:	f00d fa14 	bl	8010170 <memcpy>

	AddCrc16Checksumm(responseBuf, SHORE_CONFIG_RESPONSE_LENGTH);
 8002d48:	2163      	movs	r1, #99	; 0x63
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7fe fded 	bl	800192a <AddCrc16Checksumm>
}
 8002d50:	bf00      	nop
 8002d52:	3770      	adds	r7, #112	; 0x70
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	20001dc8 	.word	0x20001dc8
 8002d5c:	20001d2c 	.word	0x20001d2c
 8002d60:	20002078 	.word	0x20002078

08002d64 <ShoreDirectResponse>:

void ShoreDirectResponse(uint8_t *responseBuf)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
	struct shoreResponseDirect_s res;

	res.number = 0xFF;
 8002d6c:	23ff      	movs	r3, #255	; 0xff
 8002d6e:	723b      	strb	r3, [r7, #8]
	res.connection = 0xAA;
 8002d70:	23aa      	movs	r3, #170	; 0xaa
 8002d72:	727b      	strb	r3, [r7, #9]
	res.current = 0xBB;
 8002d74:	23bb      	movs	r3, #187	; 0xbb
 8002d76:	817b      	strh	r3, [r7, #10]

    memcpy((void*)responseBuf, (void*)&res, SHORE_DIRECT_RESPONSE_LENGTH);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	f107 0308 	add.w	r3, r7, #8
 8002d80:	6818      	ldr	r0, [r3, #0]
 8002d82:	6010      	str	r0, [r2, #0]
 8002d84:	889b      	ldrh	r3, [r3, #4]
 8002d86:	8093      	strh	r3, [r2, #4]

    AddCrc16Checksumm(responseBuf, SHORE_DIRECT_RESPONSE_LENGTH);
 8002d88:	2106      	movs	r1, #6
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7fe fdcd 	bl	800192a <AddCrc16Checksumm>
}
 8002d90:	bf00      	nop
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <ImuReceive>:
	}
	return 0;
}

void ImuReceive(uint8_t *ReceiveBuf)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
	 // Check sync byte
	 if ((ReceiveBuf[0] != 0xFA)||(ReceiveBuf[1] != 0x01)||(ReceiveBuf[2] != 0x28)||(ReceiveBuf[3] != 0x00))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	2bfa      	cmp	r3, #250	; 0xfa
 8002da6:	d10e      	bne.n	8002dc6 <ImuReceive+0x2e>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3301      	adds	r3, #1
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d109      	bne.n	8002dc6 <ImuReceive+0x2e>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	3302      	adds	r3, #2
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	2b28      	cmp	r3, #40	; 0x28
 8002dba:	d104      	bne.n	8002dc6 <ImuReceive+0x2e>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3303      	adds	r3, #3
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d007      	beq.n	8002dd6 <ImuReceive+0x3e>
	 {
		 ++uartBus[IMU_UART].brokenRxCounter;
 8002dc6:	4b32      	ldr	r3, [pc, #200]	; (8002e90 <ImuReceive+0xf8>)
 8002dc8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002dcc:	3301      	adds	r3, #1
 8002dce:	4a30      	ldr	r2, [pc, #192]	; (8002e90 <ImuReceive+0xf8>)
 8002dd0:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
		 return;
 8002dd4:	e059      	b.n	8002e8a <ImuReceive+0xf2>
	 }

	 rSensors.crc = (ReceiveBuf[28] << 8) | ReceiveBuf[29];
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	331c      	adds	r3, #28
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	021b      	lsls	r3, r3, #8
 8002dde:	b21a      	sxth	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	331d      	adds	r3, #29
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	b21b      	sxth	r3, r3
 8002de8:	4313      	orrs	r3, r2
 8002dea:	b21b      	sxth	r3, r3
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	4b29      	ldr	r3, [pc, #164]	; (8002e94 <ImuReceive+0xfc>)
 8002df0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	 //crc length= IMU_RESPONSE_LENGTH - 1 sync byte - 2 bytes crc
	 uint16_t calculated_crc = calculateCRC(ReceiveBuf + 1, IMU_RESPONSE_LENGTH - 1 - 2);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3301      	adds	r3, #1
 8002df8:	211b      	movs	r1, #27
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 f84c 	bl	8002e98 <calculateCRC>
 8002e00:	4603      	mov	r3, r0
 8002e02:	81fb      	strh	r3, [r7, #14]
	 if (rSensors.crc != calculated_crc)
 8002e04:	4b23      	ldr	r3, [pc, #140]	; (8002e94 <ImuReceive+0xfc>)
 8002e06:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e0a:	89fa      	ldrh	r2, [r7, #14]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d007      	beq.n	8002e20 <ImuReceive+0x88>
	 {
		 ++uartBus[IMU_UART].brokenRxCounter;
 8002e10:	4b1f      	ldr	r3, [pc, #124]	; (8002e90 <ImuReceive+0xf8>)
 8002e12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002e16:	3301      	adds	r3, #1
 8002e18:	4a1d      	ldr	r2, [pc, #116]	; (8002e90 <ImuReceive+0xf8>)
 8002e1a:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
		 return;
 8002e1e:	e034      	b.n	8002e8a <ImuReceive+0xf2>
	 }



  	  memcpy(&rSensors.yaw, ReceiveBuf + 4, sizeof(rSensors.yaw));
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	3304      	adds	r3, #4
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	461a      	mov	r2, r3
 8002e28:	4b1a      	ldr	r3, [pc, #104]	; (8002e94 <ImuReceive+0xfc>)
 8002e2a:	609a      	str	r2, [r3, #8]
  	  memcpy(&rSensors.pitch, ReceiveBuf + 8, sizeof(rSensors.pitch));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3308      	adds	r3, #8
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	4b17      	ldr	r3, [pc, #92]	; (8002e94 <ImuReceive+0xfc>)
 8002e36:	605a      	str	r2, [r3, #4]
  	  memcpy(&rSensors.roll, ReceiveBuf + 12, sizeof(rSensors.roll));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	330c      	adds	r3, #12
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	4b14      	ldr	r3, [pc, #80]	; (8002e94 <ImuReceive+0xfc>)
 8002e42:	601a      	str	r2, [r3, #0]

  	  memcpy(&rSensors.rollSpeed, ReceiveBuf + 16, sizeof(rSensors.rollSpeed));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3310      	adds	r3, #16
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	4b11      	ldr	r3, [pc, #68]	; (8002e94 <ImuReceive+0xfc>)
 8002e4e:	61da      	str	r2, [r3, #28]
  	  memcpy(&rSensors.pitchSpeed, ReceiveBuf + 20, sizeof(rSensors.pitchSpeed));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3314      	adds	r3, #20
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	461a      	mov	r2, r3
 8002e58:	4b0e      	ldr	r3, [pc, #56]	; (8002e94 <ImuReceive+0xfc>)
 8002e5a:	621a      	str	r2, [r3, #32]
  	  memcpy(&rSensors.yawSpeed, ReceiveBuf + 24, sizeof(rSensors.yawSpeed));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3318      	adds	r3, #24
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	461a      	mov	r2, r3
 8002e64:	4b0b      	ldr	r3, [pc, #44]	; (8002e94 <ImuReceive+0xfc>)
 8002e66:	625a      	str	r2, [r3, #36]	; 0x24
//
//  	  memcpy(&rSensors.accelX, ReceiveBuf + 28, sizeof(rSensors.accelX));
//  	  memcpy(&rSensors.accelY, ReceiveBuf + 32, sizeof(rSensors.accelY));
//  	  memcpy(&rSensors.accelZ, ReceiveBuf + 36, sizeof(rSensors.accelZ));

    rSensors.LastTick = xTaskGetTickCount();
 8002e68:	f00b fa22 	bl	800e2b0 <xTaskGetTickCount>
 8002e6c:	ee07 0a90 	vmov	s15, r0
 8002e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e74:	4b07      	ldr	r3, [pc, #28]	; (8002e94 <ImuReceive+0xfc>)
 8002e76:	edc3 7a05 	vstr	s15, [r3, #20]


    ++uartBus[IMU_UART].successRxCounter;
 8002e7a:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <ImuReceive+0xf8>)
 8002e7c:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 8002e80:	3301      	adds	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	4b02      	ldr	r3, [pc, #8]	; (8002e90 <ImuReceive+0xf8>)
 8002e86:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
}
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	2000018c 	.word	0x2000018c
 8002e94:	20001dc8 	.word	0x20001dc8

08002e98 <calculateCRC>:

unsigned short calculateCRC(unsigned char data[], unsigned int length) {
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
    unsigned int i;
    unsigned short crc = 0;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	817b      	strh	r3, [r7, #10]
    for (i = 0; i < length; i++) {
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	e030      	b.n	8002f0e <calculateCRC+0x76>
        crc = (unsigned char)(crc >> 8) | (crc << 8);
 8002eac:	897b      	ldrh	r3, [r7, #10]
 8002eae:	0a1b      	lsrs	r3, r3, #8
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	b21a      	sxth	r2, r3
 8002eb6:	897b      	ldrh	r3, [r7, #10]
 8002eb8:	021b      	lsls	r3, r3, #8
 8002eba:	b21b      	sxth	r3, r3
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	b21b      	sxth	r3, r3
 8002ec0:	817b      	strh	r3, [r7, #10]
        crc ^= data[i];
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	897b      	ldrh	r3, [r7, #10]
 8002ece:	4053      	eors	r3, r2
 8002ed0:	817b      	strh	r3, [r7, #10]
        crc ^= (unsigned char)(crc & 0xff) >> 4;
 8002ed2:	897b      	ldrh	r3, [r7, #10]
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	091b      	lsrs	r3, r3, #4
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	897b      	ldrh	r3, [r7, #10]
 8002ede:	4053      	eors	r3, r2
 8002ee0:	817b      	strh	r3, [r7, #10]
        crc ^= crc << 12;
 8002ee2:	897b      	ldrh	r3, [r7, #10]
 8002ee4:	031b      	lsls	r3, r3, #12
 8002ee6:	b21a      	sxth	r2, r3
 8002ee8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002eec:	4053      	eors	r3, r2
 8002eee:	b21b      	sxth	r3, r3
 8002ef0:	817b      	strh	r3, [r7, #10]
        crc ^= (crc & 0x00ff) << 5;
 8002ef2:	897b      	ldrh	r3, [r7, #10]
 8002ef4:	015b      	lsls	r3, r3, #5
 8002ef6:	b21b      	sxth	r3, r3
 8002ef8:	f403 53ff 	and.w	r3, r3, #8160	; 0x1fe0
 8002efc:	b21a      	sxth	r2, r3
 8002efe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f02:	4053      	eors	r3, r2
 8002f04:	b21b      	sxth	r3, r3
 8002f06:	817b      	strh	r3, [r7, #10]
    for (i = 0; i < length; i++) {
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d3ca      	bcc.n	8002eac <calculateCRC+0x14>
    }
    return crc;
 8002f16:	897b      	ldrh	r3, [r7, #10]
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f2a:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <MX_DMA_Init+0x68>)
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	4a17      	ldr	r2, [pc, #92]	; (8002f8c <MX_DMA_Init+0x68>)
 8002f30:	f043 0301 	orr.w	r3, r3, #1
 8002f34:	6153      	str	r3, [r2, #20]
 8002f36:	4b15      	ldr	r3, [pc, #84]	; (8002f8c <MX_DMA_Init+0x68>)
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	607b      	str	r3, [r7, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8002f42:	2200      	movs	r2, #0
 8002f44:	2105      	movs	r1, #5
 8002f46:	200e      	movs	r0, #14
 8002f48:	f002 ffa0 	bl	8005e8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002f4c:	200e      	movs	r0, #14
 8002f4e:	f002 ffb9 	bl	8005ec4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8002f52:	2200      	movs	r2, #0
 8002f54:	2105      	movs	r1, #5
 8002f56:	200f      	movs	r0, #15
 8002f58:	f002 ff98 	bl	8005e8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002f5c:	200f      	movs	r0, #15
 8002f5e:	f002 ffb1 	bl	8005ec4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8002f62:	2200      	movs	r2, #0
 8002f64:	2105      	movs	r1, #5
 8002f66:	2010      	movs	r0, #16
 8002f68:	f002 ff90 	bl	8005e8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002f6c:	2010      	movs	r0, #16
 8002f6e:	f002 ffa9 	bl	8005ec4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8002f72:	2200      	movs	r2, #0
 8002f74:	2105      	movs	r1, #5
 8002f76:	2011      	movs	r0, #17
 8002f78:	f002 ff88 	bl	8005e8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002f7c:	2011      	movs	r0, #17
 8002f7e:	f002 ffa1 	bl	8005ec4 <HAL_NVIC_EnableIRQ>

}
 8002f82:	bf00      	nop
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40021000 	.word	0x40021000

08002f90 <flashReadSettings>:
	HAL_FLASHEx_Erase(&erase_conf, &page_error);
	HAL_FLASH_Lock();
}

void flashReadSettings(struct flashConfiguration_s *config)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b087      	sub	sp, #28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
	uint32_t *source_addr = (uint32_t *)CONFIG_PAGE_ADDR;
 8002f98:	4b0e      	ldr	r3, [pc, #56]	; (8002fd4 <flashReadSettings+0x44>)
 8002f9a:	617b      	str	r3, [r7, #20]
	uint32_t *dest_addr = (void *)config;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	613b      	str	r3, [r7, #16]

	for (uint16_t i = 0; i < SETTINGS_WORDS; ++i) {
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	81fb      	strh	r3, [r7, #14]
 8002fa4:	e00c      	b.n	8002fc0 <flashReadSettings+0x30>
		*dest_addr = *(__IO uint32_t*)source_addr;
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	601a      	str	r2, [r3, #0]
		source_addr++;
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	617b      	str	r3, [r7, #20]
		dest_addr++;
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	3304      	adds	r3, #4
 8002fb8:	613b      	str	r3, [r7, #16]
	for (uint16_t i = 0; i < SETTINGS_WORDS; ++i) {
 8002fba:	89fb      	ldrh	r3, [r7, #14]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	81fb      	strh	r3, [r7, #14]
 8002fc0:	89fb      	ldrh	r3, [r7, #14]
 8002fc2:	2b80      	cmp	r3, #128	; 0x80
 8002fc4:	d9ef      	bls.n	8002fa6 <flashReadSettings+0x16>
	}
}
 8002fc6:	bf00      	nop
 8002fc8:	bf00      	nop
 8002fca:	371c      	adds	r7, #28
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	0803f800 	.word	0x0803f800

08002fd8 <flashWriteSettings>:

void flashWriteSettings(struct flashConfiguration_s *config)
{
 8002fd8:	b5b0      	push	{r4, r5, r7, lr}
 8002fda:	b08a      	sub	sp, #40	; 0x28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
	// Write settings
	HAL_FLASH_Unlock();
 8002fe0:	f003 fa26 	bl	8006430 <HAL_FLASH_Unlock>

	// erase page
	FLASH_EraseInitTypeDef erase_conf;
	erase_conf.TypeErase = FLASH_TYPEERASE_PAGES; // erase only 1 page
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	613b      	str	r3, [r7, #16]
	erase_conf.PageAddress = (uint32_t)CONFIG_PAGE_ADDR;
 8002fe8:	4b17      	ldr	r3, [pc, #92]	; (8003048 <flashWriteSettings+0x70>)
 8002fea:	617b      	str	r3, [r7, #20]
	erase_conf.NbPages = 1;
 8002fec:	2301      	movs	r3, #1
 8002fee:	61bb      	str	r3, [r7, #24]

	uint32_t page_error;
	HAL_FLASHEx_Erase(&erase_conf, &page_error);
 8002ff0:	f107 020c 	add.w	r2, r7, #12
 8002ff4:	f107 0310 	add.w	r3, r7, #16
 8002ff8:	4611      	mov	r1, r2
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f003 fadc 	bl	80065b8 <HAL_FLASHEx_Erase>

	// write page
	uint32_t *source_addr = (void *)config;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t *dest_addr = (uint32_t *)CONFIG_PAGE_ADDR;
 8003004:	4b10      	ldr	r3, [pc, #64]	; (8003048 <flashWriteSettings+0x70>)
 8003006:	623b      	str	r3, [r7, #32]
	for (uint8_t i = 0; i < SETTINGS_WORDS; ++i) {
 8003008:	2300      	movs	r3, #0
 800300a:	77fb      	strb	r3, [r7, #31]
 800300c:	e013      	b.n	8003036 <flashWriteSettings+0x5e>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (uint32_t)dest_addr, *source_addr);
 800300e:	6a39      	ldr	r1, [r7, #32]
 8003010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2200      	movs	r2, #0
 8003016:	461c      	mov	r4, r3
 8003018:	4615      	mov	r5, r2
 800301a:	4622      	mov	r2, r4
 800301c:	462b      	mov	r3, r5
 800301e:	2002      	movs	r0, #2
 8003020:	f003 f996 	bl	8006350 <HAL_FLASH_Program>
		source_addr++;
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	3304      	adds	r3, #4
 8003028:	627b      	str	r3, [r7, #36]	; 0x24
		dest_addr++;
 800302a:	6a3b      	ldr	r3, [r7, #32]
 800302c:	3304      	adds	r3, #4
 800302e:	623b      	str	r3, [r7, #32]
	for (uint8_t i = 0; i < SETTINGS_WORDS; ++i) {
 8003030:	7ffb      	ldrb	r3, [r7, #31]
 8003032:	3301      	adds	r3, #1
 8003034:	77fb      	strb	r3, [r7, #31]
 8003036:	7ffb      	ldrb	r3, [r7, #31]
 8003038:	2b80      	cmp	r3, #128	; 0x80
 800303a:	d9e8      	bls.n	800300e <flashWriteSettings+0x36>
	}

	HAL_FLASH_Lock();
 800303c:	f003 fa1e 	bl	800647c <HAL_FLASH_Lock>
}
 8003040:	bf00      	nop
 8003042:	3728      	adds	r7, #40	; 0x28
 8003044:	46bd      	mov	sp, r7
 8003046:	bdb0      	pop	{r4, r5, r7, pc}
 8003048:	0803f800 	.word	0x0803f800

0800304c <flashFillStructure>:

void flashFillStructure(struct flashConfiguration_s *config)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
	config->writeFlag = 0xAA;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	22aa      	movs	r2, #170	; 0xaa
 8003058:	701a      	strb	r2, [r3, #0]

	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 800305a:	2300      	movs	r3, #0
 800305c:	73fb      	strb	r3, [r7, #15]
 800305e:	e143      	b.n	80032e8 <flashFillStructure+0x29c>
		config->stabConstants[i].pJoyUnitCast = rStabConstants[i].pJoyUnitCast;
 8003060:	7bfb      	ldrb	r3, [r7, #15]
 8003062:	7bfa      	ldrb	r2, [r7, #15]
 8003064:	49a6      	ldr	r1, [pc, #664]	; (8003300 <flashFillStructure+0x2b4>)
 8003066:	204c      	movs	r0, #76	; 0x4c
 8003068:	fb00 f303 	mul.w	r3, r0, r3
 800306c:	440b      	add	r3, r1
 800306e:	3304      	adds	r3, #4
 8003070:	6818      	ldr	r0, [r3, #0]
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	4613      	mov	r3, r2
 8003076:	011b      	lsls	r3, r3, #4
 8003078:	4413      	add	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	3301      	adds	r3, #1
 8003080:	4602      	mov	r2, r0
 8003082:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pSpeedDyn = rStabConstants[i].pSpeedDyn;
 8003084:	7bfb      	ldrb	r3, [r7, #15]
 8003086:	7bfa      	ldrb	r2, [r7, #15]
 8003088:	499d      	ldr	r1, [pc, #628]	; (8003300 <flashFillStructure+0x2b4>)
 800308a:	204c      	movs	r0, #76	; 0x4c
 800308c:	fb00 f303 	mul.w	r3, r0, r3
 8003090:	440b      	add	r3, r1
 8003092:	3308      	adds	r3, #8
 8003094:	6818      	ldr	r0, [r3, #0]
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	4613      	mov	r3, r2
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	4413      	add	r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	3305      	adds	r3, #5
 80030a4:	4602      	mov	r2, r0
 80030a6:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pErrGain = rStabConstants[i].pErrGain;
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	7bfa      	ldrb	r2, [r7, #15]
 80030ac:	4994      	ldr	r1, [pc, #592]	; (8003300 <flashFillStructure+0x2b4>)
 80030ae:	204c      	movs	r0, #76	; 0x4c
 80030b0:	fb00 f303 	mul.w	r3, r0, r3
 80030b4:	440b      	add	r3, r1
 80030b6:	330c      	adds	r3, #12
 80030b8:	6818      	ldr	r0, [r3, #0]
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	4613      	mov	r3, r2
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	4413      	add	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	440b      	add	r3, r1
 80030c6:	3308      	adds	r3, #8
 80030c8:	3301      	adds	r3, #1
 80030ca:	4602      	mov	r2, r0
 80030cc:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_T1 = rStabConstants[i].aFilter[POS_FILTER].T;
 80030ce:	7bfb      	ldrb	r3, [r7, #15]
 80030d0:	7bfa      	ldrb	r2, [r7, #15]
 80030d2:	498b      	ldr	r1, [pc, #556]	; (8003300 <flashFillStructure+0x2b4>)
 80030d4:	204c      	movs	r0, #76	; 0x4c
 80030d6:	fb00 f303 	mul.w	r3, r0, r3
 80030da:	440b      	add	r3, r1
 80030dc:	3310      	adds	r3, #16
 80030de:	6818      	ldr	r0, [r3, #0]
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	4413      	add	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	3308      	adds	r3, #8
 80030ee:	3305      	adds	r3, #5
 80030f0:	4602      	mov	r2, r0
 80030f2:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_T2 = rStabConstants[i].aFilter[SPEED_FILTER].T;
 80030f4:	7bfb      	ldrb	r3, [r7, #15]
 80030f6:	7bfa      	ldrb	r2, [r7, #15]
 80030f8:	4981      	ldr	r1, [pc, #516]	; (8003300 <flashFillStructure+0x2b4>)
 80030fa:	204c      	movs	r0, #76	; 0x4c
 80030fc:	fb00 f303 	mul.w	r3, r0, r3
 8003100:	440b      	add	r3, r1
 8003102:	3318      	adds	r3, #24
 8003104:	6818      	ldr	r0, [r3, #0]
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	011b      	lsls	r3, r3, #4
 800310c:	4413      	add	r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	440b      	add	r3, r1
 8003112:	3310      	adds	r3, #16
 8003114:	3301      	adds	r3, #1
 8003116:	4602      	mov	r2, r0
 8003118:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_K1 = rStabConstants[i].aFilter[POS_FILTER].K;
 800311a:	7bfb      	ldrb	r3, [r7, #15]
 800311c:	7bfa      	ldrb	r2, [r7, #15]
 800311e:	4978      	ldr	r1, [pc, #480]	; (8003300 <flashFillStructure+0x2b4>)
 8003120:	204c      	movs	r0, #76	; 0x4c
 8003122:	fb00 f303 	mul.w	r3, r0, r3
 8003126:	440b      	add	r3, r1
 8003128:	3314      	adds	r3, #20
 800312a:	6818      	ldr	r0, [r3, #0]
 800312c:	6879      	ldr	r1, [r7, #4]
 800312e:	4613      	mov	r3, r2
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	4413      	add	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	3310      	adds	r3, #16
 800313a:	3305      	adds	r3, #5
 800313c:	4602      	mov	r2, r0
 800313e:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_K2 = rStabConstants[i].aFilter[SPEED_FILTER].K;
 8003140:	7bfb      	ldrb	r3, [r7, #15]
 8003142:	7bfa      	ldrb	r2, [r7, #15]
 8003144:	496e      	ldr	r1, [pc, #440]	; (8003300 <flashFillStructure+0x2b4>)
 8003146:	204c      	movs	r0, #76	; 0x4c
 8003148:	fb00 f303 	mul.w	r3, r0, r3
 800314c:	440b      	add	r3, r1
 800314e:	331c      	adds	r3, #28
 8003150:	6818      	ldr	r0, [r3, #0]
 8003152:	6879      	ldr	r1, [r7, #4]
 8003154:	4613      	mov	r3, r2
 8003156:	011b      	lsls	r3, r3, #4
 8003158:	4413      	add	r3, r2
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	3318      	adds	r3, #24
 8003160:	3301      	adds	r3, #1
 8003162:	4602      	mov	r2, r0
 8003164:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pid_pGain = rStabConstants[i].pid.pGain;
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	7bfa      	ldrb	r2, [r7, #15]
 800316a:	4965      	ldr	r1, [pc, #404]	; (8003300 <flashFillStructure+0x2b4>)
 800316c:	204c      	movs	r0, #76	; 0x4c
 800316e:	fb00 f303 	mul.w	r3, r0, r3
 8003172:	440b      	add	r3, r1
 8003174:	3328      	adds	r3, #40	; 0x28
 8003176:	6818      	ldr	r0, [r3, #0]
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	4613      	mov	r3, r2
 800317c:	011b      	lsls	r3, r3, #4
 800317e:	4413      	add	r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	440b      	add	r3, r1
 8003184:	3318      	adds	r3, #24
 8003186:	3305      	adds	r3, #5
 8003188:	4602      	mov	r2, r0
 800318a:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pid_iGain = rStabConstants[i].pid.iGain;
 800318c:	7bfb      	ldrb	r3, [r7, #15]
 800318e:	7bfa      	ldrb	r2, [r7, #15]
 8003190:	495b      	ldr	r1, [pc, #364]	; (8003300 <flashFillStructure+0x2b4>)
 8003192:	204c      	movs	r0, #76	; 0x4c
 8003194:	fb00 f303 	mul.w	r3, r0, r3
 8003198:	440b      	add	r3, r1
 800319a:	332c      	adds	r3, #44	; 0x2c
 800319c:	6818      	ldr	r0, [r3, #0]
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	4613      	mov	r3, r2
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	4413      	add	r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	3320      	adds	r3, #32
 80031ac:	3301      	adds	r3, #1
 80031ae:	4602      	mov	r2, r0
 80031b0:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pid_iMax = rStabConstants[i].pid.iMax;
 80031b2:	7bfb      	ldrb	r3, [r7, #15]
 80031b4:	7bfa      	ldrb	r2, [r7, #15]
 80031b6:	4952      	ldr	r1, [pc, #328]	; (8003300 <flashFillStructure+0x2b4>)
 80031b8:	204c      	movs	r0, #76	; 0x4c
 80031ba:	fb00 f303 	mul.w	r3, r0, r3
 80031be:	440b      	add	r3, r1
 80031c0:	3330      	adds	r3, #48	; 0x30
 80031c2:	6818      	ldr	r0, [r3, #0]
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	4413      	add	r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	3320      	adds	r3, #32
 80031d2:	3305      	adds	r3, #5
 80031d4:	4602      	mov	r2, r0
 80031d6:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pid_iMin = rStabConstants[i].pid.iMin;
 80031d8:	7bfb      	ldrb	r3, [r7, #15]
 80031da:	7bfa      	ldrb	r2, [r7, #15]
 80031dc:	4948      	ldr	r1, [pc, #288]	; (8003300 <flashFillStructure+0x2b4>)
 80031de:	204c      	movs	r0, #76	; 0x4c
 80031e0:	fb00 f303 	mul.w	r3, r0, r3
 80031e4:	440b      	add	r3, r1
 80031e6:	3334      	adds	r3, #52	; 0x34
 80031e8:	6818      	ldr	r0, [r3, #0]
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	011b      	lsls	r3, r3, #4
 80031f0:	4413      	add	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	3328      	adds	r3, #40	; 0x28
 80031f8:	3301      	adds	r3, #1
 80031fa:	4602      	mov	r2, r0
 80031fc:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pThrustersMin = rStabConstants[i].pThrustersMin;
 80031fe:	7bfb      	ldrb	r3, [r7, #15]
 8003200:	7bfa      	ldrb	r2, [r7, #15]
 8003202:	493f      	ldr	r1, [pc, #252]	; (8003300 <flashFillStructure+0x2b4>)
 8003204:	204c      	movs	r0, #76	; 0x4c
 8003206:	fb00 f303 	mul.w	r3, r0, r3
 800320a:	440b      	add	r3, r1
 800320c:	3338      	adds	r3, #56	; 0x38
 800320e:	6818      	ldr	r0, [r3, #0]
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	011b      	lsls	r3, r3, #4
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	3328      	adds	r3, #40	; 0x28
 800321e:	3305      	adds	r3, #5
 8003220:	4602      	mov	r2, r0
 8003222:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].pThrustersMax = rStabConstants[i].pThrustersMax;
 8003224:	7bfb      	ldrb	r3, [r7, #15]
 8003226:	7bfa      	ldrb	r2, [r7, #15]
 8003228:	4935      	ldr	r1, [pc, #212]	; (8003300 <flashFillStructure+0x2b4>)
 800322a:	204c      	movs	r0, #76	; 0x4c
 800322c:	fb00 f303 	mul.w	r3, r0, r3
 8003230:	440b      	add	r3, r1
 8003232:	333c      	adds	r3, #60	; 0x3c
 8003234:	6818      	ldr	r0, [r3, #0]
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	4413      	add	r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	3330      	adds	r3, #48	; 0x30
 8003244:	3301      	adds	r3, #1
 8003246:	4602      	mov	r2, r0
 8003248:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_thrusters_T = rStabConstants[i].aFilter[THRUSTERS_FILTER].T;
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	7bfa      	ldrb	r2, [r7, #15]
 800324e:	492c      	ldr	r1, [pc, #176]	; (8003300 <flashFillStructure+0x2b4>)
 8003250:	204c      	movs	r0, #76	; 0x4c
 8003252:	fb00 f303 	mul.w	r3, r0, r3
 8003256:	440b      	add	r3, r1
 8003258:	3320      	adds	r3, #32
 800325a:	6818      	ldr	r0, [r3, #0]
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	4613      	mov	r3, r2
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	4413      	add	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	440b      	add	r3, r1
 8003268:	3330      	adds	r3, #48	; 0x30
 800326a:	3305      	adds	r3, #5
 800326c:	4602      	mov	r2, r0
 800326e:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].aFilter_thrusters_K = rStabConstants[i].aFilter[THRUSTERS_FILTER].K;
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	7bfa      	ldrb	r2, [r7, #15]
 8003274:	4922      	ldr	r1, [pc, #136]	; (8003300 <flashFillStructure+0x2b4>)
 8003276:	204c      	movs	r0, #76	; 0x4c
 8003278:	fb00 f303 	mul.w	r3, r0, r3
 800327c:	440b      	add	r3, r1
 800327e:	3324      	adds	r3, #36	; 0x24
 8003280:	6818      	ldr	r0, [r3, #0]
 8003282:	6879      	ldr	r1, [r7, #4]
 8003284:	4613      	mov	r3, r2
 8003286:	011b      	lsls	r3, r3, #4
 8003288:	4413      	add	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	440b      	add	r3, r1
 800328e:	3338      	adds	r3, #56	; 0x38
 8003290:	3301      	adds	r3, #1
 8003292:	4602      	mov	r2, r0
 8003294:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].sOutSummatorMax = rStabConstants[i].sOutSummatorMax;
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	7bfa      	ldrb	r2, [r7, #15]
 800329a:	4919      	ldr	r1, [pc, #100]	; (8003300 <flashFillStructure+0x2b4>)
 800329c:	204c      	movs	r0, #76	; 0x4c
 800329e:	fb00 f303 	mul.w	r3, r0, r3
 80032a2:	440b      	add	r3, r1
 80032a4:	3344      	adds	r3, #68	; 0x44
 80032a6:	6818      	ldr	r0, [r3, #0]
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	4613      	mov	r3, r2
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	4413      	add	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	440b      	add	r3, r1
 80032b4:	3338      	adds	r3, #56	; 0x38
 80032b6:	3305      	adds	r3, #5
 80032b8:	4602      	mov	r2, r0
 80032ba:	601a      	str	r2, [r3, #0]
		config->stabConstants[i].sOutSummatorMin = rStabConstants[i].sOutSummatorMin;
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	7bfa      	ldrb	r2, [r7, #15]
 80032c0:	490f      	ldr	r1, [pc, #60]	; (8003300 <flashFillStructure+0x2b4>)
 80032c2:	204c      	movs	r0, #76	; 0x4c
 80032c4:	fb00 f303 	mul.w	r3, r0, r3
 80032c8:	440b      	add	r3, r1
 80032ca:	3348      	adds	r3, #72	; 0x48
 80032cc:	6818      	ldr	r0, [r3, #0]
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	4613      	mov	r3, r2
 80032d2:	011b      	lsls	r3, r3, #4
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	3340      	adds	r3, #64	; 0x40
 80032dc:	3301      	adds	r3, #1
 80032de:	4602      	mov	r2, r0
 80032e0:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	3301      	adds	r3, #1
 80032e6:	73fb      	strb	r3, [r7, #15]
 80032e8:	7bfb      	ldrb	r3, [r7, #15]
 80032ea:	2b05      	cmp	r3, #5
 80032ec:	f67f aeb8 	bls.w	8003060 <flashFillStructure+0x14>
//		config->thrusters[i].kBackward = rThrusters[i].kBackward;
//		config->thrusters[i].sForward = rThrusters[i].sForward;
//		config->thrusters[i].sBackward = rThrusters[i].sBackward;
//		config->thrusters[i].inverse = rThrusters[i].inverse;
//	}
}
 80032f0:	bf00      	nop
 80032f2:	bf00      	nop
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	20001eb0 	.word	0x20001eb0

08003304 <flashReadStructure>:

void flashReadStructure(struct flashConfiguration_s *config)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 800330c:	2300      	movs	r3, #0
 800330e:	73fb      	strb	r3, [r7, #15]
 8003310:	e132      	b.n	8003578 <flashReadStructure+0x274>
		rStabConstants[i].pJoyUnitCast = config->stabConstants[i].pJoyUnitCast;
 8003312:	7bfa      	ldrb	r2, [r7, #15]
 8003314:	7bf9      	ldrb	r1, [r7, #15]
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	4613      	mov	r3, r2
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	4413      	add	r3, r2
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	4403      	add	r3, r0
 8003322:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003326:	489f      	ldr	r0, [pc, #636]	; (80035a4 <flashReadStructure+0x2a0>)
 8003328:	224c      	movs	r2, #76	; 0x4c
 800332a:	fb01 f202 	mul.w	r2, r1, r2
 800332e:	4402      	add	r2, r0
 8003330:	3204      	adds	r2, #4
 8003332:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pSpeedDyn = config->stabConstants[i].pSpeedDyn;
 8003334:	7bfa      	ldrb	r2, [r7, #15]
 8003336:	7bf9      	ldrb	r1, [r7, #15]
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	011b      	lsls	r3, r3, #4
 800333e:	4413      	add	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4403      	add	r3, r0
 8003344:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003348:	4896      	ldr	r0, [pc, #600]	; (80035a4 <flashReadStructure+0x2a0>)
 800334a:	224c      	movs	r2, #76	; 0x4c
 800334c:	fb01 f202 	mul.w	r2, r1, r2
 8003350:	4402      	add	r2, r0
 8003352:	3208      	adds	r2, #8
 8003354:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pErrGain = config->stabConstants[i].pErrGain;
 8003356:	7bfa      	ldrb	r2, [r7, #15]
 8003358:	7bf9      	ldrb	r1, [r7, #15]
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	4613      	mov	r3, r2
 800335e:	011b      	lsls	r3, r3, #4
 8003360:	4413      	add	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4403      	add	r3, r0
 8003366:	3308      	adds	r3, #8
 8003368:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800336c:	488d      	ldr	r0, [pc, #564]	; (80035a4 <flashReadStructure+0x2a0>)
 800336e:	224c      	movs	r2, #76	; 0x4c
 8003370:	fb01 f202 	mul.w	r2, r1, r2
 8003374:	4402      	add	r2, r0
 8003376:	320c      	adds	r2, #12
 8003378:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[POS_FILTER].T = config->stabConstants[i].aFilter_T1;
 800337a:	7bfa      	ldrb	r2, [r7, #15]
 800337c:	7bf9      	ldrb	r1, [r7, #15]
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	4613      	mov	r3, r2
 8003382:	011b      	lsls	r3, r3, #4
 8003384:	4413      	add	r3, r2
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4403      	add	r3, r0
 800338a:	3308      	adds	r3, #8
 800338c:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003390:	4884      	ldr	r0, [pc, #528]	; (80035a4 <flashReadStructure+0x2a0>)
 8003392:	224c      	movs	r2, #76	; 0x4c
 8003394:	fb01 f202 	mul.w	r2, r1, r2
 8003398:	4402      	add	r2, r0
 800339a:	3210      	adds	r2, #16
 800339c:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[SPEED_FILTER].T = config->stabConstants[i].aFilter_T2;
 800339e:	7bfa      	ldrb	r2, [r7, #15]
 80033a0:	7bf9      	ldrb	r1, [r7, #15]
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4403      	add	r3, r0
 80033ae:	3310      	adds	r3, #16
 80033b0:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80033b4:	487b      	ldr	r0, [pc, #492]	; (80035a4 <flashReadStructure+0x2a0>)
 80033b6:	224c      	movs	r2, #76	; 0x4c
 80033b8:	fb01 f202 	mul.w	r2, r1, r2
 80033bc:	4402      	add	r2, r0
 80033be:	3218      	adds	r2, #24
 80033c0:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[POS_FILTER].K = config->stabConstants[i].aFilter_K1;
 80033c2:	7bfa      	ldrb	r2, [r7, #15]
 80033c4:	7bf9      	ldrb	r1, [r7, #15]
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	4613      	mov	r3, r2
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	4413      	add	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	4403      	add	r3, r0
 80033d2:	3310      	adds	r3, #16
 80033d4:	f8d3 3005 	ldr.w	r3, [r3, #5]
 80033d8:	4872      	ldr	r0, [pc, #456]	; (80035a4 <flashReadStructure+0x2a0>)
 80033da:	224c      	movs	r2, #76	; 0x4c
 80033dc:	fb01 f202 	mul.w	r2, r1, r2
 80033e0:	4402      	add	r2, r0
 80033e2:	3214      	adds	r2, #20
 80033e4:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[SPEED_FILTER].K = config->stabConstants[i].aFilter_K2;
 80033e6:	7bfa      	ldrb	r2, [r7, #15]
 80033e8:	7bf9      	ldrb	r1, [r7, #15]
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	4613      	mov	r3, r2
 80033ee:	011b      	lsls	r3, r3, #4
 80033f0:	4413      	add	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4403      	add	r3, r0
 80033f6:	3318      	adds	r3, #24
 80033f8:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80033fc:	4869      	ldr	r0, [pc, #420]	; (80035a4 <flashReadStructure+0x2a0>)
 80033fe:	224c      	movs	r2, #76	; 0x4c
 8003400:	fb01 f202 	mul.w	r2, r1, r2
 8003404:	4402      	add	r2, r0
 8003406:	321c      	adds	r2, #28
 8003408:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pid.pGain = config->stabConstants[i].pid_pGain;
 800340a:	7bfa      	ldrb	r2, [r7, #15]
 800340c:	7bf9      	ldrb	r1, [r7, #15]
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	4613      	mov	r3, r2
 8003412:	011b      	lsls	r3, r3, #4
 8003414:	4413      	add	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4403      	add	r3, r0
 800341a:	3318      	adds	r3, #24
 800341c:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003420:	4860      	ldr	r0, [pc, #384]	; (80035a4 <flashReadStructure+0x2a0>)
 8003422:	224c      	movs	r2, #76	; 0x4c
 8003424:	fb01 f202 	mul.w	r2, r1, r2
 8003428:	4402      	add	r2, r0
 800342a:	3228      	adds	r2, #40	; 0x28
 800342c:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pid.iGain = config->stabConstants[i].pid_iGain;
 800342e:	7bfa      	ldrb	r2, [r7, #15]
 8003430:	7bf9      	ldrb	r1, [r7, #15]
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	4413      	add	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4403      	add	r3, r0
 800343e:	3320      	adds	r3, #32
 8003440:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003444:	4857      	ldr	r0, [pc, #348]	; (80035a4 <flashReadStructure+0x2a0>)
 8003446:	224c      	movs	r2, #76	; 0x4c
 8003448:	fb01 f202 	mul.w	r2, r1, r2
 800344c:	4402      	add	r2, r0
 800344e:	322c      	adds	r2, #44	; 0x2c
 8003450:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pid.iMax = config->stabConstants[i].pid_iMax;
 8003452:	7bfa      	ldrb	r2, [r7, #15]
 8003454:	7bf9      	ldrb	r1, [r7, #15]
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	4413      	add	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	4403      	add	r3, r0
 8003462:	3320      	adds	r3, #32
 8003464:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003468:	484e      	ldr	r0, [pc, #312]	; (80035a4 <flashReadStructure+0x2a0>)
 800346a:	224c      	movs	r2, #76	; 0x4c
 800346c:	fb01 f202 	mul.w	r2, r1, r2
 8003470:	4402      	add	r2, r0
 8003472:	3230      	adds	r2, #48	; 0x30
 8003474:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pid.iMin = config->stabConstants[i].pid_iMin;
 8003476:	7bfa      	ldrb	r2, [r7, #15]
 8003478:	7bf9      	ldrb	r1, [r7, #15]
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	4413      	add	r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4403      	add	r3, r0
 8003486:	3328      	adds	r3, #40	; 0x28
 8003488:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800348c:	4845      	ldr	r0, [pc, #276]	; (80035a4 <flashReadStructure+0x2a0>)
 800348e:	224c      	movs	r2, #76	; 0x4c
 8003490:	fb01 f202 	mul.w	r2, r1, r2
 8003494:	4402      	add	r2, r0
 8003496:	3234      	adds	r2, #52	; 0x34
 8003498:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pThrustersMin = config->stabConstants[i].pThrustersMin;
 800349a:	7bfa      	ldrb	r2, [r7, #15]
 800349c:	7bf9      	ldrb	r1, [r7, #15]
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	4613      	mov	r3, r2
 80034a2:	011b      	lsls	r3, r3, #4
 80034a4:	4413      	add	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4403      	add	r3, r0
 80034aa:	3328      	adds	r3, #40	; 0x28
 80034ac:	f8d3 3005 	ldr.w	r3, [r3, #5]
 80034b0:	483c      	ldr	r0, [pc, #240]	; (80035a4 <flashReadStructure+0x2a0>)
 80034b2:	224c      	movs	r2, #76	; 0x4c
 80034b4:	fb01 f202 	mul.w	r2, r1, r2
 80034b8:	4402      	add	r2, r0
 80034ba:	3238      	adds	r2, #56	; 0x38
 80034bc:	6013      	str	r3, [r2, #0]
		rStabConstants[i].pThrustersMax = config->stabConstants[i].pThrustersMax;
 80034be:	7bfa      	ldrb	r2, [r7, #15]
 80034c0:	7bf9      	ldrb	r1, [r7, #15]
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	4413      	add	r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	4403      	add	r3, r0
 80034ce:	3330      	adds	r3, #48	; 0x30
 80034d0:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80034d4:	4833      	ldr	r0, [pc, #204]	; (80035a4 <flashReadStructure+0x2a0>)
 80034d6:	224c      	movs	r2, #76	; 0x4c
 80034d8:	fb01 f202 	mul.w	r2, r1, r2
 80034dc:	4402      	add	r2, r0
 80034de:	323c      	adds	r2, #60	; 0x3c
 80034e0:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[THRUSTERS_FILTER].T = config->stabConstants[i].aFilter_thrusters_T;
 80034e2:	7bfa      	ldrb	r2, [r7, #15]
 80034e4:	7bf9      	ldrb	r1, [r7, #15]
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	4613      	mov	r3, r2
 80034ea:	011b      	lsls	r3, r3, #4
 80034ec:	4413      	add	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4403      	add	r3, r0
 80034f2:	3330      	adds	r3, #48	; 0x30
 80034f4:	f8d3 3005 	ldr.w	r3, [r3, #5]
 80034f8:	482a      	ldr	r0, [pc, #168]	; (80035a4 <flashReadStructure+0x2a0>)
 80034fa:	224c      	movs	r2, #76	; 0x4c
 80034fc:	fb01 f202 	mul.w	r2, r1, r2
 8003500:	4402      	add	r2, r0
 8003502:	3220      	adds	r2, #32
 8003504:	6013      	str	r3, [r2, #0]
		rStabConstants[i].aFilter[THRUSTERS_FILTER].K = config->stabConstants[i].aFilter_thrusters_K;
 8003506:	7bfa      	ldrb	r2, [r7, #15]
 8003508:	7bf9      	ldrb	r1, [r7, #15]
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	4613      	mov	r3, r2
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	4413      	add	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4403      	add	r3, r0
 8003516:	3338      	adds	r3, #56	; 0x38
 8003518:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800351c:	4821      	ldr	r0, [pc, #132]	; (80035a4 <flashReadStructure+0x2a0>)
 800351e:	224c      	movs	r2, #76	; 0x4c
 8003520:	fb01 f202 	mul.w	r2, r1, r2
 8003524:	4402      	add	r2, r0
 8003526:	3224      	adds	r2, #36	; 0x24
 8003528:	6013      	str	r3, [r2, #0]
		rStabConstants[i].sOutSummatorMax = config->stabConstants[i].sOutSummatorMax;
 800352a:	7bfa      	ldrb	r2, [r7, #15]
 800352c:	7bf9      	ldrb	r1, [r7, #15]
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	4413      	add	r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	4403      	add	r3, r0
 800353a:	3338      	adds	r3, #56	; 0x38
 800353c:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8003540:	4818      	ldr	r0, [pc, #96]	; (80035a4 <flashReadStructure+0x2a0>)
 8003542:	224c      	movs	r2, #76	; 0x4c
 8003544:	fb01 f202 	mul.w	r2, r1, r2
 8003548:	4402      	add	r2, r0
 800354a:	3244      	adds	r2, #68	; 0x44
 800354c:	6013      	str	r3, [r2, #0]
		rStabConstants[i].sOutSummatorMin = config->stabConstants[i].sOutSummatorMin;
 800354e:	7bfa      	ldrb	r2, [r7, #15]
 8003550:	7bf9      	ldrb	r1, [r7, #15]
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	4413      	add	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4403      	add	r3, r0
 800355e:	3340      	adds	r3, #64	; 0x40
 8003560:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003564:	480f      	ldr	r0, [pc, #60]	; (80035a4 <flashReadStructure+0x2a0>)
 8003566:	224c      	movs	r2, #76	; 0x4c
 8003568:	fb01 f202 	mul.w	r2, r1, r2
 800356c:	4402      	add	r2, r0
 800356e:	3248      	adds	r2, #72	; 0x48
 8003570:	6013      	str	r3, [r2, #0]
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8003572:	7bfb      	ldrb	r3, [r7, #15]
 8003574:	3301      	adds	r3, #1
 8003576:	73fb      	strb	r3, [r7, #15]
 8003578:	7bfb      	ldrb	r3, [r7, #15]
 800357a:	2b05      	cmp	r3, #5
 800357c:	f67f aec9 	bls.w	8003312 <flashReadStructure+0xe>
//		rThrusters[i].sForward = config->thrusters[i].sForward;
//		rThrusters[i].sBackward = config->thrusters[i].sBackward;
//		rThrusters[i].inverse = config->thrusters[i].inverse;
//	}

	if(config->writeFlag == 0xAA) {
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	2baa      	cmp	r3, #170	; 0xaa
 8003586:	d103      	bne.n	8003590 <flashReadStructure+0x28c>
		rState.flash = true;
 8003588:	4b07      	ldr	r3, [pc, #28]	; (80035a8 <flashReadStructure+0x2a4>)
 800358a:	2201      	movs	r2, #1
 800358c:	709a      	strb	r2, [r3, #2]
	}
	else {
		rState.flash = false;
	}
}
 800358e:	e002      	b.n	8003596 <flashReadStructure+0x292>
		rState.flash = false;
 8003590:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <flashReadStructure+0x2a4>)
 8003592:	2200      	movs	r2, #0
 8003594:	709a      	strb	r2, [r3, #2]
}
 8003596:	bf00      	nop
 8003598:	3714      	adds	r7, #20
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	20001eb0 	.word	0x20001eb0
 80035a8:	20001d2c 	.word	0x20001d2c

080035ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4a07      	ldr	r2, [pc, #28]	; (80035d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80035bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	4a06      	ldr	r2, [pc, #24]	; (80035dc <vApplicationGetIdleTaskMemory+0x30>)
 80035c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2280      	movs	r2, #128	; 0x80
 80035c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80035ca:	bf00      	nop
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	200015cc 	.word	0x200015cc
 80035dc:	2000167c 	.word	0x2000167c

080035e0 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	4a07      	ldr	r2, [pc, #28]	; (800360c <vApplicationGetTimerTaskMemory+0x2c>)
 80035f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	4a06      	ldr	r2, [pc, #24]	; (8003610 <vApplicationGetTimerTaskMemory+0x30>)
 80035f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80035fe:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8003600:	bf00      	nop
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr
 800360c:	2000187c 	.word	0x2000187c
 8003610:	2000192c 	.word	0x2000192c

08003614 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003614:	b5b0      	push	{r4, r5, r7, lr}
 8003616:	b0bc      	sub	sp, #240	; 0xf0
 8003618:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
    uartBusesInit();
 800361a:	f7fe fb57 	bl	8001ccc <uartBusesInit>
    i2cBusesInit();
 800361e:	f7fe fc53 	bl	8001ec8 <i2cBusesInit>
    variableInit();
 8003622:	f7fe faad 	bl	8001b80 <variableInit>
    stabilizationInit();
 8003626:	f000 fe8f 	bl	8004348 <stabilizationInit>


  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of mutData */
  osMutexStaticDef(mutData, &mutDataControlBlock);
 800362a:	2300      	movs	r3, #0
 800362c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003630:	4b76      	ldr	r3, [pc, #472]	; (800380c <MX_FREERTOS_Init+0x1f8>)
 8003632:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  mutDataHandle = osMutexCreate(osMutex(mutData));
 8003636:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800363a:	4618      	mov	r0, r3
 800363c:	f009 fb56 	bl	800ccec <osMutexCreate>
 8003640:	4603      	mov	r3, r0
 8003642:	4a73      	ldr	r2, [pc, #460]	; (8003810 <MX_FREERTOS_Init+0x1fc>)
 8003644:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of tUartTimer */
  osTimerDef(tUartTimer, func_tUartTimer);
 8003646:	4b73      	ldr	r3, [pc, #460]	; (8003814 <MX_FREERTOS_Init+0x200>)
 8003648:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800364c:	2300      	movs	r3, #0
 800364e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  tUartTimerHandle = osTimerCreate(osTimer(tUartTimer), osTimerOnce, NULL);
 8003652:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003656:	2200      	movs	r2, #0
 8003658:	2100      	movs	r1, #0
 800365a:	4618      	mov	r0, r3
 800365c:	f009 fb12 	bl	800cc84 <osTimerCreate>
 8003660:	4603      	mov	r3, r0
 8003662:	4a6d      	ldr	r2, [pc, #436]	; (8003818 <MX_FREERTOS_Init+0x204>)
 8003664:	6013      	str	r3, [r2, #0]

  /* definition and creation of tTechCommTimer */
  osTimerDef(tTechCommTimer, tTechCommTimer_callback);
 8003666:	4b6d      	ldr	r3, [pc, #436]	; (800381c <MX_FREERTOS_Init+0x208>)
 8003668:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800366c:	2300      	movs	r3, #0
 800366e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  tTechCommTimerHandle = osTimerCreate(osTimer(tTechCommTimer), osTimerOnce, NULL);
 8003672:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003676:	2200      	movs	r2, #0
 8003678:	2100      	movs	r1, #0
 800367a:	4618      	mov	r0, r3
 800367c:	f009 fb02 	bl	800cc84 <osTimerCreate>
 8003680:	4603      	mov	r3, r0
 8003682:	4a67      	ldr	r2, [pc, #412]	; (8003820 <MX_FREERTOS_Init+0x20c>)
 8003684:	6013      	str	r3, [r2, #0]

  /* definition and creation of tSilence */
  osTimerDef(tSilence, tSilence_func);
 8003686:	4b67      	ldr	r3, [pc, #412]	; (8003824 <MX_FREERTOS_Init+0x210>)
 8003688:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800368c:	2300      	movs	r3, #0
 800368e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  tSilenceHandle = osTimerCreate(osTimer(tSilence), osTimerOnce, NULL);
 8003692:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003696:	2200      	movs	r2, #0
 8003698:	2100      	movs	r1, #0
 800369a:	4618      	mov	r0, r3
 800369c:	f009 faf2 	bl	800cc84 <osTimerCreate>
 80036a0:	4603      	mov	r3, r0
 80036a2:	4a61      	ldr	r2, [pc, #388]	; (8003828 <MX_FREERTOS_Init+0x214>)
 80036a4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  SilenceTimer = xTimerCreate("silence", DELAY_SILENCE/portTICK_RATE_MS, pdFALSE, 0, (TimerCallbackFunction_t) tSilence_func);
 80036a6:	4b5f      	ldr	r3, [pc, #380]	; (8003824 <MX_FREERTOS_Init+0x210>)
 80036a8:	9300      	str	r3, [sp, #0]
 80036aa:	2300      	movs	r3, #0
 80036ac:	2200      	movs	r2, #0
 80036ae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80036b2:	485e      	ldr	r0, [pc, #376]	; (800382c <MX_FREERTOS_Init+0x218>)
 80036b4:	f00b fbe0 	bl	800ee78 <xTimerCreate>
 80036b8:	4603      	mov	r3, r0
 80036ba:	4a5d      	ldr	r2, [pc, #372]	; (8003830 <MX_FREERTOS_Init+0x21c>)
 80036bc:	6013      	str	r3, [r2, #0]
  UARTTimer = xTimerCreate("timer", DELAY_TIMER_TASK/portTICK_RATE_MS, pdFALSE, 0, (TimerCallbackFunction_t) func_tUartTimer);
 80036be:	4b55      	ldr	r3, [pc, #340]	; (8003814 <MX_FREERTOS_Init+0x200>)
 80036c0:	9300      	str	r3, [sp, #0]
 80036c2:	2300      	movs	r3, #0
 80036c4:	2200      	movs	r2, #0
 80036c6:	211e      	movs	r1, #30
 80036c8:	485a      	ldr	r0, [pc, #360]	; (8003834 <MX_FREERTOS_Init+0x220>)
 80036ca:	f00b fbd5 	bl	800ee78 <xTimerCreate>
 80036ce:	4603      	mov	r3, r0
 80036d0:	4a59      	ldr	r2, [pc, #356]	; (8003838 <MX_FREERTOS_Init+0x224>)
 80036d2:	6013      	str	r3, [r2, #0]

  xTimerStart(SilenceTimer, 10);
 80036d4:	4b56      	ldr	r3, [pc, #344]	; (8003830 <MX_FREERTOS_Init+0x21c>)
 80036d6:	681c      	ldr	r4, [r3, #0]
 80036d8:	f00a fdea 	bl	800e2b0 <xTaskGetTickCount>
 80036dc:	4602      	mov	r2, r0
 80036de:	230a      	movs	r3, #10
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	2300      	movs	r3, #0
 80036e4:	2101      	movs	r1, #1
 80036e6:	4620      	mov	r0, r4
 80036e8:	f00b fc56 	bl	800ef98 <xTimerGenericCommand>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of tLedBlinkingTask */
  osThreadStaticDef(tLedBlinkingTask, func_tLedBlinkingTask, osPriorityLow, 0, 128, tLedBlinkingTaskBuffer, &tLedBlinkingTaskControlBlock);
 80036ec:	4b53      	ldr	r3, [pc, #332]	; (800383c <MX_FREERTOS_Init+0x228>)
 80036ee:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 80036f2:	461d      	mov	r5, r3
 80036f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80036fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tLedBlinkingTaskHandle = osThreadCreate(osThread(tLedBlinkingTask), NULL);
 8003700:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003704:	2100      	movs	r1, #0
 8003706:	4618      	mov	r0, r3
 8003708:	f009 fa5c 	bl	800cbc4 <osThreadCreate>
 800370c:	4603      	mov	r3, r0
 800370e:	4a4c      	ldr	r2, [pc, #304]	; (8003840 <MX_FREERTOS_Init+0x22c>)
 8003710:	6013      	str	r3, [r2, #0]

  /* definition and creation of tVmaCommTask */
  osThreadStaticDef(tVmaCommTask, func_tVmaCommTask, osPriorityNormal, 0, 128, tVmaCommTaskBuffer, &tVmaCommTaskControlBlock);
 8003712:	4b4c      	ldr	r3, [pc, #304]	; (8003844 <MX_FREERTOS_Init+0x230>)
 8003714:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8003718:	461d      	mov	r5, r3
 800371a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800371c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800371e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003722:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tVmaCommTaskHandle = osThreadCreate(osThread(tVmaCommTask), NULL);
 8003726:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800372a:	2100      	movs	r1, #0
 800372c:	4618      	mov	r0, r3
 800372e:	f009 fa49 	bl	800cbc4 <osThreadCreate>
 8003732:	4603      	mov	r3, r0
 8003734:	4a44      	ldr	r2, [pc, #272]	; (8003848 <MX_FREERTOS_Init+0x234>)
 8003736:	6013      	str	r3, [r2, #0]

  /* definition and creation of tImuCommTask */
  osThreadStaticDef(tImuCommTask, func_tImuCommTask, osPriorityNormal, 0, 128, tImuCommTaskBuffer, &tImuCommTaskControlBlock);
 8003738:	4b44      	ldr	r3, [pc, #272]	; (800384c <MX_FREERTOS_Init+0x238>)
 800373a:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800373e:	461d      	mov	r5, r3
 8003740:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003742:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003744:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003748:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tImuCommTaskHandle = osThreadCreate(osThread(tImuCommTask), NULL);
 800374c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003750:	2100      	movs	r1, #0
 8003752:	4618      	mov	r0, r3
 8003754:	f009 fa36 	bl	800cbc4 <osThreadCreate>
 8003758:	4603      	mov	r3, r0
 800375a:	4a3d      	ldr	r2, [pc, #244]	; (8003850 <MX_FREERTOS_Init+0x23c>)
 800375c:	6013      	str	r3, [r2, #0]

  /* definition and creation of tStabilizationTask */
  osThreadStaticDef(tStabilizationTask, func_tStabilizationTask, osPriorityIdle, 0, 128, tStabilizationTaskBuffer, &tStabilizationTaskControlBlock);
 800375e:	4b3d      	ldr	r3, [pc, #244]	; (8003854 <MX_FREERTOS_Init+0x240>)
 8003760:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8003764:	461d      	mov	r5, r3
 8003766:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003768:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800376a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800376e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tStabilizationTaskHandle = osThreadCreate(osThread(tStabilizationTask), NULL);
 8003772:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003776:	2100      	movs	r1, #0
 8003778:	4618      	mov	r0, r3
 800377a:	f009 fa23 	bl	800cbc4 <osThreadCreate>
 800377e:	4603      	mov	r3, r0
 8003780:	4a35      	ldr	r2, [pc, #212]	; (8003858 <MX_FREERTOS_Init+0x244>)
 8003782:	6013      	str	r3, [r2, #0]

  /* definition and creation of tDevCommTask */
  osThreadStaticDef(tDevCommTask, func_tDevCommTask, osPriorityIdle, 0, 128, tDevCommTaskBuffer, &tDevCommTaskControlBlock);
 8003784:	4b35      	ldr	r3, [pc, #212]	; (800385c <MX_FREERTOS_Init+0x248>)
 8003786:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800378a:	461d      	mov	r5, r3
 800378c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800378e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003790:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003794:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tDevCommTaskHandle = osThreadCreate(osThread(tDevCommTask), NULL);
 8003798:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800379c:	2100      	movs	r1, #0
 800379e:	4618      	mov	r0, r3
 80037a0:	f009 fa10 	bl	800cbc4 <osThreadCreate>
 80037a4:	4603      	mov	r3, r0
 80037a6:	4a2e      	ldr	r2, [pc, #184]	; (8003860 <MX_FREERTOS_Init+0x24c>)
 80037a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of tSensCommTask */
  osThreadStaticDef(tSensCommTask, func_tSensCommTask, osPriorityNormal, 0, 128, tSensCommTaskBuffer, &tSensCommTaskControlBlock);
 80037aa:	4b2e      	ldr	r3, [pc, #184]	; (8003864 <MX_FREERTOS_Init+0x250>)
 80037ac:	f107 0420 	add.w	r4, r7, #32
 80037b0:	461d      	mov	r5, r3
 80037b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tSensCommTaskHandle = osThreadCreate(osThread(tSensCommTask), NULL);
 80037be:	f107 0320 	add.w	r3, r7, #32
 80037c2:	2100      	movs	r1, #0
 80037c4:	4618      	mov	r0, r3
 80037c6:	f009 f9fd 	bl	800cbc4 <osThreadCreate>
 80037ca:	4603      	mov	r3, r0
 80037cc:	4a26      	ldr	r2, [pc, #152]	; (8003868 <MX_FREERTOS_Init+0x254>)
 80037ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of tPcCommTask */
  osThreadStaticDef(tPcCommTask, func_tPcCommTask, osPriorityHigh, 0, 128, tPcCommTaskBuffer, &tPcCommTaskControlBlock);
 80037d0:	4b26      	ldr	r3, [pc, #152]	; (800386c <MX_FREERTOS_Init+0x258>)
 80037d2:	1d3c      	adds	r4, r7, #4
 80037d4:	461d      	mov	r5, r3
 80037d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tPcCommTaskHandle = osThreadCreate(osThread(tPcCommTask), NULL);
 80037e2:	1d3b      	adds	r3, r7, #4
 80037e4:	2100      	movs	r1, #0
 80037e6:	4618      	mov	r0, r3
 80037e8:	f009 f9ec 	bl	800cbc4 <osThreadCreate>
 80037ec:	4603      	mov	r3, r0
 80037ee:	4a20      	ldr	r2, [pc, #128]	; (8003870 <MX_FREERTOS_Init+0x25c>)
 80037f0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer, 1);
 80037f2:	4b20      	ldr	r3, [pc, #128]	; (8003874 <MX_FREERTOS_Init+0x260>)
 80037f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f6:	4a1f      	ldr	r2, [pc, #124]	; (8003874 <MX_FREERTOS_Init+0x260>)
 80037f8:	6811      	ldr	r1, [r2, #0]
 80037fa:	2201      	movs	r2, #1
 80037fc:	4618      	mov	r0, r3
 80037fe:	f007 faa3 	bl	800ad48 <HAL_UART_Receive_IT>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8003802:	bf00      	nop
 8003804:	37e8      	adds	r7, #232	; 0xe8
 8003806:	46bd      	mov	sp, r7
 8003808:	bdb0      	pop	{r4, r5, r7, pc}
 800380a:	bf00      	nop
 800380c:	20001584 	.word	0x20001584
 8003810:	20001580 	.word	0x20001580
 8003814:	08003cf9 	.word	0x08003cf9
 8003818:	20001574 	.word	0x20001574
 800381c:	08003e05 	.word	0x08003e05
 8003820:	20001578 	.word	0x20001578
 8003824:	08003e19 	.word	0x08003e19
 8003828:	2000157c 	.word	0x2000157c
 800382c:	08010668 	.word	0x08010668
 8003830:	20000284 	.word	0x20000284
 8003834:	08010670 	.word	0x08010670
 8003838:	20000280 	.word	0x20000280
 800383c:	0801068c 	.word	0x0801068c
 8003840:	20000288 	.word	0x20000288
 8003844:	080106b8 	.word	0x080106b8
 8003848:	2000053c 	.word	0x2000053c
 800384c:	080106e4 	.word	0x080106e4
 8003850:	200007f0 	.word	0x200007f0
 8003854:	08010714 	.word	0x08010714
 8003858:	20000aa4 	.word	0x20000aa4
 800385c:	08010740 	.word	0x08010740
 8003860:	20000d58 	.word	0x20000d58
 8003864:	0801076c 	.word	0x0801076c
 8003868:	2000100c 	.word	0x2000100c
 800386c:	08010794 	.word	0x08010794
 8003870:	200012c0 	.word	0x200012c0
 8003874:	2000018c 	.word	0x2000018c

08003878 <func_tLedBlinkingTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_func_tLedBlinkingTask */
void func_tLedBlinkingTask(void const * argument)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tLedBlinkingTask */
    uint32_t sysTime = osKernelSysTick();
 8003880:	f009 f990 	bl	800cba4 <osKernelSysTick>
 8003884:	4603      	mov	r3, r0
 8003886:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  toggle_counter++;
 8003888:	4b13      	ldr	r3, [pc, #76]	; (80038d8 <func_tLedBlinkingTask+0x60>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	3301      	adds	r3, #1
 800388e:	4a12      	ldr	r2, [pc, #72]	; (80038d8 <func_tLedBlinkingTask+0x60>)
 8003890:	6013      	str	r3, [r2, #0]
        HAL_GPIO_TogglePin(GPIOB, led1_Pin);
 8003892:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003896:	4811      	ldr	r0, [pc, #68]	; (80038dc <func_tLedBlinkingTask+0x64>)
 8003898:	f003 f8c4 	bl	8006a24 <HAL_GPIO_TogglePin>
        osDelayUntil(&sysTime, DELAY_LED_TASK);
 800389c:	f107 030c 	add.w	r3, r7, #12
 80038a0:	2164      	movs	r1, #100	; 0x64
 80038a2:	4618      	mov	r0, r3
 80038a4:	f009 fa3a 	bl	800cd1c <osDelayUntil>
        HAL_GPIO_TogglePin(GPIOB, led2_Pin);
 80038a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038ac:	480b      	ldr	r0, [pc, #44]	; (80038dc <func_tLedBlinkingTask+0x64>)
 80038ae:	f003 f8b9 	bl	8006a24 <HAL_GPIO_TogglePin>
        osDelayUntil(&sysTime, DELAY_LED_TASK);
 80038b2:	f107 030c 	add.w	r3, r7, #12
 80038b6:	2164      	movs	r1, #100	; 0x64
 80038b8:	4618      	mov	r0, r3
 80038ba:	f009 fa2f 	bl	800cd1c <osDelayUntil>
        HAL_GPIO_TogglePin(GPIOB, led3_Pin);
 80038be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038c2:	4806      	ldr	r0, [pc, #24]	; (80038dc <func_tLedBlinkingTask+0x64>)
 80038c4:	f003 f8ae 	bl	8006a24 <HAL_GPIO_TogglePin>
        osDelayUntil(&sysTime, DELAY_LED_TASK);
 80038c8:	f107 030c 	add.w	r3, r7, #12
 80038cc:	2164      	movs	r1, #100	; 0x64
 80038ce:	4618      	mov	r0, r3
 80038d0:	f009 fa24 	bl	800cd1c <osDelayUntil>
	  toggle_counter++;
 80038d4:	e7d8      	b.n	8003888 <func_tLedBlinkingTask+0x10>
 80038d6:	bf00      	nop
 80038d8:	2000027c 	.word	0x2000027c
 80038dc:	48000400 	.word	0x48000400

080038e0 <func_tVmaCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tVmaCommTask */
void func_tVmaCommTask(void const * argument)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tVmaCommTask */
	uint32_t sysTime = osKernelSysTick();
 80038e8:	f009 f95c 	bl	800cba4 <osKernelSysTick>
 80038ec:	4603      	mov	r3, r0
 80038ee:	60bb      	str	r3, [r7, #8]
	uint8_t transaction = 0;
 80038f0:	2300      	movs	r3, #0
 80038f2:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RE_DE_GPIO_Port,RE_DE_Pin,GPIO_PIN_SET);
 80038f4:	2201      	movs	r2, #1
 80038f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038fe:	f003 f879 	bl	80069f4 <HAL_GPIO_WritePin>
	/* Infinite loop */
	for(;;)
	{
		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_THRUSTERS_TASK) == pdTRUE) {
 8003902:	4b2e      	ldr	r3, [pc, #184]	; (80039bc <func_tVmaCommTask+0xdc>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2114      	movs	r1, #20
 8003908:	4618      	mov	r0, r3
 800390a:	f009 fed1 	bl	800d6b0 <xQueueSemaphoreTake>
 800390e:	4603      	mov	r3, r0
 8003910:	2b01      	cmp	r3, #1
 8003912:	d10b      	bne.n	800392c <func_tVmaCommTask+0x4c>
			fillThrustersRequest(ThrustersRequestBuffer, transaction);
 8003914:	7bfb      	ldrb	r3, [r7, #15]
 8003916:	4619      	mov	r1, r3
 8003918:	4829      	ldr	r0, [pc, #164]	; (80039c0 <func_tVmaCommTask+0xe0>)
 800391a:	f001 fd25 	bl	8005368 <fillThrustersRequest>
			xSemaphoreGive(mutDataHandle);
 800391e:	4b27      	ldr	r3, [pc, #156]	; (80039bc <func_tVmaCommTask+0xdc>)
 8003920:	6818      	ldr	r0, [r3, #0]
 8003922:	2300      	movs	r3, #0
 8003924:	2200      	movs	r2, #0
 8003926:	2100      	movs	r1, #0
 8003928:	f009 fc4c 	bl	800d1c4 <xQueueGenericSend>
		}

		uartBus[THRUSTERS_UART].txBuffer = ThrustersRequestBuffer;
 800392c:	4b25      	ldr	r3, [pc, #148]	; (80039c4 <func_tVmaCommTask+0xe4>)
 800392e:	4a24      	ldr	r2, [pc, #144]	; (80039c0 <func_tVmaCommTask+0xe0>)
 8003930:	63da      	str	r2, [r3, #60]	; 0x3c
		uartBus[THRUSTERS_UART].txLength = THRUSTERS_REQUEST_LENGTH;
 8003932:	4b24      	ldr	r3, [pc, #144]	; (80039c4 <func_tVmaCommTask+0xe4>)
 8003934:	220b      	movs	r2, #11
 8003936:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

		uartBus[THRUSTERS_UART].rxBuffer = ThrustersResponseBuffer[transaction];
 800393a:	7bfa      	ldrb	r2, [r7, #15]
 800393c:	4613      	mov	r3, r2
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	4413      	add	r3, r2
 8003942:	4a21      	ldr	r2, [pc, #132]	; (80039c8 <func_tVmaCommTask+0xe8>)
 8003944:	4413      	add	r3, r2
 8003946:	4a1f      	ldr	r2, [pc, #124]	; (80039c4 <func_tVmaCommTask+0xe4>)
 8003948:	6393      	str	r3, [r2, #56]	; 0x38
		uartBus[THRUSTERS_UART].rxLength = THRUSTERS_RESPONSE_LENGTH;
 800394a:	4b1e      	ldr	r3, [pc, #120]	; (80039c4 <func_tVmaCommTask+0xe4>)
 800394c:	2209      	movs	r2, #9
 800394e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

		transmitAndReceive(&uartBus[THRUSTERS_UART], false);
 8003952:	2100      	movs	r1, #0
 8003954:	481d      	ldr	r0, [pc, #116]	; (80039cc <func_tVmaCommTask+0xec>)
 8003956:	f7fe fb2f 	bl	8001fb8 <transmitAndReceive>

		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_THRUSTERS_TASK) == pdTRUE) {
 800395a:	4b18      	ldr	r3, [pc, #96]	; (80039bc <func_tVmaCommTask+0xdc>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2114      	movs	r1, #20
 8003960:	4618      	mov	r0, r3
 8003962:	f009 fea5 	bl	800d6b0 <xQueueSemaphoreTake>
 8003966:	4603      	mov	r3, r0
 8003968:	2b01      	cmp	r3, #1
 800396a:	d111      	bne.n	8003990 <func_tVmaCommTask+0xb0>
			fillThrustersResponse(ThrustersResponseBuffer[transaction], transaction);
 800396c:	7bfa      	ldrb	r2, [r7, #15]
 800396e:	4613      	mov	r3, r2
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	4413      	add	r3, r2
 8003974:	4a14      	ldr	r2, [pc, #80]	; (80039c8 <func_tVmaCommTask+0xe8>)
 8003976:	4413      	add	r3, r2
 8003978:	7bfa      	ldrb	r2, [r7, #15]
 800397a:	4611      	mov	r1, r2
 800397c:	4618      	mov	r0, r3
 800397e:	f001 fd33 	bl	80053e8 <fillThrustersResponse>
			xSemaphoreGive(mutDataHandle);
 8003982:	4b0e      	ldr	r3, [pc, #56]	; (80039bc <func_tVmaCommTask+0xdc>)
 8003984:	6818      	ldr	r0, [r3, #0]
 8003986:	2300      	movs	r3, #0
 8003988:	2200      	movs	r2, #0
 800398a:	2100      	movs	r1, #0
 800398c:	f009 fc1a 	bl	800d1c4 <xQueueGenericSend>
		}

		transaction = (transaction + 1) % THRUSTERS_NUMBER;
 8003990:	7bfb      	ldrb	r3, [r7, #15]
 8003992:	1c5a      	adds	r2, r3, #1
 8003994:	4b0e      	ldr	r3, [pc, #56]	; (80039d0 <func_tVmaCommTask+0xf0>)
 8003996:	fb83 3102 	smull	r3, r1, r3, r2
 800399a:	17d3      	asrs	r3, r2, #31
 800399c:	1ac9      	subs	r1, r1, r3
 800399e:	460b      	mov	r3, r1
 80039a0:	005b      	lsls	r3, r3, #1
 80039a2:	440b      	add	r3, r1
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	1ad1      	subs	r1, r2, r3
 80039a8:	460b      	mov	r3, r1
 80039aa:	73fb      	strb	r3, [r7, #15]
		osDelayUntil(&sysTime, DELAY_THRUSTERS_TASK);
 80039ac:	f107 0308 	add.w	r3, r7, #8
 80039b0:	2114      	movs	r1, #20
 80039b2:	4618      	mov	r0, r3
 80039b4:	f009 f9b2 	bl	800cd1c <osDelayUntil>
		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_THRUSTERS_TASK) == pdTRUE) {
 80039b8:	e7a3      	b.n	8003902 <func_tVmaCommTask+0x22>
 80039ba:	bf00      	nop
 80039bc:	20001580 	.word	0x20001580
 80039c0:	20002360 	.word	0x20002360
 80039c4:	2000018c 	.word	0x2000018c
 80039c8:	2000236c 	.word	0x2000236c
 80039cc:	200001c4 	.word	0x200001c4
 80039d0:	2aaaaaab 	.word	0x2aaaaaab

080039d4 <func_tImuCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tImuCommTask */
void func_tImuCommTask(void const * argument)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tImuCommTask */
  uint32_t sysTime = osKernelSysTick();
 80039dc:	f009 f8e2 	bl	800cba4 <osKernelSysTick>
 80039e0:	4603      	mov	r3, r0
 80039e2:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  	if(rSensors.startIMU) {
 80039e4:	4b2d      	ldr	r3, [pc, #180]	; (8003a9c <func_tImuCommTask+0xc8>)
 80039e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d020      	beq.n	8003a30 <func_tImuCommTask+0x5c>
			uartBus[IMU_UART].txBuffer = ImuStartRequestBuffer;
 80039ee:	4b2c      	ldr	r3, [pc, #176]	; (8003aa0 <func_tImuCommTask+0xcc>)
 80039f0:	4a2c      	ldr	r2, [pc, #176]	; (8003aa4 <func_tImuCommTask+0xd0>)
 80039f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			uartBus[IMU_UART].txLength = IMU_REQUEST_LENGTH_AC;
 80039f6:	4b2a      	ldr	r3, [pc, #168]	; (8003aa0 <func_tImuCommTask+0xcc>)
 80039f8:	2214      	movs	r2, #20
 80039fa:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	  		transmitPackage(&uartBus[IMU_UART], false);
 80039fe:	2100      	movs	r1, #0
 8003a00:	4829      	ldr	r0, [pc, #164]	; (8003aa8 <func_tImuCommTask+0xd4>)
 8003a02:	f7fe fa6f 	bl	8001ee4 <transmitPackage>

			uartBus[IMU_UART].txBuffer = ImuRequestBuffer;
 8003a06:	4b26      	ldr	r3, [pc, #152]	; (8003aa0 <func_tImuCommTask+0xcc>)
 8003a08:	4a28      	ldr	r2, [pc, #160]	; (8003aac <func_tImuCommTask+0xd8>)
 8003a0a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			uartBus[IMU_UART].txLength = IMU_REQUEST_LENGTH;
 8003a0e:	4b24      	ldr	r3, [pc, #144]	; (8003aa0 <func_tImuCommTask+0xcc>)
 8003a10:	221b      	movs	r2, #27
 8003a12:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	  		transmitPackage(&uartBus[IMU_UART], false);
 8003a16:	2100      	movs	r1, #0
 8003a18:	4823      	ldr	r0, [pc, #140]	; (8003aa8 <func_tImuCommTask+0xd4>)
 8003a1a:	f7fe fa63 	bl	8001ee4 <transmitPackage>

	  		rSensors.pressure_null = rSensors.pressure;
 8003a1e:	4b1f      	ldr	r3, [pc, #124]	; (8003a9c <func_tImuCommTask+0xc8>)
 8003a20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a22:	4a1e      	ldr	r2, [pc, #120]	; (8003a9c <func_tImuCommTask+0xc8>)
 8003a24:	6613      	str	r3, [r2, #96]	; 0x60
	  		rSensors.startIMU = false;
 8003a26:	4b1d      	ldr	r3, [pc, #116]	; (8003a9c <func_tImuCommTask+0xc8>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003a2e:	e02d      	b.n	8003a8c <func_tImuCommTask+0xb8>
	  	}
	  	else {

	  		uartBus[IMU_UART].rxBuffer = ImuResponseBuffer;
 8003a30:	4b1b      	ldr	r3, [pc, #108]	; (8003aa0 <func_tImuCommTask+0xcc>)
 8003a32:	4a1f      	ldr	r2, [pc, #124]	; (8003ab0 <func_tImuCommTask+0xdc>)
 8003a34:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	  		uartBus[IMU_UART].rxLength = IMU_RESPONSE_LENGTH;
 8003a38:	4b19      	ldr	r3, [pc, #100]	; (8003aa0 <func_tImuCommTask+0xcc>)
 8003a3a:	221e      	movs	r2, #30
 8003a3c:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc

	  		HAL_UART_Receive_IT(uartBus[IMU_UART].huart, uartBus[IMU_UART].rxBuffer, uartBus[IMU_UART].rxLength);
 8003a40:	4b17      	ldr	r3, [pc, #92]	; (8003aa0 <func_tImuCommTask+0xcc>)
 8003a42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003a46:	4a16      	ldr	r2, [pc, #88]	; (8003aa0 <func_tImuCommTask+0xcc>)
 8003a48:	f8d2 10a8 	ldr.w	r1, [r2, #168]	; 0xa8
 8003a4c:	4a14      	ldr	r2, [pc, #80]	; (8003aa0 <func_tImuCommTask+0xcc>)
 8003a4e:	f892 20cc 	ldrb.w	r2, [r2, #204]	; 0xcc
 8003a52:	b292      	uxth	r2, r2
 8003a54:	4618      	mov	r0, r3
 8003a56:	f007 f977 	bl	800ad48 <HAL_UART_Receive_IT>

	  		osDelayUntil(&sysTime, DELAY_IMU_TASK);
 8003a5a:	f107 030c 	add.w	r3, r7, #12
 8003a5e:	2101      	movs	r1, #1
 8003a60:	4618      	mov	r0, r3
 8003a62:	f009 f95b 	bl	800cd1c <osDelayUntil>

	  		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_IMU_TASK) == pdTRUE) {
 8003a66:	4b13      	ldr	r3, [pc, #76]	; (8003ab4 <func_tImuCommTask+0xe0>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f009 fe1f 	bl	800d6b0 <xQueueSemaphoreTake>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d109      	bne.n	8003a8c <func_tImuCommTask+0xb8>
	  			ImuReceive(ImuResponseBuffer);
 8003a78:	480d      	ldr	r0, [pc, #52]	; (8003ab0 <func_tImuCommTask+0xdc>)
 8003a7a:	f7ff f98d 	bl	8002d98 <ImuReceive>
	  			xSemaphoreGive(mutDataHandle);
 8003a7e:	4b0d      	ldr	r3, [pc, #52]	; (8003ab4 <func_tImuCommTask+0xe0>)
 8003a80:	6818      	ldr	r0, [r3, #0]
 8003a82:	2300      	movs	r3, #0
 8003a84:	2200      	movs	r2, #0
 8003a86:	2100      	movs	r1, #0
 8003a88:	f009 fb9c 	bl	800d1c4 <xQueueGenericSend>
	  		}

	  	}

	  	osDelayUntil(&sysTime, DELAY_IMU_TASK);
 8003a8c:	f107 030c 	add.w	r3, r7, #12
 8003a90:	2101      	movs	r1, #1
 8003a92:	4618      	mov	r0, r3
 8003a94:	f009 f942 	bl	800cd1c <osDelayUntil>
	  	if(rSensors.startIMU) {
 8003a98:	e7a4      	b.n	80039e4 <func_tImuCommTask+0x10>
 8003a9a:	bf00      	nop
 8003a9c:	20001dc8 	.word	0x20001dc8
 8003aa0:	2000018c 	.word	0x2000018c
 8003aa4:	20000024 	.word	0x20000024
 8003aa8:	20000234 	.word	0x20000234
 8003aac:	20000008 	.word	0x20000008
 8003ab0:	20002340 	.word	0x20002340
 8003ab4:	20001580 	.word	0x20001580

08003ab8 <func_tStabilizationTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tStabilizationTask */
void func_tStabilizationTask(void const * argument)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tStabilizationTask */
	uint32_t sysTime = osKernelSysTick();
 8003ac0:	f009 f870 	bl	800cba4 <osKernelSysTick>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	60bb      	str	r3, [r7, #8]
	/* Infinite loop */
	for(;;)
	{
		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_STABILIZATION_TASK) == pdTRUE) {
 8003ac8:	4b17      	ldr	r3, [pc, #92]	; (8003b28 <func_tStabilizationTask+0x70>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	210a      	movs	r1, #10
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f009 fdee 	bl	800d6b0 <xQueueSemaphoreTake>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d11e      	bne.n	8003b18 <func_tStabilizationTask+0x60>
			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8003ada:	2300      	movs	r3, #0
 8003adc:	73fb      	strb	r3, [r7, #15]
 8003ade:	e00f      	b.n	8003b00 <func_tStabilizationTask+0x48>
				if (rStabConstants[i].enable) {
 8003ae0:	7bfb      	ldrb	r3, [r7, #15]
 8003ae2:	4a12      	ldr	r2, [pc, #72]	; (8003b2c <func_tStabilizationTask+0x74>)
 8003ae4:	214c      	movs	r1, #76	; 0x4c
 8003ae6:	fb01 f303 	mul.w	r3, r1, r3
 8003aea:	4413      	add	r3, r2
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <func_tStabilizationTask+0x42>
					stabilizationUpdate(i);
 8003af2:	7bfb      	ldrb	r3, [r7, #15]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f001 f815 	bl	8004b24 <stabilizationUpdate>
			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 8003afa:	7bfb      	ldrb	r3, [r7, #15]
 8003afc:	3301      	adds	r3, #1
 8003afe:	73fb      	strb	r3, [r7, #15]
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	2b05      	cmp	r3, #5
 8003b04:	d9ec      	bls.n	8003ae0 <func_tStabilizationTask+0x28>
				}
			}
			formThrustVectors();
 8003b06:	f001 fcab 	bl	8005460 <formThrustVectors>
			xSemaphoreGive(mutDataHandle);
 8003b0a:	4b07      	ldr	r3, [pc, #28]	; (8003b28 <func_tStabilizationTask+0x70>)
 8003b0c:	6818      	ldr	r0, [r3, #0]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	2200      	movs	r2, #0
 8003b12:	2100      	movs	r1, #0
 8003b14:	f009 fb56 	bl	800d1c4 <xQueueGenericSend>
		}

		osDelayUntil(&sysTime, DELAY_STABILIZATION_TASK);
 8003b18:	f107 0308 	add.w	r3, r7, #8
 8003b1c:	210a      	movs	r1, #10
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f009 f8fc 	bl	800cd1c <osDelayUntil>
		if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_STABILIZATION_TASK) == pdTRUE) {
 8003b24:	e7d0      	b.n	8003ac8 <func_tStabilizationTask+0x10>
 8003b26:	bf00      	nop
 8003b28:	20001580 	.word	0x20001580
 8003b2c:	20001eb0 	.word	0x20001eb0

08003b30 <func_tDevCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tDevCommTask */
void func_tDevCommTask(void const * argument)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tDevCommTask */
    uint32_t sysTime = osKernelSysTick();
 8003b38:	f009 f834 	bl	800cba4 <osKernelSysTick>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	60bb      	str	r3, [r7, #8]
    uint8_t transaction = 0;
 8003b40:	2300      	movs	r3, #0
 8003b42:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
        if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_DEVICES_TASK) == pdTRUE) {
 8003b44:	4b30      	ldr	r3, [pc, #192]	; (8003c08 <func_tDevCommTask+0xd8>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f009 fdaf 	bl	800d6b0 <xQueueSemaphoreTake>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d10b      	bne.n	8003b70 <func_tDevCommTask+0x40>
            DevicesRequestUpdate(DevicesRequestBuffer, transaction);
 8003b58:	7bfb      	ldrb	r3, [r7, #15]
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	482b      	ldr	r0, [pc, #172]	; (8003c0c <func_tDevCommTask+0xdc>)
 8003b5e:	f7fe fbcd 	bl	80022fc <DevicesRequestUpdate>
            xSemaphoreGive(mutDataHandle);
 8003b62:	4b29      	ldr	r3, [pc, #164]	; (8003c08 <func_tDevCommTask+0xd8>)
 8003b64:	6818      	ldr	r0, [r3, #0]
 8003b66:	2300      	movs	r3, #0
 8003b68:	2200      	movs	r2, #0
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	f009 fb2a 	bl	800d1c4 <xQueueGenericSend>
        }

		uartBus[DEVICES_UART].txBuffer = DevicesRequestBuffer;
 8003b70:	4b27      	ldr	r3, [pc, #156]	; (8003c10 <func_tDevCommTask+0xe0>)
 8003b72:	4a26      	ldr	r2, [pc, #152]	; (8003c0c <func_tDevCommTask+0xdc>)
 8003b74:	675a      	str	r2, [r3, #116]	; 0x74
		uartBus[DEVICES_UART].txLength = DEVICES_REQUEST_LENGTH;
 8003b76:	4b26      	ldr	r3, [pc, #152]	; (8003c10 <func_tDevCommTask+0xe0>)
 8003b78:	2207      	movs	r2, #7
 8003b7a:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95

		uartBus[DEVICES_UART].rxBuffer = DevicesResponseBuffer[transaction];
 8003b7e:	7bfa      	ldrb	r2, [r7, #15]
 8003b80:	4613      	mov	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	4a22      	ldr	r2, [pc, #136]	; (8003c14 <func_tDevCommTask+0xe4>)
 8003b8a:	4413      	add	r3, r2
 8003b8c:	4a20      	ldr	r2, [pc, #128]	; (8003c10 <func_tDevCommTask+0xe0>)
 8003b8e:	6713      	str	r3, [r2, #112]	; 0x70
		uartBus[DEVICES_UART].rxLength = DEVICES_RESPONSE_LENGTH;
 8003b90:	4b1f      	ldr	r3, [pc, #124]	; (8003c10 <func_tDevCommTask+0xe0>)
 8003b92:	220a      	movs	r2, #10
 8003b94:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94

		transmitAndReceive(&uartBus[DEVICES_UART], false);
 8003b98:	2100      	movs	r1, #0
 8003b9a:	481f      	ldr	r0, [pc, #124]	; (8003c18 <func_tDevCommTask+0xe8>)
 8003b9c:	f7fe fa0c 	bl	8001fb8 <transmitAndReceive>

        if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_DEVICES_TASK) == pdTRUE) {
 8003ba0:	4b19      	ldr	r3, [pc, #100]	; (8003c08 <func_tDevCommTask+0xd8>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f009 fd81 	bl	800d6b0 <xQueueSemaphoreTake>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d112      	bne.n	8003bda <func_tDevCommTask+0xaa>
            DevicesResponseUpdate(DevicesResponseBuffer[transaction], transaction);
 8003bb4:	7bfa      	ldrb	r2, [r7, #15]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	4413      	add	r3, r2
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	4a15      	ldr	r2, [pc, #84]	; (8003c14 <func_tDevCommTask+0xe4>)
 8003bc0:	4413      	add	r3, r2
 8003bc2:	7bfa      	ldrb	r2, [r7, #15]
 8003bc4:	4611      	mov	r1, r2
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7fe fbd2 	bl	8002370 <DevicesResponseUpdate>
            xSemaphoreGive(mutDataHandle);
 8003bcc:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <func_tDevCommTask+0xd8>)
 8003bce:	6818      	ldr	r0, [r3, #0]
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	f009 faf5 	bl	800d1c4 <xQueueGenericSend>
        }

        transaction = (transaction + 1) % DEVICES_NUMBER;
 8003bda:	7bfb      	ldrb	r3, [r7, #15]
 8003bdc:	1c5a      	adds	r2, r3, #1
 8003bde:	4b0f      	ldr	r3, [pc, #60]	; (8003c1c <func_tDevCommTask+0xec>)
 8003be0:	fb83 3102 	smull	r3, r1, r3, r2
 8003be4:	17d3      	asrs	r3, r2, #31
 8003be6:	1ac9      	subs	r1, r1, r3
 8003be8:	460b      	mov	r3, r1
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	440b      	add	r3, r1
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	1ad1      	subs	r1, r2, r3
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	73fb      	strb	r3, [r7, #15]
        osDelayUntil(&sysTime, DELAY_DEVICES_TASK);
 8003bf6:	f107 0308 	add.w	r3, r7, #8
 8003bfa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f009 f88c 	bl	800cd1c <osDelayUntil>
        if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_DEVICES_TASK) == pdTRUE) {
 8003c04:	e79e      	b.n	8003b44 <func_tDevCommTask+0x14>
 8003c06:	bf00      	nop
 8003c08:	20001580 	.word	0x20001580
 8003c0c:	200023a4 	.word	0x200023a4
 8003c10:	2000018c 	.word	0x2000018c
 8003c14:	200023ac 	.word	0x200023ac
 8003c18:	200001fc 	.word	0x200001fc
 8003c1c:	2aaaaaab 	.word	0x2aaaaaab

08003c20 <func_tSensCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tSensCommTask */
void func_tSensCommTask(void const * argument)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tSensCommTask */
  uint32_t sysTime = osKernelSysTick();
 8003c28:	f008 ffbc 	bl	800cba4 <osKernelSysTick>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
    if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_SENSOR_TASK) == pdTRUE) {
 8003c30:	4b24      	ldr	r3, [pc, #144]	; (8003cc4 <func_tSensCommTask+0xa4>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	210a      	movs	r1, #10
 8003c36:	4618      	mov	r0, r3
 8003c38:	f009 fd3a 	bl	800d6b0 <xQueueSemaphoreTake>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d139      	bne.n	8003cb6 <func_tSensCommTask+0x96>
//      MS5837_read(i2cBus[DEV_I2C].hi2c);
    	rSensors.pressure_raw = MS5837_02BA_get_actual_pressure();
 8003c42:	f7fd fa39 	bl	80010b8 <MS5837_02BA_get_actual_pressure>
 8003c46:	4603      	mov	r3, r0
 8003c48:	4a1f      	ldr	r2, [pc, #124]	; (8003cc8 <func_tSensCommTask+0xa8>)
 8003c4a:	6593      	str	r3, [r2, #88]	; 0x58
    	float pressure = movingAverageIterate(&pressure_filter, rSensors.pressure_raw);
 8003c4c:	4b1e      	ldr	r3, [pc, #120]	; (8003cc8 <func_tSensCommTask+0xa8>)
 8003c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c50:	ee07 3a90 	vmov	s15, r3
 8003c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c58:	eeb0 0a67 	vmov.f32	s0, s15
 8003c5c:	481b      	ldr	r0, [pc, #108]	; (8003ccc <func_tSensCommTask+0xac>)
 8003c5e:	f000 fb19 	bl	8004294 <movingAverageIterate>
 8003c62:	ed87 0a03 	vstr	s0, [r7, #12]
    	rSensors.last_pressure = rSensors.pressure;
 8003c66:	4b18      	ldr	r3, [pc, #96]	; (8003cc8 <func_tSensCommTask+0xa8>)
 8003c68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c6a:	4a17      	ldr	r2, [pc, #92]	; (8003cc8 <func_tSensCommTask+0xa8>)
 8003c6c:	6653      	str	r3, [r2, #100]	; 0x64
		rSensors.pressure = pressure;
 8003c6e:	4a16      	ldr	r2, [pc, #88]	; (8003cc8 <func_tSensCommTask+0xa8>)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	65d3      	str	r3, [r2, #92]	; 0x5c
		rSensors.velocity_pressure = movingAverageIterate(&velocity_pressure_filter,
				(rSensors.pressure - rSensors.last_pressure)*1000/DELAY_SENSOR_TASK);
 8003c74:	4b14      	ldr	r3, [pc, #80]	; (8003cc8 <func_tSensCommTask+0xa8>)
 8003c76:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8003c7a:	4b13      	ldr	r3, [pc, #76]	; (8003cc8 <func_tSensCommTask+0xa8>)
 8003c7c:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003c80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c84:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8003cd0 <func_tSensCommTask+0xb0>
 8003c88:	ee67 7a87 	vmul.f32	s15, s15, s14
		rSensors.velocity_pressure = movingAverageIterate(&velocity_pressure_filter,
 8003c8c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003c90:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003c94:	eeb0 0a47 	vmov.f32	s0, s14
 8003c98:	480e      	ldr	r0, [pc, #56]	; (8003cd4 <func_tSensCommTask+0xb4>)
 8003c9a:	f000 fafb 	bl	8004294 <movingAverageIterate>
 8003c9e:	eef0 7a40 	vmov.f32	s15, s0
 8003ca2:	4b09      	ldr	r3, [pc, #36]	; (8003cc8 <func_tSensCommTask+0xa8>)
 8003ca4:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		xSemaphoreGive(mutDataHandle);
 8003ca8:	4b06      	ldr	r3, [pc, #24]	; (8003cc4 <func_tSensCommTask+0xa4>)
 8003caa:	6818      	ldr	r0, [r3, #0]
 8003cac:	2300      	movs	r3, #0
 8003cae:	2200      	movs	r2, #0
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	f009 fa87 	bl	800d1c4 <xQueueGenericSend>
    }
    osDelayUntil(&sysTime, DELAY_SENSOR_TASK); // ? 
 8003cb6:	f107 0308 	add.w	r3, r7, #8
 8003cba:	210a      	movs	r1, #10
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f009 f82d 	bl	800cd1c <osDelayUntil>
    if(xSemaphoreTake(mutDataHandle, (TickType_t) DELAY_SENSOR_TASK) == pdTRUE) {
 8003cc2:	e7b5      	b.n	8003c30 <func_tSensCommTask+0x10>
 8003cc4:	20001580 	.word	0x20001580
 8003cc8:	20001dc8 	.word	0x20001dc8
 8003ccc:	2000243c 	.word	0x2000243c
 8003cd0:	447a0000 	.word	0x447a0000
 8003cd4:	2000250c 	.word	0x2000250c

08003cd8 <func_tPcCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_func_tPcCommTask */
void func_tPcCommTask(void const * argument)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tPcCommTask */
	uint32_t sysTime = osKernelSysTick();
 8003ce0:	f008 ff60 	bl	800cba4 <osKernelSysTick>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  osDelayUntil(&sysTime, DELAY_PC_TASK);
 8003ce8:	f107 030c 	add.w	r3, r7, #12
 8003cec:	210a      	movs	r1, #10
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f009 f814 	bl	800cd1c <osDelayUntil>
 8003cf4:	e7f8      	b.n	8003ce8 <func_tPcCommTask+0x10>
	...

08003cf8 <func_tUartTimer>:
  /* USER CODE END func_tPcCommTask */
}

/* func_tUartTimer function */
void func_tUartTimer(void const * argument)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN func_tUartTimer */
	if (uartBus[SHORE_UART].packageReceived) {
 8003d00:	4b3d      	ldr	r3, [pc, #244]	; (8003df8 <func_tUartTimer+0x100>)
 8003d02:	7a1b      	ldrb	r3, [r3, #8]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d05a      	beq.n	8003dbe <func_tUartTimer+0xc6>
		bool package = true;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	73fb      	strb	r3, [r7, #15]
		if(xSemaphoreTake(mutDataHandle, (TickType_t) WAITING_TIMER) == pdTRUE) {
 8003d0c:	4b3b      	ldr	r3, [pc, #236]	; (8003dfc <func_tUartTimer+0x104>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2105      	movs	r1, #5
 8003d12:	4618      	mov	r0, r3
 8003d14:	f009 fccc 	bl	800d6b0 <xQueueSemaphoreTake>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d140      	bne.n	8003da0 <func_tUartTimer+0xa8>
			switch(uartBus[SHORE_UART].rxBuffer[0]) {
 8003d1e:	4b36      	ldr	r3, [pc, #216]	; (8003df8 <func_tUartTimer+0x100>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	2baa      	cmp	r3, #170	; 0xaa
 8003d26:	d023      	beq.n	8003d70 <func_tUartTimer+0x78>
 8003d28:	2baa      	cmp	r3, #170	; 0xaa
 8003d2a:	dc30      	bgt.n	8003d8e <func_tUartTimer+0x96>
 8003d2c:	2b55      	cmp	r3, #85	; 0x55
 8003d2e:	d010      	beq.n	8003d52 <func_tUartTimer+0x5a>
 8003d30:	2ba5      	cmp	r3, #165	; 0xa5
 8003d32:	d12c      	bne.n	8003d8e <func_tUartTimer+0x96>
				case SHORE_REQUEST_CODE:
					ShoreRequest(uartBus[SHORE_UART].rxBuffer);
 8003d34:	4b30      	ldr	r3, [pc, #192]	; (8003df8 <func_tUartTimer+0x100>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fe fb81 	bl	8002440 <ShoreRequest>
					ShoreResponse(uartBus[SHORE_UART].txBuffer);
 8003d3e:	4b2e      	ldr	r3, [pc, #184]	; (8003df8 <func_tUartTimer+0x100>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7fe fef2 	bl	8002b2c <ShoreResponse>
					uartBus[SHORE_UART].txLength = SHORE_RESPONSE_LENGTH;
 8003d48:	4b2b      	ldr	r3, [pc, #172]	; (8003df8 <func_tUartTimer+0x100>)
 8003d4a:	2214      	movs	r2, #20
 8003d4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
					break;
 8003d50:	e01f      	b.n	8003d92 <func_tUartTimer+0x9a>
				case REQUEST_CONFIG_CODE:
					ShoreConfigRequest(uartBus[SHORE_UART].rxBuffer);
 8003d52:	4b29      	ldr	r3, [pc, #164]	; (8003df8 <func_tUartTimer+0x100>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7fe fcf0 	bl	800273c <ShoreConfigRequest>
					ShoreConfigResponse(uartBus[SHORE_UART].txBuffer);
 8003d5c:	4b26      	ldr	r3, [pc, #152]	; (8003df8 <func_tUartTimer+0x100>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe ff09 	bl	8002b78 <ShoreConfigResponse>
					uartBus[SHORE_UART].txLength = SHORE_CONFIG_RESPONSE_LENGTH;
 8003d66:	4b24      	ldr	r3, [pc, #144]	; (8003df8 <func_tUartTimer+0x100>)
 8003d68:	2263      	movs	r2, #99	; 0x63
 8003d6a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
					break;
 8003d6e:	e010      	b.n	8003d92 <func_tUartTimer+0x9a>
				case DIRECT_REQUEST_CODE:
					ShoreDirectRequest(uartBus[SHORE_UART].rxBuffer);
 8003d70:	4b21      	ldr	r3, [pc, #132]	; (8003df8 <func_tUartTimer+0x100>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7fe fe23 	bl	80029c0 <ShoreDirectRequest>
					ShoreDirectResponse(uartBus[SHORE_UART].txBuffer);
 8003d7a:	4b1f      	ldr	r3, [pc, #124]	; (8003df8 <func_tUartTimer+0x100>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7fe fff0 	bl	8002d64 <ShoreDirectResponse>
					uartBus[SHORE_UART].txLength = SHORE_DIRECT_RESPONSE_LENGTH;
 8003d84:	4b1c      	ldr	r3, [pc, #112]	; (8003df8 <func_tUartTimer+0x100>)
 8003d86:	2206      	movs	r2, #6
 8003d88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
					break;
 8003d8c:	e001      	b.n	8003d92 <func_tUartTimer+0x9a>
				default:
					package = false;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	73fb      	strb	r3, [r7, #15]
			}
			xSemaphoreGive(mutDataHandle);
 8003d92:	4b1a      	ldr	r3, [pc, #104]	; (8003dfc <func_tUartTimer+0x104>)
 8003d94:	6818      	ldr	r0, [r3, #0]
 8003d96:	2300      	movs	r3, #0
 8003d98:	2200      	movs	r2, #0
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	f009 fa12 	bl	800d1c4 <xQueueGenericSend>
		}
		if(package) {
 8003da0:	7bfb      	ldrb	r3, [r7, #15]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d010      	beq.n	8003dc8 <func_tUartTimer+0xd0>
			HAL_UART_Transmit_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].txBuffer, uartBus[SHORE_UART].txLength);
 8003da6:	4b14      	ldr	r3, [pc, #80]	; (8003df8 <func_tUartTimer+0x100>)
 8003da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003daa:	4a13      	ldr	r2, [pc, #76]	; (8003df8 <func_tUartTimer+0x100>)
 8003dac:	6851      	ldr	r1, [r2, #4]
 8003dae:	4a12      	ldr	r2, [pc, #72]	; (8003df8 <func_tUartTimer+0x100>)
 8003db0:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8003db4:	b292      	uxth	r2, r2
 8003db6:	4618      	mov	r0, r3
 8003db8:	f006 ff68 	bl	800ac8c <HAL_UART_Transmit_IT>
 8003dbc:	e004      	b.n	8003dc8 <func_tUartTimer+0xd0>
		}
	}
	else {
		++uartBus[SHORE_UART].outdatedRxCounter;
 8003dbe:	4b0e      	ldr	r3, [pc, #56]	; (8003df8 <func_tUartTimer+0x100>)
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	4a0c      	ldr	r2, [pc, #48]	; (8003df8 <func_tUartTimer+0x100>)
 8003dc6:	6113      	str	r3, [r2, #16]
	}
	counterRx = 0;
 8003dc8:	4b0d      	ldr	r3, [pc, #52]	; (8003e00 <func_tUartTimer+0x108>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	801a      	strh	r2, [r3, #0]
	uartBus[SHORE_UART].packageReceived = false;
 8003dce:	4b0a      	ldr	r3, [pc, #40]	; (8003df8 <func_tUartTimer+0x100>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	721a      	strb	r2, [r3, #8]
	HAL_UART_AbortReceive_IT(uartBus[SHORE_UART].huart);
 8003dd4:	4b08      	ldr	r3, [pc, #32]	; (8003df8 <func_tUartTimer+0x100>)
 8003dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f007 f931 	bl	800b040 <HAL_UART_AbortReceive_IT>
	HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer, 1);
 8003dde:	4b06      	ldr	r3, [pc, #24]	; (8003df8 <func_tUartTimer+0x100>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	4a05      	ldr	r2, [pc, #20]	; (8003df8 <func_tUartTimer+0x100>)
 8003de4:	6811      	ldr	r1, [r2, #0]
 8003de6:	2201      	movs	r2, #1
 8003de8:	4618      	mov	r0, r3
 8003dea:	f006 ffad 	bl	800ad48 <HAL_UART_Receive_IT>
  /* USER CODE END func_tUartTimer */
}
 8003dee:	bf00      	nop
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	2000018c 	.word	0x2000018c
 8003dfc:	20001580 	.word	0x20001580
 8003e00:	20000274 	.word	0x20000274

08003e04 <tTechCommTimer_callback>:

/* tTechCommTimer_callback function */
void tTechCommTimer_callback(void const * argument)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN tTechCommTimer_callback */

  /* USER CODE END tTechCommTimer_callback */
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <tSilence_func>:

/* tSilence_func function */
void tSilence_func(void const * argument)
{
 8003e18:	b590      	push	{r4, r7, lr}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af02      	add	r7, sp, #8
 8003e1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN tSilence_func */
	if(fromTickToMs(xTaskGetTickCount()) - uartBus[SHORE_UART].lastMessage > UART_SWITCH_DELAY && counterRx == 0) {
 8003e20:	f00a fa46 	bl	800e2b0 <xTaskGetTickCount>
 8003e24:	4603      	mov	r3, r0
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7fd f8c4 	bl	8000fb4 <fromTickToMs>
 8003e2c:	eeb0 7a40 	vmov.f32	s14, s0
 8003e30:	4b1e      	ldr	r3, [pc, #120]	; (8003eac <tSilence_func+0x94>)
 8003e32:	edd3 7a06 	vldr	s15, [r3, #24]
 8003e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e3a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003eb0 <tSilence_func+0x98>
 8003e3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e46:	dd20      	ble.n	8003e8a <tSilence_func+0x72>
 8003e48:	4b1a      	ldr	r3, [pc, #104]	; (8003eb4 <tSilence_func+0x9c>)
 8003e4a:	881b      	ldrh	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d11c      	bne.n	8003e8a <tSilence_func+0x72>
//			uartBus[SHORE_UART].huart = &huart5;
//		}
//		else if(uartBus[SHORE_UART].huart == &huart5) {
//			uartBus[SHORE_UART].huart = &huart1;
//		}
		HAL_UART_AbortReceive_IT(uartBus[SHORE_UART].huart);
 8003e50:	4b16      	ldr	r3, [pc, #88]	; (8003eac <tSilence_func+0x94>)
 8003e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e54:	4618      	mov	r0, r3
 8003e56:	f007 f8f3 	bl	800b040 <HAL_UART_AbortReceive_IT>
		HAL_UART_Receive_IT(uartBus[SHORE_UART].huart, uartBus[SHORE_UART].rxBuffer, 1);
 8003e5a:	4b14      	ldr	r3, [pc, #80]	; (8003eac <tSilence_func+0x94>)
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5e:	4a13      	ldr	r2, [pc, #76]	; (8003eac <tSilence_func+0x94>)
 8003e60:	6811      	ldr	r1, [r2, #0]
 8003e62:	2201      	movs	r2, #1
 8003e64:	4618      	mov	r0, r3
 8003e66:	f006 ff6f 	bl	800ad48 <HAL_UART_Receive_IT>

		if(xSemaphoreTake(mutDataHandle, (TickType_t) WAITING_TIMER) == pdTRUE) {
 8003e6a:	4b13      	ldr	r3, [pc, #76]	; (8003eb8 <tSilence_func+0xa0>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2105      	movs	r1, #5
 8003e70:	4618      	mov	r0, r3
 8003e72:	f009 fc1d 	bl	800d6b0 <xQueueSemaphoreTake>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d106      	bne.n	8003e8a <tSilence_func+0x72>
//			resetThrusters();
//			for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
//				rStabConstants[i].enable = false;
//			}

			xSemaphoreGive(mutDataHandle);
 8003e7c:	4b0e      	ldr	r3, [pc, #56]	; (8003eb8 <tSilence_func+0xa0>)
 8003e7e:	6818      	ldr	r0, [r3, #0]
 8003e80:	2300      	movs	r3, #0
 8003e82:	2200      	movs	r2, #0
 8003e84:	2100      	movs	r1, #0
 8003e86:	f009 f99d 	bl	800d1c4 <xQueueGenericSend>
//			}
		}
//	}
	//HAL_GPIO_WritePin(GPIOE, RES_PC_2_Pin, GPIO_PIN_SET); // ONOFF

	xTimerStart(SilenceTimer, 50);
 8003e8a:	4b0c      	ldr	r3, [pc, #48]	; (8003ebc <tSilence_func+0xa4>)
 8003e8c:	681c      	ldr	r4, [r3, #0]
 8003e8e:	f00a fa0f 	bl	800e2b0 <xTaskGetTickCount>
 8003e92:	4602      	mov	r2, r0
 8003e94:	2332      	movs	r3, #50	; 0x32
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	2300      	movs	r3, #0
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	4620      	mov	r0, r4
 8003e9e:	f00b f87b 	bl	800ef98 <xTimerGenericCommand>
  /* USER CODE END tSilence_func */
}
 8003ea2:	bf00      	nop
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd90      	pop	{r4, r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	2000018c 	.word	0x2000018c
 8003eb0:	447a0000 	.word	0x447a0000
 8003eb4:	20000274 	.word	0x20000274
 8003eb8:	20001580 	.word	0x20001580
 8003ebc:	20000284 	.word	0x20000284

08003ec0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b08a      	sub	sp, #40	; 0x28
 8003ec4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ec6:	f107 0314 	add.w	r3, r7, #20
 8003eca:	2200      	movs	r2, #0
 8003ecc:	601a      	str	r2, [r3, #0]
 8003ece:	605a      	str	r2, [r3, #4]
 8003ed0:	609a      	str	r2, [r3, #8]
 8003ed2:	60da      	str	r2, [r3, #12]
 8003ed4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ed6:	4b40      	ldr	r3, [pc, #256]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	4a3f      	ldr	r2, [pc, #252]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003edc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ee0:	6153      	str	r3, [r2, #20]
 8003ee2:	4b3d      	ldr	r3, [pc, #244]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eea:	613b      	str	r3, [r7, #16]
 8003eec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eee:	4b3a      	ldr	r3, [pc, #232]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003ef0:	695b      	ldr	r3, [r3, #20]
 8003ef2:	4a39      	ldr	r2, [pc, #228]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ef8:	6153      	str	r3, [r2, #20]
 8003efa:	4b37      	ldr	r3, [pc, #220]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f02:	60fb      	str	r3, [r7, #12]
 8003f04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f06:	4b34      	ldr	r3, [pc, #208]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	4a33      	ldr	r2, [pc, #204]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003f0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f10:	6153      	str	r3, [r2, #20]
 8003f12:	4b31      	ldr	r3, [pc, #196]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f1a:	60bb      	str	r3, [r7, #8]
 8003f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f1e:	4b2e      	ldr	r3, [pc, #184]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	4a2d      	ldr	r2, [pc, #180]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003f24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f28:	6153      	str	r3, [r2, #20]
 8003f2a:	4b2b      	ldr	r3, [pc, #172]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f32:	607b      	str	r3, [r7, #4]
 8003f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f36:	4b28      	ldr	r3, [pc, #160]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	4a27      	ldr	r2, [pc, #156]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003f3c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003f40:	6153      	str	r3, [r2, #20]
 8003f42:	4b25      	ldr	r3, [pc, #148]	; (8003fd8 <MX_GPIO_Init+0x118>)
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, led3_Pin|led2_Pin|led1_Pin, GPIO_PIN_RESET);
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8003f54:	4821      	ldr	r0, [pc, #132]	; (8003fdc <MX_GPIO_Init+0x11c>)
 8003f56:	f002 fd4d 	bl	80069f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART3_DE_GPIO_Port, USART3_DE_Pin, GPIO_PIN_RESET);
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f60:	481f      	ldr	r0, [pc, #124]	; (8003fe0 <MX_GPIO_Init+0x120>)
 8003f62:	f002 fd47 	bl	80069f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RE_DE_GPIO_Port, RE_DE_Pin, GPIO_PIN_RESET);
 8003f66:	2200      	movs	r2, #0
 8003f68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f70:	f002 fd40 	bl	80069f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = led3_Pin|led2_Pin|led1_Pin;
 8003f74:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8003f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f82:	2300      	movs	r3, #0
 8003f84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f86:	f107 0314 	add.w	r3, r7, #20
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	4813      	ldr	r0, [pc, #76]	; (8003fdc <MX_GPIO_Init+0x11c>)
 8003f8e:	f002 fbb7 	bl	8006700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USART3_DE_Pin;
 8003f92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USART3_DE_GPIO_Port, &GPIO_InitStruct);
 8003fa4:	f107 0314 	add.w	r3, r7, #20
 8003fa8:	4619      	mov	r1, r3
 8003faa:	480d      	ldr	r0, [pc, #52]	; (8003fe0 <MX_GPIO_Init+0x120>)
 8003fac:	f002 fba8 	bl	8006700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RE_DE_Pin;
 8003fb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RE_DE_GPIO_Port, &GPIO_InitStruct);
 8003fc2:	f107 0314 	add.w	r3, r7, #20
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fcc:	f002 fb98 	bl	8006700 <HAL_GPIO_Init>

}
 8003fd0:	bf00      	nop
 8003fd2:	3728      	adds	r7, #40	; 0x28
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	48000400 	.word	0x48000400
 8003fe0:	48000c00 	.word	0x48000c00

08003fe4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003fe8:	4b1b      	ldr	r3, [pc, #108]	; (8004058 <MX_I2C1_Init+0x74>)
 8003fea:	4a1c      	ldr	r2, [pc, #112]	; (800405c <MX_I2C1_Init+0x78>)
 8003fec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8003fee:	4b1a      	ldr	r3, [pc, #104]	; (8004058 <MX_I2C1_Init+0x74>)
 8003ff0:	4a1b      	ldr	r2, [pc, #108]	; (8004060 <MX_I2C1_Init+0x7c>)
 8003ff2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003ff4:	4b18      	ldr	r3, [pc, #96]	; (8004058 <MX_I2C1_Init+0x74>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ffa:	4b17      	ldr	r3, [pc, #92]	; (8004058 <MX_I2C1_Init+0x74>)
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004000:	4b15      	ldr	r3, [pc, #84]	; (8004058 <MX_I2C1_Init+0x74>)
 8004002:	2200      	movs	r2, #0
 8004004:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004006:	4b14      	ldr	r3, [pc, #80]	; (8004058 <MX_I2C1_Init+0x74>)
 8004008:	2200      	movs	r2, #0
 800400a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800400c:	4b12      	ldr	r3, [pc, #72]	; (8004058 <MX_I2C1_Init+0x74>)
 800400e:	2200      	movs	r2, #0
 8004010:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004012:	4b11      	ldr	r3, [pc, #68]	; (8004058 <MX_I2C1_Init+0x74>)
 8004014:	2200      	movs	r2, #0
 8004016:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004018:	4b0f      	ldr	r3, [pc, #60]	; (8004058 <MX_I2C1_Init+0x74>)
 800401a:	2200      	movs	r2, #0
 800401c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800401e:	480e      	ldr	r0, [pc, #56]	; (8004058 <MX_I2C1_Init+0x74>)
 8004020:	f002 fd1a 	bl	8006a58 <HAL_I2C_Init>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800402a:	f000 f905 	bl	8004238 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800402e:	2100      	movs	r1, #0
 8004030:	4809      	ldr	r0, [pc, #36]	; (8004058 <MX_I2C1_Init+0x74>)
 8004032:	f004 fdb5 	bl	8008ba0 <HAL_I2CEx_ConfigAnalogFilter>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d001      	beq.n	8004040 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800403c:	f000 f8fc 	bl	8004238 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004040:	2100      	movs	r1, #0
 8004042:	4805      	ldr	r0, [pc, #20]	; (8004058 <MX_I2C1_Init+0x74>)
 8004044:	f004 fdf7 	bl	8008c36 <HAL_I2CEx_ConfigDigitalFilter>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800404e:	f000 f8f3 	bl	8004238 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004052:	bf00      	nop
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	200023e8 	.word	0x200023e8
 800405c:	40005400 	.word	0x40005400
 8004060:	2000090e 	.word	0x2000090e

08004064 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b08a      	sub	sp, #40	; 0x28
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800406c:	f107 0314 	add.w	r3, r7, #20
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	605a      	str	r2, [r3, #4]
 8004076:	609a      	str	r2, [r3, #8]
 8004078:	60da      	str	r2, [r3, #12]
 800407a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a1b      	ldr	r2, [pc, #108]	; (80040f0 <HAL_I2C_MspInit+0x8c>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d12f      	bne.n	80040e6 <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004086:	4b1b      	ldr	r3, [pc, #108]	; (80040f4 <HAL_I2C_MspInit+0x90>)
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	4a1a      	ldr	r2, [pc, #104]	; (80040f4 <HAL_I2C_MspInit+0x90>)
 800408c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004090:	6153      	str	r3, [r2, #20]
 8004092:	4b18      	ldr	r3, [pc, #96]	; (80040f4 <HAL_I2C_MspInit+0x90>)
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800409a:	613b      	str	r3, [r7, #16]
 800409c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800409e:	23c0      	movs	r3, #192	; 0xc0
 80040a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040a2:	2312      	movs	r3, #18
 80040a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a6:	2300      	movs	r3, #0
 80040a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040aa:	2303      	movs	r3, #3
 80040ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040ae:	2304      	movs	r3, #4
 80040b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040b2:	f107 0314 	add.w	r3, r7, #20
 80040b6:	4619      	mov	r1, r3
 80040b8:	480f      	ldr	r0, [pc, #60]	; (80040f8 <HAL_I2C_MspInit+0x94>)
 80040ba:	f002 fb21 	bl	8006700 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040be:	4b0d      	ldr	r3, [pc, #52]	; (80040f4 <HAL_I2C_MspInit+0x90>)
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	4a0c      	ldr	r2, [pc, #48]	; (80040f4 <HAL_I2C_MspInit+0x90>)
 80040c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80040c8:	61d3      	str	r3, [r2, #28]
 80040ca:	4b0a      	ldr	r3, [pc, #40]	; (80040f4 <HAL_I2C_MspInit+0x90>)
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040d2:	60fb      	str	r3, [r7, #12]
 80040d4:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80040d6:	2200      	movs	r2, #0
 80040d8:	2105      	movs	r1, #5
 80040da:	201f      	movs	r0, #31
 80040dc:	f001 fed6 	bl	8005e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80040e0:	201f      	movs	r0, #31
 80040e2:	f001 feef 	bl	8005ec4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80040e6:	bf00      	nop
 80040e8:	3728      	adds	r7, #40	; 0x28
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	40005400 	.word	0x40005400
 80040f4:	40021000 	.word	0x40021000
 80040f8:	48000400 	.word	0x48000400

080040fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004100:	f001 fdb2 	bl	8005c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004104:	f000 f828 	bl	8004158 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004108:	f7ff feda 	bl	8003ec0 <MX_GPIO_Init>
  MX_DMA_Init();
 800410c:	f7fe ff0a 	bl	8002f24 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8004110:	f001 fb42 	bl	8005798 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8004114:	f7ff ff66 	bl	8003fe4 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8004118:	f001 fb6e 	bl	80057f8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800411c:	f001 fba0 	bl	8005860 <MX_USART3_UART_Init>
  MX_UART4_Init();
 8004120:	f001 fb0a 	bl	8005738 <MX_UART4_Init>
  MX_TIM7_Init();
 8004124:	f001 fab2 	bl	800568c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

//  HAL_Delay(30e3); //30 seconds delay to start PC
  MS5837_02BA_init(&hi2c1);
 8004128:	4808      	ldr	r0, [pc, #32]	; (800414c <main+0x50>)
 800412a:	f7fc ff6f 	bl	800100c <MS5837_02BA_init>
  MS5837_02BA_reset_pressure();
 800412e:	f7fd f93f 	bl	80013b0 <MS5837_02BA_reset_pressure>

  movingAverageInit(&pressure_filter, 50);
 8004132:	2132      	movs	r1, #50	; 0x32
 8004134:	4806      	ldr	r0, [pc, #24]	; (8004150 <main+0x54>)
 8004136:	f000 f884 	bl	8004242 <movingAverageInit>
  movingAverageInit(&velocity_pressure_filter, 50);
 800413a:	2132      	movs	r1, #50	; 0x32
 800413c:	4805      	ldr	r0, [pc, #20]	; (8004154 <main+0x58>)
 800413e:	f000 f880 	bl	8004242 <movingAverageInit>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8004142:	f7ff fa67 	bl	8003614 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8004146:	f008 fd26 	bl	800cb96 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800414a:	e7fe      	b.n	800414a <main+0x4e>
 800414c:	200023e8 	.word	0x200023e8
 8004150:	2000243c 	.word	0x2000243c
 8004154:	2000250c 	.word	0x2000250c

08004158 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b09e      	sub	sp, #120	; 0x78
 800415c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800415e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004162:	2228      	movs	r2, #40	; 0x28
 8004164:	2100      	movs	r1, #0
 8004166:	4618      	mov	r0, r3
 8004168:	f00b ff78 	bl	801005c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800416c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004170:	2200      	movs	r2, #0
 8004172:	601a      	str	r2, [r3, #0]
 8004174:	605a      	str	r2, [r3, #4]
 8004176:	609a      	str	r2, [r3, #8]
 8004178:	60da      	str	r2, [r3, #12]
 800417a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800417c:	463b      	mov	r3, r7
 800417e:	223c      	movs	r2, #60	; 0x3c
 8004180:	2100      	movs	r1, #0
 8004182:	4618      	mov	r0, r3
 8004184:	f00b ff6a 	bl	801005c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004188:	2302      	movs	r3, #2
 800418a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800418c:	2301      	movs	r3, #1
 800418e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004190:	2310      	movs	r3, #16
 8004192:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004194:	2302      	movs	r3, #2
 8004196:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004198:	2300      	movs	r3, #0
 800419a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800419c:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 80041a0:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041a2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80041a6:	4618      	mov	r0, r3
 80041a8:	f004 fd92 	bl	8008cd0 <HAL_RCC_OscConfig>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80041b2:	f000 f841 	bl	8004238 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041b6:	230f      	movs	r3, #15
 80041b8:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041ba:	2302      	movs	r3, #2
 80041bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041be:	2300      	movs	r3, #0
 80041c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80041c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041c8:	2300      	movs	r3, #0
 80041ca:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80041cc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80041d0:	2101      	movs	r1, #1
 80041d2:	4618      	mov	r0, r3
 80041d4:	f005 fdba 	bl	8009d4c <HAL_RCC_ClockConfig>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80041de:	f000 f82b 	bl	8004238 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80041e2:	232f      	movs	r3, #47	; 0x2f
 80041e4:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART4
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80041e6:	2300      	movs	r3, #0
 80041e8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80041ea:	2300      	movs	r3, #0
 80041ec:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80041ee:	2300      	movs	r3, #0
 80041f0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80041f2:	2300      	movs	r3, #0
 80041f4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80041f6:	2300      	movs	r3, #0
 80041f8:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80041fa:	463b      	mov	r3, r7
 80041fc:	4618      	mov	r0, r3
 80041fe:	f006 f80f 	bl	800a220 <HAL_RCCEx_PeriphCLKConfig>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8004208:	f000 f816 	bl	8004238 <Error_Handler>
  }
}
 800420c:	bf00      	nop
 800420e:	3778      	adds	r7, #120	; 0x78
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a04      	ldr	r2, [pc, #16]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d101      	bne.n	800422a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004226:	f001 fd35 	bl	8005c94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800422a:	bf00      	nop
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	40012c00 	.word	0x40012c00

08004238 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004238:	b480      	push	{r7}
 800423a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800423c:	b672      	cpsid	i
}
 800423e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004240:	e7fe      	b.n	8004240 <Error_Handler+0x8>

08004242 <movingAverageInit>:
#include "moving_average.h"

void movingAverageInit(Moving_Average_filter* filter, uint8_t order)
{
 8004242:	b480      	push	{r7}
 8004244:	b085      	sub	sp, #20
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
 800424a:	460b      	mov	r3, r1
 800424c:	70fb      	strb	r3, [r7, #3]
	filter->order = order;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	78fa      	ldrb	r2, [r7, #3]
 8004252:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	for(uint8_t i = 0; i<MOVING_AVERAGE_MAX_ORDER; i++)
 8004256:	2300      	movs	r3, #0
 8004258:	73fb      	strb	r3, [r7, #15]
 800425a:	e009      	b.n	8004270 <movingAverageInit+0x2e>
		filter->data[i] = 0;
 800425c:	7bfb      	ldrb	r3, [r7, #15]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4413      	add	r3, r2
 8004264:	f04f 0200 	mov.w	r2, #0
 8004268:	601a      	str	r2, [r3, #0]
	for(uint8_t i = 0; i<MOVING_AVERAGE_MAX_ORDER; i++)
 800426a:	7bfb      	ldrb	r3, [r7, #15]
 800426c:	3301      	adds	r3, #1
 800426e:	73fb      	strb	r3, [r7, #15]
 8004270:	7bfb      	ldrb	r3, [r7, #15]
 8004272:	2b31      	cmp	r3, #49	; 0x31
 8004274:	d9f2      	bls.n	800425c <movingAverageInit+0x1a>
	filter->current_element = 0;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	filter->average = 0;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f04f 0200 	mov.w	r2, #0
 8004284:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
}
 8004288:	bf00      	nop
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <movingAverageIterate>:

float movingAverageIterate(Moving_Average_filter* filter, float value)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	ed87 0a00 	vstr	s0, [r7]
	int32_t last_value = filter->data[filter->current_element];
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	4413      	add	r3, r2
 80042ac:	edd3 7a00 	vldr	s15, [r3]
 80042b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80042b4:	ee17 3a90 	vmov	r3, s15
 80042b8:	60fb      	str	r3, [r7, #12]
	filter->data[filter->current_element] = value;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	4413      	add	r3, r2
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	601a      	str	r2, [r3, #0]
	filter->average = (filter->average * filter->order - last_value + value) / (float)filter->order;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	ed93 7a33 	vldr	s14, [r3, #204]	; 0xcc
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 80042d6:	ee07 3a90 	vmov	s15, r3
 80042da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	ee07 3a90 	vmov	s15, r3
 80042e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80042f0:	edd7 7a00 	vldr	s15, [r7]
 80042f4:	ee77 6a27 	vadd.f32	s13, s14, s15
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 80042fe:	ee07 3a90 	vmov	s15, r3
 8004302:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004306:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
	filter->current_element = (filter->current_element+1)%filter->order;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004316:	3301      	adds	r3, #1
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	f892 20c8 	ldrb.w	r2, [r2, #200]	; 0xc8
 800431e:	fb93 f1f2 	sdiv	r1, r3, r2
 8004322:	fb01 f202 	mul.w	r2, r1, r2
 8004326:	1a9b      	subs	r3, r3, r2
 8004328:	b2da      	uxtb	r2, r3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	return filter->average;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8004336:	ee07 3a90 	vmov	s15, r3
}
 800433a:	eeb0 0a67 	vmov.f32	s0, s15
 800433e:	3714      	adds	r7, #20
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <stabilizationInit>:
#include "FreeRTOSTick.h"
#include "math.h"
#include "robot.h"

void stabilizationInit()
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 800434e:	2300      	movs	r3, #0
 8004350:	71fb      	strb	r3, [r7, #7]
 8004352:	e15d      	b.n	8004610 <stabilizationInit+0x2c8>
		rStabConstants[i].enable = false;
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	4abf      	ldr	r2, [pc, #764]	; (8004654 <stabilizationInit+0x30c>)
 8004358:	214c      	movs	r1, #76	; 0x4c
 800435a:	fb01 f303 	mul.w	r3, r1, r3
 800435e:	4413      	add	r3, r2
 8004360:	2200      	movs	r2, #0
 8004362:	701a      	strb	r2, [r3, #0]

		rStabState[i].speedIntegral = 0;
 8004364:	79fb      	ldrb	r3, [r7, #7]
 8004366:	4abc      	ldr	r2, [pc, #752]	; (8004658 <stabilizationInit+0x310>)
 8004368:	2158      	movs	r1, #88	; 0x58
 800436a:	fb01 f303 	mul.w	r3, r1, r3
 800436e:	4413      	add	r3, r2
 8004370:	330c      	adds	r3, #12
 8004372:	f04f 0200 	mov.w	r2, #0
 8004376:	601a      	str	r2, [r3, #0]
		rStabState[i].posDerivative = 0;
 8004378:	79fb      	ldrb	r3, [r7, #7]
 800437a:	4ab7      	ldr	r2, [pc, #732]	; (8004658 <stabilizationInit+0x310>)
 800437c:	2158      	movs	r1, #88	; 0x58
 800437e:	fb01 f303 	mul.w	r3, r1, r3
 8004382:	4413      	add	r3, r2
 8004384:	3310      	adds	r3, #16
 8004386:	f04f 0200 	mov.w	r2, #0
 800438a:	601a      	str	r2, [r3, #0]
		rStabState[i].oldSpeed = 0;
 800438c:	79fb      	ldrb	r3, [r7, #7]
 800438e:	4ab2      	ldr	r2, [pc, #712]	; (8004658 <stabilizationInit+0x310>)
 8004390:	2158      	movs	r1, #88	; 0x58
 8004392:	fb01 f303 	mul.w	r3, r1, r3
 8004396:	4413      	add	r3, r2
 8004398:	3314      	adds	r3, #20
 800439a:	f04f 0200 	mov.w	r2, #0
 800439e:	601a      	str	r2, [r3, #0]
		rStabState[i].oldPos = 0;
 80043a0:	79fb      	ldrb	r3, [r7, #7]
 80043a2:	4aad      	ldr	r2, [pc, #692]	; (8004658 <stabilizationInit+0x310>)
 80043a4:	2158      	movs	r1, #88	; 0x58
 80043a6:	fb01 f303 	mul.w	r3, r1, r3
 80043aa:	4413      	add	r3, r2
 80043ac:	3318      	adds	r3, #24
 80043ae:	f04f 0200 	mov.w	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]

		rStabState[i].joyUnitCasted = 0;
 80043b4:	79fb      	ldrb	r3, [r7, #7]
 80043b6:	4aa8      	ldr	r2, [pc, #672]	; (8004658 <stabilizationInit+0x310>)
 80043b8:	2158      	movs	r1, #88	; 0x58
 80043ba:	fb01 f303 	mul.w	r3, r1, r3
 80043be:	4413      	add	r3, r2
 80043c0:	331c      	adds	r3, #28
 80043c2:	f04f 0200 	mov.w	r2, #0
 80043c6:	601a      	str	r2, [r3, #0]
		rStabState[i].joy_iValue = 0;
 80043c8:	79fb      	ldrb	r3, [r7, #7]
 80043ca:	4aa3      	ldr	r2, [pc, #652]	; (8004658 <stabilizationInit+0x310>)
 80043cc:	2158      	movs	r1, #88	; 0x58
 80043ce:	fb01 f303 	mul.w	r3, r1, r3
 80043d2:	4413      	add	r3, r2
 80043d4:	3320      	adds	r3, #32
 80043d6:	f04f 0200 	mov.w	r2, #0
 80043da:	601a      	str	r2, [r3, #0]
		rStabState[i].posError = 0;
 80043dc:	79fb      	ldrb	r3, [r7, #7]
 80043de:	4a9e      	ldr	r2, [pc, #632]	; (8004658 <stabilizationInit+0x310>)
 80043e0:	2158      	movs	r1, #88	; 0x58
 80043e2:	fb01 f303 	mul.w	r3, r1, r3
 80043e6:	4413      	add	r3, r2
 80043e8:	3324      	adds	r3, #36	; 0x24
 80043ea:	f04f 0200 	mov.w	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]
		rStabState[i].speedError = 0;
 80043f0:	79fb      	ldrb	r3, [r7, #7]
 80043f2:	4a99      	ldr	r2, [pc, #612]	; (8004658 <stabilizationInit+0x310>)
 80043f4:	2158      	movs	r1, #88	; 0x58
 80043f6:	fb01 f303 	mul.w	r3, r1, r3
 80043fa:	4413      	add	r3, r2
 80043fc:	3328      	adds	r3, #40	; 0x28
 80043fe:	f04f 0200 	mov.w	r2, #0
 8004402:	601a      	str	r2, [r3, #0]
		rStabState[i].dynSummator = 0;
 8004404:	79fb      	ldrb	r3, [r7, #7]
 8004406:	4a94      	ldr	r2, [pc, #592]	; (8004658 <stabilizationInit+0x310>)
 8004408:	2158      	movs	r1, #88	; 0x58
 800440a:	fb01 f303 	mul.w	r3, r1, r3
 800440e:	4413      	add	r3, r2
 8004410:	332c      	adds	r3, #44	; 0x2c
 8004412:	f04f 0200 	mov.w	r2, #0
 8004416:	601a      	str	r2, [r3, #0]
		rStabState[i].pidValue = 0;
 8004418:	79fb      	ldrb	r3, [r7, #7]
 800441a:	4a8f      	ldr	r2, [pc, #572]	; (8004658 <stabilizationInit+0x310>)
 800441c:	2158      	movs	r1, #88	; 0x58
 800441e:	fb01 f303 	mul.w	r3, r1, r3
 8004422:	4413      	add	r3, r2
 8004424:	3330      	adds	r3, #48	; 0x30
 8004426:	f04f 0200 	mov.w	r2, #0
 800442a:	601a      	str	r2, [r3, #0]
		rStabState[i].pid_iValue = 0;
 800442c:	79fb      	ldrb	r3, [r7, #7]
 800442e:	4a8a      	ldr	r2, [pc, #552]	; (8004658 <stabilizationInit+0x310>)
 8004430:	2158      	movs	r1, #88	; 0x58
 8004432:	fb01 f303 	mul.w	r3, r1, r3
 8004436:	4413      	add	r3, r2
 8004438:	3334      	adds	r3, #52	; 0x34
 800443a:	f04f 0200 	mov.w	r2, #0
 800443e:	601a      	str	r2, [r3, #0]
		rStabState[i].posErrorAmp = 0;
 8004440:	79fb      	ldrb	r3, [r7, #7]
 8004442:	4a85      	ldr	r2, [pc, #532]	; (8004658 <stabilizationInit+0x310>)
 8004444:	2158      	movs	r1, #88	; 0x58
 8004446:	fb01 f303 	mul.w	r3, r1, r3
 800444a:	4413      	add	r3, r2
 800444c:	3338      	adds	r3, #56	; 0x38
 800444e:	f04f 0200 	mov.w	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
		rStabState[i].speedFiltered = 0;
 8004454:	79fb      	ldrb	r3, [r7, #7]
 8004456:	4a80      	ldr	r2, [pc, #512]	; (8004658 <stabilizationInit+0x310>)
 8004458:	2158      	movs	r1, #88	; 0x58
 800445a:	fb01 f303 	mul.w	r3, r1, r3
 800445e:	4413      	add	r3, r2
 8004460:	333c      	adds	r3, #60	; 0x3c
 8004462:	f04f 0200 	mov.w	r2, #0
 8004466:	601a      	str	r2, [r3, #0]
		rStabState[i].posFiltered = 0;
 8004468:	79fb      	ldrb	r3, [r7, #7]
 800446a:	4a7b      	ldr	r2, [pc, #492]	; (8004658 <stabilizationInit+0x310>)
 800446c:	2158      	movs	r1, #88	; 0x58
 800446e:	fb01 f303 	mul.w	r3, r1, r3
 8004472:	4413      	add	r3, r2
 8004474:	3340      	adds	r3, #64	; 0x40
 8004476:	f04f 0200 	mov.w	r2, #0
 800447a:	601a      	str	r2, [r3, #0]
		rStabState[i].oldPosFiltered = 0;
 800447c:	79fb      	ldrb	r3, [r7, #7]
 800447e:	4a76      	ldr	r2, [pc, #472]	; (8004658 <stabilizationInit+0x310>)
 8004480:	2158      	movs	r1, #88	; 0x58
 8004482:	fb01 f303 	mul.w	r3, r1, r3
 8004486:	4413      	add	r3, r2
 8004488:	3344      	adds	r3, #68	; 0x44
 800448a:	f04f 0200 	mov.w	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
		rStabState[i].oldSpeedError = 0;
 8004490:	79fb      	ldrb	r3, [r7, #7]
 8004492:	4a71      	ldr	r2, [pc, #452]	; (8004658 <stabilizationInit+0x310>)
 8004494:	2158      	movs	r1, #88	; 0x58
 8004496:	fb01 f303 	mul.w	r3, r1, r3
 800449a:	4413      	add	r3, r2
 800449c:	3348      	adds	r3, #72	; 0x48
 800449e:	f04f 0200 	mov.w	r2, #0
 80044a2:	601a      	str	r2, [r3, #0]
		rStabState[i].thrustersFiltered = 0;
 80044a4:	79fb      	ldrb	r3, [r7, #7]
 80044a6:	4a6c      	ldr	r2, [pc, #432]	; (8004658 <stabilizationInit+0x310>)
 80044a8:	2158      	movs	r1, #88	; 0x58
 80044aa:	fb01 f303 	mul.w	r3, r1, r3
 80044ae:	4413      	add	r3, r2
 80044b0:	334c      	adds	r3, #76	; 0x4c
 80044b2:	f04f 0200 	mov.w	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]
		rStabState[i].outputSignal = 0;
 80044b8:	79fb      	ldrb	r3, [r7, #7]
 80044ba:	4a67      	ldr	r2, [pc, #412]	; (8004658 <stabilizationInit+0x310>)
 80044bc:	2158      	movs	r1, #88	; 0x58
 80044be:	fb01 f303 	mul.w	r3, r1, r3
 80044c2:	4413      	add	r3, r2
 80044c4:	3350      	adds	r3, #80	; 0x50
 80044c6:	f04f 0200 	mov.w	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]

		rStabState[i].LastTick = 0;
 80044cc:	79fb      	ldrb	r3, [r7, #7]
 80044ce:	4a62      	ldr	r2, [pc, #392]	; (8004658 <stabilizationInit+0x310>)
 80044d0:	2158      	movs	r1, #88	; 0x58
 80044d2:	fb01 f303 	mul.w	r3, r1, r3
 80044d6:	4413      	add	r3, r2
 80044d8:	3354      	adds	r3, #84	; 0x54
 80044da:	f04f 0200 	mov.w	r2, #0
 80044de:	601a      	str	r2, [r3, #0]

		if(!rState.flash) {
 80044e0:	4b5e      	ldr	r3, [pc, #376]	; (800465c <stabilizationInit+0x314>)
 80044e2:	789b      	ldrb	r3, [r3, #2]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f040 8090 	bne.w	800460a <stabilizationInit+0x2c2>
			rStabConstants[i].pJoyUnitCast = 1;
 80044ea:	79fb      	ldrb	r3, [r7, #7]
 80044ec:	4a59      	ldr	r2, [pc, #356]	; (8004654 <stabilizationInit+0x30c>)
 80044ee:	214c      	movs	r1, #76	; 0x4c
 80044f0:	fb01 f303 	mul.w	r3, r1, r3
 80044f4:	4413      	add	r3, r2
 80044f6:	3304      	adds	r3, #4
 80044f8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80044fc:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pSpeedDyn = 1;
 80044fe:	79fb      	ldrb	r3, [r7, #7]
 8004500:	4a54      	ldr	r2, [pc, #336]	; (8004654 <stabilizationInit+0x30c>)
 8004502:	214c      	movs	r1, #76	; 0x4c
 8004504:	fb01 f303 	mul.w	r3, r1, r3
 8004508:	4413      	add	r3, r2
 800450a:	3308      	adds	r3, #8
 800450c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004510:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pErrGain = 1;
 8004512:	79fb      	ldrb	r3, [r7, #7]
 8004514:	4a4f      	ldr	r2, [pc, #316]	; (8004654 <stabilizationInit+0x30c>)
 8004516:	214c      	movs	r1, #76	; 0x4c
 8004518:	fb01 f303 	mul.w	r3, r1, r3
 800451c:	4413      	add	r3, r2
 800451e:	330c      	adds	r3, #12
 8004520:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004524:	601a      	str	r2, [r3, #0]
			rStabConstants[i].aFilter[SPEED_FILTER].T = 0;
 8004526:	79fb      	ldrb	r3, [r7, #7]
 8004528:	4a4a      	ldr	r2, [pc, #296]	; (8004654 <stabilizationInit+0x30c>)
 800452a:	214c      	movs	r1, #76	; 0x4c
 800452c:	fb01 f303 	mul.w	r3, r1, r3
 8004530:	4413      	add	r3, r2
 8004532:	3318      	adds	r3, #24
 8004534:	f04f 0200 	mov.w	r2, #0
 8004538:	601a      	str	r2, [r3, #0]
			rStabConstants[i].aFilter[SPEED_FILTER].K = 1;
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	4a45      	ldr	r2, [pc, #276]	; (8004654 <stabilizationInit+0x30c>)
 800453e:	214c      	movs	r1, #76	; 0x4c
 8004540:	fb01 f303 	mul.w	r3, r1, r3
 8004544:	4413      	add	r3, r2
 8004546:	331c      	adds	r3, #28
 8004548:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800454c:	601a      	str	r2, [r3, #0]
			rStabConstants[i].aFilter[POS_FILTER].T = 0;
 800454e:	79fb      	ldrb	r3, [r7, #7]
 8004550:	4a40      	ldr	r2, [pc, #256]	; (8004654 <stabilizationInit+0x30c>)
 8004552:	214c      	movs	r1, #76	; 0x4c
 8004554:	fb01 f303 	mul.w	r3, r1, r3
 8004558:	4413      	add	r3, r2
 800455a:	3310      	adds	r3, #16
 800455c:	f04f 0200 	mov.w	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
			rStabConstants[i].aFilter[POS_FILTER].K = 1;
 8004562:	79fb      	ldrb	r3, [r7, #7]
 8004564:	4a3b      	ldr	r2, [pc, #236]	; (8004654 <stabilizationInit+0x30c>)
 8004566:	214c      	movs	r1, #76	; 0x4c
 8004568:	fb01 f303 	mul.w	r3, r1, r3
 800456c:	4413      	add	r3, r2
 800456e:	3314      	adds	r3, #20
 8004570:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004574:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pid.pGain = 1;
 8004576:	79fb      	ldrb	r3, [r7, #7]
 8004578:	4a36      	ldr	r2, [pc, #216]	; (8004654 <stabilizationInit+0x30c>)
 800457a:	214c      	movs	r1, #76	; 0x4c
 800457c:	fb01 f303 	mul.w	r3, r1, r3
 8004580:	4413      	add	r3, r2
 8004582:	3328      	adds	r3, #40	; 0x28
 8004584:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004588:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pid.iGain = 1;
 800458a:	79fb      	ldrb	r3, [r7, #7]
 800458c:	4a31      	ldr	r2, [pc, #196]	; (8004654 <stabilizationInit+0x30c>)
 800458e:	214c      	movs	r1, #76	; 0x4c
 8004590:	fb01 f303 	mul.w	r3, r1, r3
 8004594:	4413      	add	r3, r2
 8004596:	332c      	adds	r3, #44	; 0x2c
 8004598:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800459c:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pid.iMax = -1000;
 800459e:	79fb      	ldrb	r3, [r7, #7]
 80045a0:	4a2c      	ldr	r2, [pc, #176]	; (8004654 <stabilizationInit+0x30c>)
 80045a2:	214c      	movs	r1, #76	; 0x4c
 80045a4:	fb01 f303 	mul.w	r3, r1, r3
 80045a8:	4413      	add	r3, r2
 80045aa:	3330      	adds	r3, #48	; 0x30
 80045ac:	4a2c      	ldr	r2, [pc, #176]	; (8004660 <stabilizationInit+0x318>)
 80045ae:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pid.iMin = 1000;
 80045b0:	79fb      	ldrb	r3, [r7, #7]
 80045b2:	4a28      	ldr	r2, [pc, #160]	; (8004654 <stabilizationInit+0x30c>)
 80045b4:	214c      	movs	r1, #76	; 0x4c
 80045b6:	fb01 f303 	mul.w	r3, r1, r3
 80045ba:	4413      	add	r3, r2
 80045bc:	3334      	adds	r3, #52	; 0x34
 80045be:	4a29      	ldr	r2, [pc, #164]	; (8004664 <stabilizationInit+0x31c>)
 80045c0:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pThrustersMax = 5000;
 80045c2:	79fb      	ldrb	r3, [r7, #7]
 80045c4:	4a23      	ldr	r2, [pc, #140]	; (8004654 <stabilizationInit+0x30c>)
 80045c6:	214c      	movs	r1, #76	; 0x4c
 80045c8:	fb01 f303 	mul.w	r3, r1, r3
 80045cc:	4413      	add	r3, r2
 80045ce:	333c      	adds	r3, #60	; 0x3c
 80045d0:	4a25      	ldr	r2, [pc, #148]	; (8004668 <stabilizationInit+0x320>)
 80045d2:	601a      	str	r2, [r3, #0]
			rStabConstants[i].pThrustersMin = -5000;
 80045d4:	79fb      	ldrb	r3, [r7, #7]
 80045d6:	4a1f      	ldr	r2, [pc, #124]	; (8004654 <stabilizationInit+0x30c>)
 80045d8:	214c      	movs	r1, #76	; 0x4c
 80045da:	fb01 f303 	mul.w	r3, r1, r3
 80045de:	4413      	add	r3, r2
 80045e0:	3338      	adds	r3, #56	; 0x38
 80045e2:	4a22      	ldr	r2, [pc, #136]	; (800466c <stabilizationInit+0x324>)
 80045e4:	601a      	str	r2, [r3, #0]
			rStabConstants[i].sOutSummatorMax = 32000;
 80045e6:	79fb      	ldrb	r3, [r7, #7]
 80045e8:	4a1a      	ldr	r2, [pc, #104]	; (8004654 <stabilizationInit+0x30c>)
 80045ea:	214c      	movs	r1, #76	; 0x4c
 80045ec:	fb01 f303 	mul.w	r3, r1, r3
 80045f0:	4413      	add	r3, r2
 80045f2:	3344      	adds	r3, #68	; 0x44
 80045f4:	4a1e      	ldr	r2, [pc, #120]	; (8004670 <stabilizationInit+0x328>)
 80045f6:	601a      	str	r2, [r3, #0]
			rStabConstants[i].sOutSummatorMin = -32000;
 80045f8:	79fb      	ldrb	r3, [r7, #7]
 80045fa:	4a16      	ldr	r2, [pc, #88]	; (8004654 <stabilizationInit+0x30c>)
 80045fc:	214c      	movs	r1, #76	; 0x4c
 80045fe:	fb01 f303 	mul.w	r3, r1, r3
 8004602:	4413      	add	r3, r2
 8004604:	3348      	adds	r3, #72	; 0x48
 8004606:	4a1b      	ldr	r2, [pc, #108]	; (8004674 <stabilizationInit+0x32c>)
 8004608:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0; i<STABILIZATION_AMOUNT; i++) {
 800460a:	79fb      	ldrb	r3, [r7, #7]
 800460c:	3301      	adds	r3, #1
 800460e:	71fb      	strb	r3, [r7, #7]
 8004610:	79fb      	ldrb	r3, [r7, #7]
 8004612:	2b05      	cmp	r3, #5
 8004614:	f67f ae9e 	bls.w	8004354 <stabilizationInit+0xc>
		}
	}

	/////////DEBUG!!!!////////////////////////////////////////////
	rStabConstants[STAB_YAW].enable = false;
 8004618:	4b0e      	ldr	r3, [pc, #56]	; (8004654 <stabilizationInit+0x30c>)
 800461a:	2200      	movs	r2, #0
 800461c:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
	rStabConstants[STAB_ROLL].enable = false;
 8004620:	4b0c      	ldr	r3, [pc, #48]	; (8004654 <stabilizationInit+0x30c>)
 8004622:	2200      	movs	r2, #0
 8004624:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	rStabConstants[STAB_DEPTH].enable = false;
 8004628:	4b0a      	ldr	r3, [pc, #40]	; (8004654 <stabilizationInit+0x30c>)
 800462a:	2200      	movs	r2, #0
 800462c:	701a      	strb	r2, [r3, #0]
	rStabConstants[STAB_MARCH].enable = false;
 800462e:	4b09      	ldr	r3, [pc, #36]	; (8004654 <stabilizationInit+0x30c>)
 8004630:	2200      	movs	r2, #0
 8004632:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	rStabConstants[STAB_LAG].enable = false;
 8004636:	4b07      	ldr	r3, [pc, #28]	; (8004654 <stabilizationInit+0x30c>)
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
	rStabConstants[STAB_PITCH].enable = false;
 800463e:	4b05      	ldr	r3, [pc, #20]	; (8004654 <stabilizationInit+0x30c>)
 8004640:	2200      	movs	r2, #0
 8004642:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c
	//////////////////////////////////////////////////////////////

	/////////////////////////////////////////////////////////////
    rStabState[STAB_ROLL].inputSignal = &rMonitorInput.roll;
 8004646:	4b04      	ldr	r3, [pc, #16]	; (8004658 <stabilizationInit+0x310>)
 8004648:	4a0b      	ldr	r2, [pc, #44]	; (8004678 <stabilizationInit+0x330>)
 800464a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
    rStabState[STAB_ROLL].speedSignal = &rSensors.rollSpeed;
 800464e:	4b02      	ldr	r3, [pc, #8]	; (8004658 <stabilizationInit+0x310>)
 8004650:	e014      	b.n	800467c <stabilizationInit+0x334>
 8004652:	bf00      	nop
 8004654:	20001eb0 	.word	0x20001eb0
 8004658:	20002078 	.word	0x20002078
 800465c:	20001d2c 	.word	0x20001d2c
 8004660:	c47a0000 	.word	0xc47a0000
 8004664:	447a0000 	.word	0x447a0000
 8004668:	459c4000 	.word	0x459c4000
 800466c:	c59c4000 	.word	0xc59c4000
 8004670:	46fa0000 	.word	0x46fa0000
 8004674:	c6fa0000 	.word	0xc6fa0000
 8004678:	20001e64 	.word	0x20001e64
 800467c:	4a96      	ldr	r2, [pc, #600]	; (80048d8 <stabilizationInit+0x590>)
 800467e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
    rStabState[STAB_ROLL].posSignal = &rSensors.roll;
 8004682:	4b96      	ldr	r3, [pc, #600]	; (80048dc <stabilizationInit+0x594>)
 8004684:	4a96      	ldr	r2, [pc, #600]	; (80048e0 <stabilizationInit+0x598>)
 8004686:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
    rStabConstants[STAB_ROLL].joyIntegration = false;
 800468a:	4b96      	ldr	r3, [pc, #600]	; (80048e4 <stabilizationInit+0x59c>)
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131
    /////////////////////////////////////////////////////////////
    rStabState[STAB_PITCH].inputSignal = &rMonitorInput.pitch;
 8004692:	4b92      	ldr	r3, [pc, #584]	; (80048dc <stabilizationInit+0x594>)
 8004694:	4a94      	ldr	r2, [pc, #592]	; (80048e8 <stabilizationInit+0x5a0>)
 8004696:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
    rStabState[STAB_PITCH].speedSignal = &rSensors.pitchSpeed;
 800469a:	4b90      	ldr	r3, [pc, #576]	; (80048dc <stabilizationInit+0x594>)
 800469c:	4a93      	ldr	r2, [pc, #588]	; (80048ec <stabilizationInit+0x5a4>)
 800469e:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
    rStabState[STAB_PITCH].posSignal = &rSensors.pitch;
 80046a2:	4b8e      	ldr	r3, [pc, #568]	; (80048dc <stabilizationInit+0x594>)
 80046a4:	4a92      	ldr	r2, [pc, #584]	; (80048f0 <stabilizationInit+0x5a8>)
 80046a6:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
    rStabConstants[STAB_PITCH].joyIntegration = true;
 80046aa:	4b8e      	ldr	r3, [pc, #568]	; (80048e4 <stabilizationInit+0x59c>)
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 217d 	strb.w	r2, [r3, #381]	; 0x17d
    /////////////////////////////////////////////////////////////
    rStabState[STAB_YAW].inputSignal = &rMonitorInput.yaw;
 80046b2:	4b8a      	ldr	r3, [pc, #552]	; (80048dc <stabilizationInit+0x594>)
 80046b4:	4a8f      	ldr	r2, [pc, #572]	; (80048f4 <stabilizationInit+0x5ac>)
 80046b6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    rStabState[STAB_YAW].speedSignal = &rSensors.yawSpeed;
 80046ba:	4b88      	ldr	r3, [pc, #544]	; (80048dc <stabilizationInit+0x594>)
 80046bc:	4a8e      	ldr	r2, [pc, #568]	; (80048f8 <stabilizationInit+0x5b0>)
 80046be:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    rStabState[STAB_YAW].posSignal = &rSensors.yaw;//&rStabState[STAB_YAW].speedIntegral;
 80046c2:	4b86      	ldr	r3, [pc, #536]	; (80048dc <stabilizationInit+0x594>)
 80046c4:	4a8d      	ldr	r2, [pc, #564]	; (80048fc <stabilizationInit+0x5b4>)
 80046c6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    rStabConstants[STAB_YAW].joyIntegration = true;
 80046ca:	4b86      	ldr	r3, [pc, #536]	; (80048e4 <stabilizationInit+0x59c>)
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 20e5 	strb.w	r2, [r3, #229]	; 0xe5
    /////////////////////////////////////////////////////////////
    rStabState[STAB_DEPTH].inputSignal = &rMonitorInput.depth;
 80046d2:	4b82      	ldr	r3, [pc, #520]	; (80048dc <stabilizationInit+0x594>)
 80046d4:	4a8a      	ldr	r2, [pc, #552]	; (8004900 <stabilizationInit+0x5b8>)
 80046d6:	601a      	str	r2, [r3, #0]
    rStabState[STAB_DEPTH].speedSignal = &rSensors.velocity_pressure;//&rStabState[STAB_DEPTH].posDerivative;
 80046d8:	4b80      	ldr	r3, [pc, #512]	; (80048dc <stabilizationInit+0x594>)
 80046da:	4a8a      	ldr	r2, [pc, #552]	; (8004904 <stabilizationInit+0x5bc>)
 80046dc:	605a      	str	r2, [r3, #4]
    rStabState[STAB_DEPTH].posSignal = &rSensors.pressure;
 80046de:	4b7f      	ldr	r3, [pc, #508]	; (80048dc <stabilizationInit+0x594>)
 80046e0:	4a89      	ldr	r2, [pc, #548]	; (8004908 <stabilizationInit+0x5c0>)
 80046e2:	609a      	str	r2, [r3, #8]
    rStabConstants[STAB_DEPTH].joyIntegration = false;
 80046e4:	4b7f      	ldr	r3, [pc, #508]	; (80048e4 <stabilizationInit+0x59c>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	705a      	strb	r2, [r3, #1]
    /////////////////////////////////////////////////////////////
    rStabState[STAB_LAG].inputSignal = &rMonitorInput.lag;
 80046ea:	4b7c      	ldr	r3, [pc, #496]	; (80048dc <stabilizationInit+0x594>)
 80046ec:	4a87      	ldr	r2, [pc, #540]	; (800490c <stabilizationInit+0x5c4>)
 80046ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    rStabState[STAB_LAG].speedSignal = &rStabState[STAB_LAG].posDerivative;
 80046f2:	4b7a      	ldr	r3, [pc, #488]	; (80048dc <stabilizationInit+0x594>)
 80046f4:	4a86      	ldr	r2, [pc, #536]	; (8004910 <stabilizationInit+0x5c8>)
 80046f6:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    rStabState[STAB_LAG].posSignal = &rState.lag_error;
 80046fa:	4b78      	ldr	r3, [pc, #480]	; (80048dc <stabilizationInit+0x594>)
 80046fc:	4a85      	ldr	r2, [pc, #532]	; (8004914 <stabilizationInit+0x5cc>)
 80046fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    rStabConstants[STAB_LAG].joyIntegration = false;
 8004702:	4b78      	ldr	r3, [pc, #480]	; (80048e4 <stabilizationInit+0x59c>)
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
    /////////////////////////////////////////////////////////////
    rStabState[STAB_MARCH].inputSignal = &rMonitorInput.march;
 800470a:	4b74      	ldr	r3, [pc, #464]	; (80048dc <stabilizationInit+0x594>)
 800470c:	4a82      	ldr	r2, [pc, #520]	; (8004918 <stabilizationInit+0x5d0>)
 800470e:	659a      	str	r2, [r3, #88]	; 0x58
    rStabState[STAB_MARCH].speedSignal = &rStabState[STAB_MARCH].posDerivative;
 8004710:	4b72      	ldr	r3, [pc, #456]	; (80048dc <stabilizationInit+0x594>)
 8004712:	4a82      	ldr	r2, [pc, #520]	; (800491c <stabilizationInit+0x5d4>)
 8004714:	65da      	str	r2, [r3, #92]	; 0x5c
    rStabState[STAB_MARCH].posSignal = &rJoySpeed.march;
 8004716:	4b71      	ldr	r3, [pc, #452]	; (80048dc <stabilizationInit+0x594>)
 8004718:	4a81      	ldr	r2, [pc, #516]	; (8004920 <stabilizationInit+0x5d8>)
 800471a:	661a      	str	r2, [r3, #96]	; 0x60
    rStabConstants[STAB_MARCH].joyIntegration = false;
 800471c:	4b71      	ldr	r3, [pc, #452]	; (80048e4 <stabilizationInit+0x59c>)
 800471e:	2200      	movs	r2, #0
 8004720:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d


    //upload coef

	rStabConstants[STAB_YAW].pJoyUnitCast = 1;
 8004724:	4b6f      	ldr	r3, [pc, #444]	; (80048e4 <stabilizationInit+0x59c>)
 8004726:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800472a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	rStabConstants[STAB_YAW].pSpeedDyn = 0;
 800472e:	4b6d      	ldr	r3, [pc, #436]	; (80048e4 <stabilizationInit+0x59c>)
 8004730:	f04f 0200 	mov.w	r2, #0
 8004734:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	rStabConstants[STAB_YAW].pErrGain = 1;
 8004738:	4b6a      	ldr	r3, [pc, #424]	; (80048e4 <stabilizationInit+0x59c>)
 800473a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800473e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	rStabConstants[STAB_YAW].aFilter[SPEED_FILTER].T = 0;
 8004742:	4b68      	ldr	r3, [pc, #416]	; (80048e4 <stabilizationInit+0x59c>)
 8004744:	f04f 0200 	mov.w	r2, #0
 8004748:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	rStabConstants[STAB_YAW].aFilter[SPEED_FILTER].K = 1;
 800474c:	4b65      	ldr	r3, [pc, #404]	; (80048e4 <stabilizationInit+0x59c>)
 800474e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004752:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	rStabConstants[STAB_YAW].aFilter[POS_FILTER].T = 0;
 8004756:	4b63      	ldr	r3, [pc, #396]	; (80048e4 <stabilizationInit+0x59c>)
 8004758:	f04f 0200 	mov.w	r2, #0
 800475c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	rStabConstants[STAB_YAW].aFilter[POS_FILTER].K = 1;
 8004760:	4b60      	ldr	r3, [pc, #384]	; (80048e4 <stabilizationInit+0x59c>)
 8004762:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004766:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	rStabConstants[STAB_YAW].pid.pGain = 0.1;
 800476a:	4b5e      	ldr	r3, [pc, #376]	; (80048e4 <stabilizationInit+0x59c>)
 800476c:	4a6d      	ldr	r2, [pc, #436]	; (8004924 <stabilizationInit+0x5dc>)
 800476e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	rStabConstants[STAB_YAW].pid.iGain = 0;
 8004772:	4b5c      	ldr	r3, [pc, #368]	; (80048e4 <stabilizationInit+0x59c>)
 8004774:	f04f 0200 	mov.w	r2, #0
 8004778:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	rStabConstants[STAB_YAW].pid.iMax = 90;
 800477c:	4b59      	ldr	r3, [pc, #356]	; (80048e4 <stabilizationInit+0x59c>)
 800477e:	4a6a      	ldr	r2, [pc, #424]	; (8004928 <stabilizationInit+0x5e0>)
 8004780:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	rStabConstants[STAB_YAW].pid.iMin = -90;
 8004784:	4b57      	ldr	r3, [pc, #348]	; (80048e4 <stabilizationInit+0x59c>)
 8004786:	4a69      	ldr	r2, [pc, #420]	; (800492c <stabilizationInit+0x5e4>)
 8004788:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	rStabConstants[STAB_YAW].pThrustersCast = 45;
 800478c:	4b55      	ldr	r3, [pc, #340]	; (80048e4 <stabilizationInit+0x59c>)
 800478e:	4a68      	ldr	r2, [pc, #416]	; (8004930 <stabilizationInit+0x5e8>)
 8004790:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	rStabConstants[STAB_YAW].pThrustersMax = 90;
 8004794:	4b53      	ldr	r3, [pc, #332]	; (80048e4 <stabilizationInit+0x59c>)
 8004796:	4a64      	ldr	r2, [pc, #400]	; (8004928 <stabilizationInit+0x5e0>)
 8004798:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	rStabConstants[STAB_YAW].pThrustersMin = -90;
 800479c:	4b51      	ldr	r3, [pc, #324]	; (80048e4 <stabilizationInit+0x59c>)
 800479e:	4a63      	ldr	r2, [pc, #396]	; (800492c <stabilizationInit+0x5e4>)
 80047a0:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	rStabConstants[STAB_YAW].sOutSummatorMax = 32000;
 80047a4:	4b4f      	ldr	r3, [pc, #316]	; (80048e4 <stabilizationInit+0x59c>)
 80047a6:	4a63      	ldr	r2, [pc, #396]	; (8004934 <stabilizationInit+0x5ec>)
 80047a8:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	rStabConstants[STAB_YAW].sOutSummatorMin = -32000;
 80047ac:	4b4d      	ldr	r3, [pc, #308]	; (80048e4 <stabilizationInit+0x59c>)
 80047ae:	4a62      	ldr	r2, [pc, #392]	; (8004938 <stabilizationInit+0x5f0>)
 80047b0:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    rStabConstants[STAB_YAW].joyIntegration = false;
 80047b4:	4b4b      	ldr	r3, [pc, #300]	; (80048e4 <stabilizationInit+0x59c>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 20e5 	strb.w	r2, [r3, #229]	; 0xe5


	rStabConstants[STAB_DEPTH].pJoyUnitCast = 1;
 80047bc:	4b49      	ldr	r3, [pc, #292]	; (80048e4 <stabilizationInit+0x59c>)
 80047be:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80047c2:	605a      	str	r2, [r3, #4]
	rStabConstants[STAB_DEPTH].pSpeedDyn = 1;
 80047c4:	4b47      	ldr	r3, [pc, #284]	; (80048e4 <stabilizationInit+0x59c>)
 80047c6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80047ca:	609a      	str	r2, [r3, #8]
	rStabConstants[STAB_DEPTH].pErrGain = 1;
 80047cc:	4b45      	ldr	r3, [pc, #276]	; (80048e4 <stabilizationInit+0x59c>)
 80047ce:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80047d2:	60da      	str	r2, [r3, #12]
	rStabConstants[STAB_DEPTH].aFilter[SPEED_FILTER].T = 0;//0.02;
 80047d4:	4b43      	ldr	r3, [pc, #268]	; (80048e4 <stabilizationInit+0x59c>)
 80047d6:	f04f 0200 	mov.w	r2, #0
 80047da:	619a      	str	r2, [r3, #24]
	rStabConstants[STAB_DEPTH].aFilter[SPEED_FILTER].K = 1;//25;
 80047dc:	4b41      	ldr	r3, [pc, #260]	; (80048e4 <stabilizationInit+0x59c>)
 80047de:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80047e2:	61da      	str	r2, [r3, #28]
	rStabConstants[STAB_DEPTH].aFilter[POS_FILTER].T = 0;
 80047e4:	4b3f      	ldr	r3, [pc, #252]	; (80048e4 <stabilizationInit+0x59c>)
 80047e6:	f04f 0200 	mov.w	r2, #0
 80047ea:	611a      	str	r2, [r3, #16]
	rStabConstants[STAB_DEPTH].aFilter[POS_FILTER].K = 1;
 80047ec:	4b3d      	ldr	r3, [pc, #244]	; (80048e4 <stabilizationInit+0x59c>)
 80047ee:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80047f2:	615a      	str	r2, [r3, #20]
	rStabConstants[STAB_DEPTH].pid.pGain = 2;
 80047f4:	4b3b      	ldr	r3, [pc, #236]	; (80048e4 <stabilizationInit+0x59c>)
 80047f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80047fa:	629a      	str	r2, [r3, #40]	; 0x28
	rStabConstants[STAB_DEPTH].pid.iGain = 0;
 80047fc:	4b39      	ldr	r3, [pc, #228]	; (80048e4 <stabilizationInit+0x59c>)
 80047fe:	f04f 0200 	mov.w	r2, #0
 8004802:	62da      	str	r2, [r3, #44]	; 0x2c
	rStabConstants[STAB_DEPTH].pid.iMax = 90;
 8004804:	4b37      	ldr	r3, [pc, #220]	; (80048e4 <stabilizationInit+0x59c>)
 8004806:	4a48      	ldr	r2, [pc, #288]	; (8004928 <stabilizationInit+0x5e0>)
 8004808:	631a      	str	r2, [r3, #48]	; 0x30
	rStabConstants[STAB_DEPTH].pid.iMin = -90;
 800480a:	4b36      	ldr	r3, [pc, #216]	; (80048e4 <stabilizationInit+0x59c>)
 800480c:	4a47      	ldr	r2, [pc, #284]	; (800492c <stabilizationInit+0x5e4>)
 800480e:	635a      	str	r2, [r3, #52]	; 0x34
	rStabConstants[STAB_DEPTH].pThrustersCast = 0.3;
 8004810:	4b34      	ldr	r3, [pc, #208]	; (80048e4 <stabilizationInit+0x59c>)
 8004812:	4a4a      	ldr	r2, [pc, #296]	; (800493c <stabilizationInit+0x5f4>)
 8004814:	641a      	str	r2, [r3, #64]	; 0x40
	rStabConstants[STAB_DEPTH].pThrustersMax = 90;
 8004816:	4b33      	ldr	r3, [pc, #204]	; (80048e4 <stabilizationInit+0x59c>)
 8004818:	4a43      	ldr	r2, [pc, #268]	; (8004928 <stabilizationInit+0x5e0>)
 800481a:	63da      	str	r2, [r3, #60]	; 0x3c
	rStabConstants[STAB_DEPTH].pThrustersMin = -90;
 800481c:	4b31      	ldr	r3, [pc, #196]	; (80048e4 <stabilizationInit+0x59c>)
 800481e:	4a43      	ldr	r2, [pc, #268]	; (800492c <stabilizationInit+0x5e4>)
 8004820:	639a      	str	r2, [r3, #56]	; 0x38
	rStabConstants[STAB_DEPTH].sOutSummatorMax = 32000;
 8004822:	4b30      	ldr	r3, [pc, #192]	; (80048e4 <stabilizationInit+0x59c>)
 8004824:	4a43      	ldr	r2, [pc, #268]	; (8004934 <stabilizationInit+0x5ec>)
 8004826:	645a      	str	r2, [r3, #68]	; 0x44
	rStabConstants[STAB_DEPTH].sOutSummatorMin = -32000;
 8004828:	4b2e      	ldr	r3, [pc, #184]	; (80048e4 <stabilizationInit+0x59c>)
 800482a:	4a43      	ldr	r2, [pc, #268]	; (8004938 <stabilizationInit+0x5f0>)
 800482c:	649a      	str	r2, [r3, #72]	; 0x48
    rStabConstants[STAB_DEPTH].joyIntegration = false;
 800482e:	4b2d      	ldr	r3, [pc, #180]	; (80048e4 <stabilizationInit+0x59c>)
 8004830:	2200      	movs	r2, #0
 8004832:	705a      	strb	r2, [r3, #1]

	rStabConstants[STAB_ROLL].pJoyUnitCast = 1;
 8004834:	4b2b      	ldr	r3, [pc, #172]	; (80048e4 <stabilizationInit+0x59c>)
 8004836:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800483a:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	rStabConstants[STAB_ROLL].pSpeedDyn = 0;
 800483e:	4b29      	ldr	r3, [pc, #164]	; (80048e4 <stabilizationInit+0x59c>)
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	rStabConstants[STAB_ROLL].pErrGain = 1;
 8004848:	4b26      	ldr	r3, [pc, #152]	; (80048e4 <stabilizationInit+0x59c>)
 800484a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800484e:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	rStabConstants[STAB_ROLL].aFilter[SPEED_FILTER].T = 0;
 8004852:	4b24      	ldr	r3, [pc, #144]	; (80048e4 <stabilizationInit+0x59c>)
 8004854:	f04f 0200 	mov.w	r2, #0
 8004858:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	rStabConstants[STAB_ROLL].aFilter[SPEED_FILTER].K = 1;
 800485c:	4b21      	ldr	r3, [pc, #132]	; (80048e4 <stabilizationInit+0x59c>)
 800485e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004862:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	rStabConstants[STAB_ROLL].aFilter[POS_FILTER].T = 0;
 8004866:	4b1f      	ldr	r3, [pc, #124]	; (80048e4 <stabilizationInit+0x59c>)
 8004868:	f04f 0200 	mov.w	r2, #0
 800486c:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	rStabConstants[STAB_ROLL].aFilter[POS_FILTER].K = 1;
 8004870:	4b1c      	ldr	r3, [pc, #112]	; (80048e4 <stabilizationInit+0x59c>)
 8004872:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004876:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	rStabConstants[STAB_ROLL].pid.pGain = 0.1;
 800487a:	4b1a      	ldr	r3, [pc, #104]	; (80048e4 <stabilizationInit+0x59c>)
 800487c:	4a29      	ldr	r2, [pc, #164]	; (8004924 <stabilizationInit+0x5dc>)
 800487e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	rStabConstants[STAB_ROLL].pid.iGain = 0;
 8004882:	4b18      	ldr	r3, [pc, #96]	; (80048e4 <stabilizationInit+0x59c>)
 8004884:	f04f 0200 	mov.w	r2, #0
 8004888:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	rStabConstants[STAB_ROLL].pid.iMax = 50;
 800488c:	4b15      	ldr	r3, [pc, #84]	; (80048e4 <stabilizationInit+0x59c>)
 800488e:	4a2c      	ldr	r2, [pc, #176]	; (8004940 <stabilizationInit+0x5f8>)
 8004890:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	rStabConstants[STAB_ROLL].pid.iMin = -50;
 8004894:	4b13      	ldr	r3, [pc, #76]	; (80048e4 <stabilizationInit+0x59c>)
 8004896:	4a2b      	ldr	r2, [pc, #172]	; (8004944 <stabilizationInit+0x5fc>)
 8004898:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	rStabConstants[STAB_ROLL].pThrustersCast = 40;
 800489c:	4b11      	ldr	r3, [pc, #68]	; (80048e4 <stabilizationInit+0x59c>)
 800489e:	4a2a      	ldr	r2, [pc, #168]	; (8004948 <stabilizationInit+0x600>)
 80048a0:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	rStabConstants[STAB_ROLL].pThrustersMax = 90;
 80048a4:	4b0f      	ldr	r3, [pc, #60]	; (80048e4 <stabilizationInit+0x59c>)
 80048a6:	4a20      	ldr	r2, [pc, #128]	; (8004928 <stabilizationInit+0x5e0>)
 80048a8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	rStabConstants[STAB_ROLL].pThrustersMin = -90;
 80048ac:	4b0d      	ldr	r3, [pc, #52]	; (80048e4 <stabilizationInit+0x59c>)
 80048ae:	4a1f      	ldr	r2, [pc, #124]	; (800492c <stabilizationInit+0x5e4>)
 80048b0:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	rStabConstants[STAB_ROLL].sOutSummatorMax = 32000;
 80048b4:	4b0b      	ldr	r3, [pc, #44]	; (80048e4 <stabilizationInit+0x59c>)
 80048b6:	4a1f      	ldr	r2, [pc, #124]	; (8004934 <stabilizationInit+0x5ec>)
 80048b8:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	rStabConstants[STAB_ROLL].sOutSummatorMin = -32000;
 80048bc:	4b09      	ldr	r3, [pc, #36]	; (80048e4 <stabilizationInit+0x59c>)
 80048be:	4a1e      	ldr	r2, [pc, #120]	; (8004938 <stabilizationInit+0x5f0>)
 80048c0:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
    rStabConstants[STAB_ROLL].joyIntegration = false;
 80048c4:	4b07      	ldr	r3, [pc, #28]	; (80048e4 <stabilizationInit+0x59c>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131


}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	20001de4 	.word	0x20001de4
 80048dc:	20002078 	.word	0x20002078
 80048e0:	20001dc8 	.word	0x20001dc8
 80048e4:	20001eb0 	.word	0x20001eb0
 80048e8:	20001e68 	.word	0x20001e68
 80048ec:	20001de8 	.word	0x20001de8
 80048f0:	20001dcc 	.word	0x20001dcc
 80048f4:	20001e6c 	.word	0x20001e6c
 80048f8:	20001dec 	.word	0x20001dec
 80048fc:	20001dd0 	.word	0x20001dd0
 8004900:	20001e60 	.word	0x20001e60
 8004904:	20001e30 	.word	0x20001e30
 8004908:	20001e24 	.word	0x20001e24
 800490c:	20001e5c 	.word	0x20001e5c
 8004910:	20002138 	.word	0x20002138
 8004914:	20001d34 	.word	0x20001d34
 8004918:	20001e58 	.word	0x20001e58
 800491c:	200020e0 	.word	0x200020e0
 8004920:	20001e40 	.word	0x20001e40
 8004924:	3dcccccd 	.word	0x3dcccccd
 8004928:	42b40000 	.word	0x42b40000
 800492c:	c2b40000 	.word	0xc2b40000
 8004930:	42340000 	.word	0x42340000
 8004934:	46fa0000 	.word	0x46fa0000
 8004938:	c6fa0000 	.word	0xc6fa0000
 800493c:	3e99999a 	.word	0x3e99999a
 8004940:	42480000 	.word	0x42480000
 8004944:	c2480000 	.word	0xc2480000
 8004948:	42200000 	.word	0x42200000

0800494c <stabilizationStart>:

void stabilizationStart(uint8_t contour)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	4603      	mov	r3, r0
 8004954:	71fb      	strb	r3, [r7, #7]
	rStabConstants[contour].enable = true;
 8004956:	79fb      	ldrb	r3, [r7, #7]
 8004958:	4a6f      	ldr	r2, [pc, #444]	; (8004b18 <stabilizationStart+0x1cc>)
 800495a:	214c      	movs	r1, #76	; 0x4c
 800495c:	fb01 f303 	mul.w	r3, r1, r3
 8004960:	4413      	add	r3, r2
 8004962:	2201      	movs	r2, #1
 8004964:	701a      	strb	r2, [r3, #0]

	rStabState[contour].oldSpeed = *rStabState[contour].speedSignal;
 8004966:	79fb      	ldrb	r3, [r7, #7]
 8004968:	4a6c      	ldr	r2, [pc, #432]	; (8004b1c <stabilizationStart+0x1d0>)
 800496a:	2158      	movs	r1, #88	; 0x58
 800496c:	fb01 f303 	mul.w	r3, r1, r3
 8004970:	4413      	add	r3, r2
 8004972:	3304      	adds	r3, #4
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	79fb      	ldrb	r3, [r7, #7]
 8004978:	6812      	ldr	r2, [r2, #0]
 800497a:	4968      	ldr	r1, [pc, #416]	; (8004b1c <stabilizationStart+0x1d0>)
 800497c:	2058      	movs	r0, #88	; 0x58
 800497e:	fb00 f303 	mul.w	r3, r0, r3
 8004982:	440b      	add	r3, r1
 8004984:	3314      	adds	r3, #20
 8004986:	601a      	str	r2, [r3, #0]
	rStabState[contour].oldPos = *rStabState[contour].posSignal;
 8004988:	79fb      	ldrb	r3, [r7, #7]
 800498a:	4a64      	ldr	r2, [pc, #400]	; (8004b1c <stabilizationStart+0x1d0>)
 800498c:	2158      	movs	r1, #88	; 0x58
 800498e:	fb01 f303 	mul.w	r3, r1, r3
 8004992:	4413      	add	r3, r2
 8004994:	3308      	adds	r3, #8
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	79fb      	ldrb	r3, [r7, #7]
 800499a:	6812      	ldr	r2, [r2, #0]
 800499c:	495f      	ldr	r1, [pc, #380]	; (8004b1c <stabilizationStart+0x1d0>)
 800499e:	2058      	movs	r0, #88	; 0x58
 80049a0:	fb00 f303 	mul.w	r3, r0, r3
 80049a4:	440b      	add	r3, r1
 80049a6:	3318      	adds	r3, #24
 80049a8:	601a      	str	r2, [r3, #0]
	rStabState[contour].posDerivative = 0;
 80049aa:	79fb      	ldrb	r3, [r7, #7]
 80049ac:	4a5b      	ldr	r2, [pc, #364]	; (8004b1c <stabilizationStart+0x1d0>)
 80049ae:	2158      	movs	r1, #88	; 0x58
 80049b0:	fb01 f303 	mul.w	r3, r1, r3
 80049b4:	4413      	add	r3, r2
 80049b6:	3310      	adds	r3, #16
 80049b8:	f04f 0200 	mov.w	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]
	//rStabState[contour].speedIntegral = 0;
if(contour==STAB_YAW)
 80049be:	79fb      	ldrb	r3, [r7, #7]
 80049c0:	2b03      	cmp	r3, #3
 80049c2:	d103      	bne.n	80049cc <stabilizationStart+0x80>
{
	rSensors.yaw =0;
 80049c4:	4b56      	ldr	r3, [pc, #344]	; (8004b20 <stabilizationStart+0x1d4>)
 80049c6:	f04f 0200 	mov.w	r2, #0
 80049ca:	609a      	str	r2, [r3, #8]
}
	rStabState[contour].joyUnitCasted = 0;
 80049cc:	79fb      	ldrb	r3, [r7, #7]
 80049ce:	4a53      	ldr	r2, [pc, #332]	; (8004b1c <stabilizationStart+0x1d0>)
 80049d0:	2158      	movs	r1, #88	; 0x58
 80049d2:	fb01 f303 	mul.w	r3, r1, r3
 80049d6:	4413      	add	r3, r2
 80049d8:	331c      	adds	r3, #28
 80049da:	f04f 0200 	mov.w	r2, #0
 80049de:	601a      	str	r2, [r3, #0]
	rStabState[contour].joy_iValue = *rStabState[contour].posSignal;
 80049e0:	79fb      	ldrb	r3, [r7, #7]
 80049e2:	4a4e      	ldr	r2, [pc, #312]	; (8004b1c <stabilizationStart+0x1d0>)
 80049e4:	2158      	movs	r1, #88	; 0x58
 80049e6:	fb01 f303 	mul.w	r3, r1, r3
 80049ea:	4413      	add	r3, r2
 80049ec:	3308      	adds	r3, #8
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	79fb      	ldrb	r3, [r7, #7]
 80049f2:	6812      	ldr	r2, [r2, #0]
 80049f4:	4949      	ldr	r1, [pc, #292]	; (8004b1c <stabilizationStart+0x1d0>)
 80049f6:	2058      	movs	r0, #88	; 0x58
 80049f8:	fb00 f303 	mul.w	r3, r0, r3
 80049fc:	440b      	add	r3, r1
 80049fe:	3320      	adds	r3, #32
 8004a00:	601a      	str	r2, [r3, #0]
	rStabState[contour].posError = 0;
 8004a02:	79fb      	ldrb	r3, [r7, #7]
 8004a04:	4a45      	ldr	r2, [pc, #276]	; (8004b1c <stabilizationStart+0x1d0>)
 8004a06:	2158      	movs	r1, #88	; 0x58
 8004a08:	fb01 f303 	mul.w	r3, r1, r3
 8004a0c:	4413      	add	r3, r2
 8004a0e:	3324      	adds	r3, #36	; 0x24
 8004a10:	f04f 0200 	mov.w	r2, #0
 8004a14:	601a      	str	r2, [r3, #0]
	rStabState[contour].speedError = 0;
 8004a16:	79fb      	ldrb	r3, [r7, #7]
 8004a18:	4a40      	ldr	r2, [pc, #256]	; (8004b1c <stabilizationStart+0x1d0>)
 8004a1a:	2158      	movs	r1, #88	; 0x58
 8004a1c:	fb01 f303 	mul.w	r3, r1, r3
 8004a20:	4413      	add	r3, r2
 8004a22:	3328      	adds	r3, #40	; 0x28
 8004a24:	f04f 0200 	mov.w	r2, #0
 8004a28:	601a      	str	r2, [r3, #0]
	rStabState[contour].dynSummator = 0;
 8004a2a:	79fb      	ldrb	r3, [r7, #7]
 8004a2c:	4a3b      	ldr	r2, [pc, #236]	; (8004b1c <stabilizationStart+0x1d0>)
 8004a2e:	2158      	movs	r1, #88	; 0x58
 8004a30:	fb01 f303 	mul.w	r3, r1, r3
 8004a34:	4413      	add	r3, r2
 8004a36:	332c      	adds	r3, #44	; 0x2c
 8004a38:	f04f 0200 	mov.w	r2, #0
 8004a3c:	601a      	str	r2, [r3, #0]
	rStabState[contour].pidValue = 0;
 8004a3e:	79fb      	ldrb	r3, [r7, #7]
 8004a40:	4a36      	ldr	r2, [pc, #216]	; (8004b1c <stabilizationStart+0x1d0>)
 8004a42:	2158      	movs	r1, #88	; 0x58
 8004a44:	fb01 f303 	mul.w	r3, r1, r3
 8004a48:	4413      	add	r3, r2
 8004a4a:	3330      	adds	r3, #48	; 0x30
 8004a4c:	f04f 0200 	mov.w	r2, #0
 8004a50:	601a      	str	r2, [r3, #0]
	rStabState[contour].pid_iValue = 0;
 8004a52:	79fb      	ldrb	r3, [r7, #7]
 8004a54:	4a31      	ldr	r2, [pc, #196]	; (8004b1c <stabilizationStart+0x1d0>)
 8004a56:	2158      	movs	r1, #88	; 0x58
 8004a58:	fb01 f303 	mul.w	r3, r1, r3
 8004a5c:	4413      	add	r3, r2
 8004a5e:	3334      	adds	r3, #52	; 0x34
 8004a60:	f04f 0200 	mov.w	r2, #0
 8004a64:	601a      	str	r2, [r3, #0]
	rStabState[contour].posErrorAmp = 0;
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	4a2c      	ldr	r2, [pc, #176]	; (8004b1c <stabilizationStart+0x1d0>)
 8004a6a:	2158      	movs	r1, #88	; 0x58
 8004a6c:	fb01 f303 	mul.w	r3, r1, r3
 8004a70:	4413      	add	r3, r2
 8004a72:	3338      	adds	r3, #56	; 0x38
 8004a74:	f04f 0200 	mov.w	r2, #0
 8004a78:	601a      	str	r2, [r3, #0]
	rStabState[contour].speedFiltered = 0;
 8004a7a:	79fb      	ldrb	r3, [r7, #7]
 8004a7c:	4a27      	ldr	r2, [pc, #156]	; (8004b1c <stabilizationStart+0x1d0>)
 8004a7e:	2158      	movs	r1, #88	; 0x58
 8004a80:	fb01 f303 	mul.w	r3, r1, r3
 8004a84:	4413      	add	r3, r2
 8004a86:	333c      	adds	r3, #60	; 0x3c
 8004a88:	f04f 0200 	mov.w	r2, #0
 8004a8c:	601a      	str	r2, [r3, #0]
	rStabState[contour].posFiltered = 0;
 8004a8e:	79fb      	ldrb	r3, [r7, #7]
 8004a90:	4a22      	ldr	r2, [pc, #136]	; (8004b1c <stabilizationStart+0x1d0>)
 8004a92:	2158      	movs	r1, #88	; 0x58
 8004a94:	fb01 f303 	mul.w	r3, r1, r3
 8004a98:	4413      	add	r3, r2
 8004a9a:	3340      	adds	r3, #64	; 0x40
 8004a9c:	f04f 0200 	mov.w	r2, #0
 8004aa0:	601a      	str	r2, [r3, #0]
	rStabState[contour].oldPosFiltered = 0;
 8004aa2:	79fb      	ldrb	r3, [r7, #7]
 8004aa4:	4a1d      	ldr	r2, [pc, #116]	; (8004b1c <stabilizationStart+0x1d0>)
 8004aa6:	2158      	movs	r1, #88	; 0x58
 8004aa8:	fb01 f303 	mul.w	r3, r1, r3
 8004aac:	4413      	add	r3, r2
 8004aae:	3344      	adds	r3, #68	; 0x44
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	601a      	str	r2, [r3, #0]
	rStabState[contour].oldSpeedError = 0;
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	4a18      	ldr	r2, [pc, #96]	; (8004b1c <stabilizationStart+0x1d0>)
 8004aba:	2158      	movs	r1, #88	; 0x58
 8004abc:	fb01 f303 	mul.w	r3, r1, r3
 8004ac0:	4413      	add	r3, r2
 8004ac2:	3348      	adds	r3, #72	; 0x48
 8004ac4:	f04f 0200 	mov.w	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
	rStabState[contour].thrustersFiltered = 0;
 8004aca:	79fb      	ldrb	r3, [r7, #7]
 8004acc:	4a13      	ldr	r2, [pc, #76]	; (8004b1c <stabilizationStart+0x1d0>)
 8004ace:	2158      	movs	r1, #88	; 0x58
 8004ad0:	fb01 f303 	mul.w	r3, r1, r3
 8004ad4:	4413      	add	r3, r2
 8004ad6:	334c      	adds	r3, #76	; 0x4c
 8004ad8:	f04f 0200 	mov.w	r2, #0
 8004adc:	601a      	str	r2, [r3, #0]
	rStabState[contour].outputSignal = 0;
 8004ade:	79fb      	ldrb	r3, [r7, #7]
 8004ae0:	4a0e      	ldr	r2, [pc, #56]	; (8004b1c <stabilizationStart+0x1d0>)
 8004ae2:	2158      	movs	r1, #88	; 0x58
 8004ae4:	fb01 f303 	mul.w	r3, r1, r3
 8004ae8:	4413      	add	r3, r2
 8004aea:	3350      	adds	r3, #80	; 0x50
 8004aec:	f04f 0200 	mov.w	r2, #0
 8004af0:	601a      	str	r2, [r3, #0]
	rStabState[contour].LastTick = xTaskGetTickCount();
 8004af2:	f009 fbdd 	bl	800e2b0 <xTaskGetTickCount>
 8004af6:	ee07 0a90 	vmov	s15, r0
 8004afa:	79fb      	ldrb	r3, [r7, #7]
 8004afc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b00:	4a06      	ldr	r2, [pc, #24]	; (8004b1c <stabilizationStart+0x1d0>)
 8004b02:	2158      	movs	r1, #88	; 0x58
 8004b04:	fb01 f303 	mul.w	r3, r1, r3
 8004b08:	4413      	add	r3, r2
 8004b0a:	3354      	adds	r3, #84	; 0x54
 8004b0c:	edc3 7a00 	vstr	s15, [r3]
}
 8004b10:	bf00      	nop
 8004b12:	3708      	adds	r7, #8
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	20001eb0 	.word	0x20001eb0
 8004b1c:	20002078 	.word	0x20002078
 8004b20:	20001dc8 	.word	0x20001dc8

08004b24 <stabilizationUpdate>:

void stabilizationUpdate(uint8_t contour)
{
 8004b24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004b28:	b086      	sub	sp, #24
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	71fb      	strb	r3, [r7, #7]
	struct robotStabilizationConstants_s *constants = &rStabConstants[contour];
 8004b30:	79fb      	ldrb	r3, [r7, #7]
 8004b32:	224c      	movs	r2, #76	; 0x4c
 8004b34:	fb02 f303 	mul.w	r3, r2, r3
 8004b38:	4ac7      	ldr	r2, [pc, #796]	; (8004e58 <stabilizationUpdate+0x334>)
 8004b3a:	4413      	add	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]
	struct robotStabilizationState_s *state = &rStabState[contour];
 8004b3e:	79fb      	ldrb	r3, [r7, #7]
 8004b40:	2258      	movs	r2, #88	; 0x58
 8004b42:	fb02 f303 	mul.w	r3, r2, r3
 8004b46:	4ac5      	ldr	r2, [pc, #788]	; (8004e5c <stabilizationUpdate+0x338>)
 8004b48:	4413      	add	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]
	float diffTime = fromTickToMs(xTaskGetTickCount() - state->LastTick) / 1000.0f;
 8004b4c:	f009 fbb0 	bl	800e2b0 <xTaskGetTickCount>
 8004b50:	ee07 0a90 	vmov	s15, r0
 8004b54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004b5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b66:	ee17 0a90 	vmov	r0, s15
 8004b6a:	f7fc fa23 	bl	8000fb4 <fromTickToMs>
 8004b6e:	eeb0 7a40 	vmov.f32	s14, s0
 8004b72:	eddf 6abb 	vldr	s13, [pc, #748]	; 8004e60 <stabilizationUpdate+0x33c>
 8004b76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b7a:	edc7 7a03 	vstr	s15, [r7, #12]
	state->LastTick = xTaskGetTickCount();
 8004b7e:	f009 fb97 	bl	800e2b0 <xTaskGetTickCount>
 8004b82:	ee07 0a90 	vmov	s15, r0
 8004b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

	// Speed feedback filtering
	struct AperiodicFilter *filter = &constants->aFilter[SPEED_FILTER];
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	3318      	adds	r3, #24
 8004b94:	60bb      	str	r3, [r7, #8]

	if(filter->T != 0) {
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	edd3 7a00 	vldr	s15, [r3]
 8004b9c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba4:	d02b      	beq.n	8004bfe <stabilizationUpdate+0xda>
		//state->speedFiltered = state->speedFiltered*exp(-diffTime/filter->T/1e5) + state->oldSpeed*filter->K*80*(1-exp(-diffTime/filter->T/1e5));
		state->speedFiltered = state->oldSpeed + diffTime * (1/filter->T*100) * (*state->speedSignal * filter->K*70 - state->oldSpeed);
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	ed93 7a05 	vldr	s14, [r3, #20]
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	edd3 6a00 	vldr	s13, [r3]
 8004bb2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004bb6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004bba:	eddf 6aad 	vldr	s13, [pc, #692]	; 8004e70 <stabilizationUpdate+0x34c>
 8004bbe:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004bc2:	edd7 7a03 	vldr	s15, [r7, #12]
 8004bc6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	ed93 6a00 	vldr	s12, [r3]
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	edd3 7a01 	vldr	s15, [r3, #4]
 8004bd8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004bdc:	ed9f 6aa1 	vldr	s12, [pc, #644]	; 8004e64 <stabilizationUpdate+0x340>
 8004be0:	ee27 6a86 	vmul.f32	s12, s15, s12
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	edd3 7a05 	vldr	s15, [r3, #20]
 8004bea:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004bee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004bf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 8004bfc:	e01f      	b.n	8004c3e <stabilizationUpdate+0x11a>
	}
	else {
		if(contour==STAB_PITCH)
 8004bfe:	79fb      	ldrb	r3, [r7, #7]
 8004c00:	2b05      	cmp	r3, #5
 8004c02:	d110      	bne.n	8004c26 <stabilizationUpdate+0x102>
		{
			state->speedFiltered = *state->speedSignal*filter->K*250;
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	ed93 7a00 	vldr	s14, [r3]
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c16:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8004e68 <stabilizationUpdate+0x344>
 8004c1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 8004c24:	e00b      	b.n	8004c3e <stabilizationUpdate+0x11a>
		}
		else
		state->speedFiltered = *state->speedSignal*filter->K;//*10;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	ed93 7a00 	vldr	s14, [r3]
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	}
	//state->oldSpeed = *state->speedSignal;
	state->oldSpeed = state->speedFiltered;
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	615a      	str	r2, [r3, #20]

	// Position feedback filtering
	filter = &constants->aFilter[POS_FILTER];
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	3310      	adds	r3, #16
 8004c4a:	60bb      	str	r3, [r7, #8]
	if(filter->T != 0) {
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	edd3 7a00 	vldr	s15, [r3]
 8004c52:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c5a:	d061      	beq.n	8004d20 <stabilizationUpdate+0x1fc>
		state->posFiltered = state->posFiltered*exp(-diffTime/filter->T) + state->oldPos*filter->K*(1-exp(-diffTime/filter->T));
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7fb fc19 	bl	8000498 <__aeabi_f2d>
 8004c66:	4604      	mov	r4, r0
 8004c68:	460d      	mov	r5, r1
 8004c6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c6e:	eeb1 7a67 	vneg.f32	s14, s15
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	edd3 7a00 	vldr	s15, [r3]
 8004c78:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004c7c:	ee16 0a90 	vmov	r0, s13
 8004c80:	f7fb fc0a 	bl	8000498 <__aeabi_f2d>
 8004c84:	4602      	mov	r2, r0
 8004c86:	460b      	mov	r3, r1
 8004c88:	ec43 2b10 	vmov	d0, r2, r3
 8004c8c:	f00b fad8 	bl	8010240 <exp>
 8004c90:	ec53 2b10 	vmov	r2, r3, d0
 8004c94:	4620      	mov	r0, r4
 8004c96:	4629      	mov	r1, r5
 8004c98:	f7fb fc56 	bl	8000548 <__aeabi_dmul>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	4690      	mov	r8, r2
 8004ca2:	4699      	mov	r9, r3
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	ed93 7a06 	vldr	s14, [r3, #24]
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	edd3 7a01 	vldr	s15, [r3, #4]
 8004cb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cb4:	ee17 0a90 	vmov	r0, s15
 8004cb8:	f7fb fbee 	bl	8000498 <__aeabi_f2d>
 8004cbc:	4604      	mov	r4, r0
 8004cbe:	460d      	mov	r5, r1
 8004cc0:	edd7 7a03 	vldr	s15, [r7, #12]
 8004cc4:	eeb1 7a67 	vneg.f32	s14, s15
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	edd3 7a00 	vldr	s15, [r3]
 8004cce:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004cd2:	ee16 0a90 	vmov	r0, s13
 8004cd6:	f7fb fbdf 	bl	8000498 <__aeabi_f2d>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	460b      	mov	r3, r1
 8004cde:	ec43 2b10 	vmov	d0, r2, r3
 8004ce2:	f00b faad 	bl	8010240 <exp>
 8004ce6:	ec53 2b10 	vmov	r2, r3, d0
 8004cea:	f04f 0000 	mov.w	r0, #0
 8004cee:	495f      	ldr	r1, [pc, #380]	; (8004e6c <stabilizationUpdate+0x348>)
 8004cf0:	f7fb fa72 	bl	80001d8 <__aeabi_dsub>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	f7fb fc24 	bl	8000548 <__aeabi_dmul>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4640      	mov	r0, r8
 8004d06:	4649      	mov	r1, r9
 8004d08:	f7fb fa68 	bl	80001dc <__adddf3>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	460b      	mov	r3, r1
 8004d10:	4610      	mov	r0, r2
 8004d12:	4619      	mov	r1, r3
 8004d14:	f7fb feda 	bl	8000acc <__aeabi_d2f>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	641a      	str	r2, [r3, #64]	; 0x40
 8004d1e:	e00b      	b.n	8004d38 <stabilizationUpdate+0x214>
	}
	else {
		state->posFiltered = *state->posSignal*filter->K;
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	ed93 7a00 	vldr	s14, [r3]
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	edd3 7a01 	vldr	s15, [r3, #4]
 8004d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	}
	state->oldPos = *state->posSignal;
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	619a      	str	r2, [r3, #24]

	// Speed integration calculation
	state->speedIntegral += (*state->speedSignal * diffTime);
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	ed93 7a03 	vldr	s14, [r3, #12]
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	edd3 6a00 	vldr	s13, [r3]
 8004d50:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	edc3 7a03 	vstr	s15, [r3, #12]

    // Position derivative calculation
    state->posDerivative = (state->posFiltered - state->oldPosFiltered) / diffTime;
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004d6e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004d72:	ed97 7a03 	vldr	s14, [r7, #12]
 8004d76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	edc3 7a04 	vstr	s15, [r3, #16]
    state->oldPosFiltered = state->posFiltered;
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	645a      	str	r2, [r3, #68]	; 0x44

	// Input signal unit cast
	state->joyUnitCasted = constants->pJoyUnitCast * *state->inputSignal;
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	ed93 7a01 	vldr	s14, [r3, #4]
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	edd3 7a00 	vldr	s15, [r3]
 8004d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	edc3 7a07 	vstr	s15, [r3, #28]

    // Casted input signal integration
	if(constants->joyIntegration) {
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	785b      	ldrb	r3, [r3, #1]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00f      	beq.n	8004dc8 <stabilizationUpdate+0x2a4>
		state->joy_iValue += state->joyUnitCasted * diffTime;
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	ed93 7a08 	vldr	s14, [r3, #32]
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	edd3 6a07 	vldr	s13, [r3, #28]
 8004db4:	edd7 7a03 	vldr	s15, [r7, #12]
 8004db8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	edc3 7a08 	vstr	s15, [r3, #32]
 8004dc6:	e003      	b.n	8004dd0 <stabilizationUpdate+0x2ac>
	}
	else {
		state->joy_iValue = state->joyUnitCasted;
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	69da      	ldr	r2, [r3, #28]
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	621a      	str	r2, [r3, #32]
	}

    // Position feedback summator
    state->posError = state->joy_iValue - state->posFiltered;
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	ed93 7a08 	vldr	s14, [r3, #32]
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004ddc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    // Feedback amplifiers
    state->posErrorAmp = state->posError * constants->pErrGain;
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	edd3 7a03 	vldr	s15, [r3, #12]
 8004df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

    // PI integration
    state->pid_iValue += (state->posErrorAmp * diffTime) * constants->pid.iGain;
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8004e08:	edd7 7a03 	vldr	s15, [r7, #12]
 8004e0c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004e16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

    // PI integration saturation
    if(state->pid_iValue > constants->pid.iMax*100) {
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004e30:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004e70 <stabilizationUpdate+0x34c>
 8004e34:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e40:	dd18      	ble.n	8004e74 <stabilizationUpdate+0x350>
    	state->pid_iValue = constants->pid.iMax*100;
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004e48:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8004e70 <stabilizationUpdate+0x34c>
 8004e4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
 8004e56:	e026      	b.n	8004ea6 <stabilizationUpdate+0x382>
 8004e58:	20001eb0 	.word	0x20001eb0
 8004e5c:	20002078 	.word	0x20002078
 8004e60:	447a0000 	.word	0x447a0000
 8004e64:	428c0000 	.word	0x428c0000
 8004e68:	437a0000 	.word	0x437a0000
 8004e6c:	3ff00000 	.word	0x3ff00000
 8004e70:	42c80000 	.word	0x42c80000
    }
    else if(state->pid_iValue < constants->pid.iMin*100) {
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004e80:	ed5f 6a05 	vldr	s13, [pc, #-20]	; 8004e70 <stabilizationUpdate+0x34c>
 8004e84:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e90:	d509      	bpl.n	8004ea6 <stabilizationUpdate+0x382>
    	state->pid_iValue = constants->pid.iMin*100;
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004e98:	ed1f 7a0b 	vldr	s14, [pc, #-44]	; 8004e70 <stabilizationUpdate+0x34c>
 8004e9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    }

    // PI summator
    state->pidValue =  state->pid_iValue + (state->posErrorAmp * constants->pid.pGain);
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004eb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

    // Dynamic summator
    state->dynSummator = state->pidValue + *state->inputSignal * constants->pSpeedDyn;
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	edd3 6a00 	vldr	s13, [r3]
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	edd3 7a02 	vldr	s15, [r3, #8]
 8004eda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ede:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    // Speed feedback
    state->speedError = state->dynSummator - state->speedFiltered;
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004ef4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    // Out filtering
    filter = &constants->aFilter[THRUSTERS_FILTER];
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	3320      	adds	r3, #32
 8004f02:	60bb      	str	r3, [r7, #8]
    if(filter->T != 0) {
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	edd3 7a00 	vldr	s15, [r3]
 8004f0a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f12:	d061      	beq.n	8004fd8 <stabilizationUpdate+0x4b4>
    	state->thrustersFiltered = state->thrustersFiltered*exp(-diffTime/filter->T) + state->oldSpeedError*filter->K*(1-exp(-diffTime/filter->T));
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f7fb fabd 	bl	8000498 <__aeabi_f2d>
 8004f1e:	4604      	mov	r4, r0
 8004f20:	460d      	mov	r5, r1
 8004f22:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f26:	eeb1 7a67 	vneg.f32	s14, s15
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	edd3 7a00 	vldr	s15, [r3]
 8004f30:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004f34:	ee16 0a90 	vmov	r0, s13
 8004f38:	f7fb faae 	bl	8000498 <__aeabi_f2d>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	ec43 2b10 	vmov	d0, r2, r3
 8004f44:	f00b f97c 	bl	8010240 <exp>
 8004f48:	ec53 2b10 	vmov	r2, r3, d0
 8004f4c:	4620      	mov	r0, r4
 8004f4e:	4629      	mov	r1, r5
 8004f50:	f7fb fafa 	bl	8000548 <__aeabi_dmul>
 8004f54:	4602      	mov	r2, r0
 8004f56:	460b      	mov	r3, r1
 8004f58:	4690      	mov	r8, r2
 8004f5a:	4699      	mov	r9, r3
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	edd3 7a01 	vldr	s15, [r3, #4]
 8004f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f6c:	ee17 0a90 	vmov	r0, s15
 8004f70:	f7fb fa92 	bl	8000498 <__aeabi_f2d>
 8004f74:	4604      	mov	r4, r0
 8004f76:	460d      	mov	r5, r1
 8004f78:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f7c:	eeb1 7a67 	vneg.f32	s14, s15
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	edd3 7a00 	vldr	s15, [r3]
 8004f86:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004f8a:	ee16 0a90 	vmov	r0, s13
 8004f8e:	f7fb fa83 	bl	8000498 <__aeabi_f2d>
 8004f92:	4602      	mov	r2, r0
 8004f94:	460b      	mov	r3, r1
 8004f96:	ec43 2b10 	vmov	d0, r2, r3
 8004f9a:	f00b f951 	bl	8010240 <exp>
 8004f9e:	ec53 2b10 	vmov	r2, r3, d0
 8004fa2:	f04f 0000 	mov.w	r0, #0
 8004fa6:	492d      	ldr	r1, [pc, #180]	; (800505c <stabilizationUpdate+0x538>)
 8004fa8:	f7fb f916 	bl	80001d8 <__aeabi_dsub>
 8004fac:	4602      	mov	r2, r0
 8004fae:	460b      	mov	r3, r1
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	4629      	mov	r1, r5
 8004fb4:	f7fb fac8 	bl	8000548 <__aeabi_dmul>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	460b      	mov	r3, r1
 8004fbc:	4640      	mov	r0, r8
 8004fbe:	4649      	mov	r1, r9
 8004fc0:	f7fb f90c 	bl	80001dc <__adddf3>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4610      	mov	r0, r2
 8004fca:	4619      	mov	r1, r3
 8004fcc:	f7fb fd7e 	bl	8000acc <__aeabi_d2f>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	64da      	str	r2, [r3, #76]	; 0x4c
 8004fd6:	e00a      	b.n	8004fee <stabilizationUpdate+0x4ca>
    }
    else {
    	state->thrustersFiltered = state->speedError*filter->K;
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	edd3 7a01 	vldr	s15, [r3, #4]
 8004fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
    }
    state->oldSpeedError = state->speedError;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	649a      	str	r2, [r3, #72]	; 0x48

    state->thrustersFiltered = constants->pThrustersCast*state->speedError;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8005002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

    if(state->thrustersFiltered > constants->pThrustersMax) {
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8005018:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800501c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005020:	dd04      	ble.n	800502c <stabilizationUpdate+0x508>
    	state->thrustersFiltered = constants->pThrustersMax;
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	64da      	str	r2, [r3, #76]	; 0x4c
 800502a:	e00e      	b.n	800504a <stabilizationUpdate+0x526>
    }
    else if(state->thrustersFiltered < constants->pThrustersMin) {
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8005038:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800503c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005040:	d503      	bpl.n	800504a <stabilizationUpdate+0x526>
    	state->thrustersFiltered = constants->pThrustersMin;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    state->outputSignal = state->thrustersFiltered;
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005052:	bf00      	nop
 8005054:	3718      	adds	r7, #24
 8005056:	46bd      	mov	sp, r7
 8005058:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800505c:	3ff00000 	.word	0x3ff00000

08005060 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005066:	4b11      	ldr	r3, [pc, #68]	; (80050ac <HAL_MspInit+0x4c>)
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	4a10      	ldr	r2, [pc, #64]	; (80050ac <HAL_MspInit+0x4c>)
 800506c:	f043 0301 	orr.w	r3, r3, #1
 8005070:	6193      	str	r3, [r2, #24]
 8005072:	4b0e      	ldr	r3, [pc, #56]	; (80050ac <HAL_MspInit+0x4c>)
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	607b      	str	r3, [r7, #4]
 800507c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800507e:	4b0b      	ldr	r3, [pc, #44]	; (80050ac <HAL_MspInit+0x4c>)
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	4a0a      	ldr	r2, [pc, #40]	; (80050ac <HAL_MspInit+0x4c>)
 8005084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005088:	61d3      	str	r3, [r2, #28]
 800508a:	4b08      	ldr	r3, [pc, #32]	; (80050ac <HAL_MspInit+0x4c>)
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005092:	603b      	str	r3, [r7, #0]
 8005094:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005096:	2200      	movs	r2, #0
 8005098:	210f      	movs	r1, #15
 800509a:	f06f 0001 	mvn.w	r0, #1
 800509e:	f000 fef5 	bl	8005e8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050a2:	bf00      	nop
 80050a4:	3708      	adds	r7, #8
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	40021000 	.word	0x40021000

080050b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b08c      	sub	sp, #48	; 0x30
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80050c0:	4b2e      	ldr	r3, [pc, #184]	; (800517c <HAL_InitTick+0xcc>)
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	4a2d      	ldr	r2, [pc, #180]	; (800517c <HAL_InitTick+0xcc>)
 80050c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80050ca:	6193      	str	r3, [r2, #24]
 80050cc:	4b2b      	ldr	r3, [pc, #172]	; (800517c <HAL_InitTick+0xcc>)
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050d4:	60bb      	str	r3, [r7, #8]
 80050d6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80050d8:	f107 020c 	add.w	r2, r7, #12
 80050dc:	f107 0310 	add.w	r3, r7, #16
 80050e0:	4611      	mov	r1, r2
 80050e2:	4618      	mov	r0, r3
 80050e4:	f005 f86a 	bl	800a1bc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80050e8:	f005 f846 	bl	800a178 <HAL_RCC_GetPCLK2Freq>
 80050ec:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80050ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f0:	4a23      	ldr	r2, [pc, #140]	; (8005180 <HAL_InitTick+0xd0>)
 80050f2:	fba2 2303 	umull	r2, r3, r2, r3
 80050f6:	0c9b      	lsrs	r3, r3, #18
 80050f8:	3b01      	subs	r3, #1
 80050fa:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80050fc:	4b21      	ldr	r3, [pc, #132]	; (8005184 <HAL_InitTick+0xd4>)
 80050fe:	4a22      	ldr	r2, [pc, #136]	; (8005188 <HAL_InitTick+0xd8>)
 8005100:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8005102:	4b20      	ldr	r3, [pc, #128]	; (8005184 <HAL_InitTick+0xd4>)
 8005104:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005108:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800510a:	4a1e      	ldr	r2, [pc, #120]	; (8005184 <HAL_InitTick+0xd4>)
 800510c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8005110:	4b1c      	ldr	r3, [pc, #112]	; (8005184 <HAL_InitTick+0xd4>)
 8005112:	2200      	movs	r2, #0
 8005114:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005116:	4b1b      	ldr	r3, [pc, #108]	; (8005184 <HAL_InitTick+0xd4>)
 8005118:	2200      	movs	r2, #0
 800511a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800511c:	4b19      	ldr	r3, [pc, #100]	; (8005184 <HAL_InitTick+0xd4>)
 800511e:	2200      	movs	r2, #0
 8005120:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8005122:	4818      	ldr	r0, [pc, #96]	; (8005184 <HAL_InitTick+0xd4>)
 8005124:	f005 fa2c 	bl	800a580 <HAL_TIM_Base_Init>
 8005128:	4603      	mov	r3, r0
 800512a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800512e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005132:	2b00      	cmp	r3, #0
 8005134:	d11b      	bne.n	800516e <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8005136:	4813      	ldr	r0, [pc, #76]	; (8005184 <HAL_InitTick+0xd4>)
 8005138:	f005 fa7a 	bl	800a630 <HAL_TIM_Base_Start_IT>
 800513c:	4603      	mov	r3, r0
 800513e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8005142:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005146:	2b00      	cmp	r3, #0
 8005148:	d111      	bne.n	800516e <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800514a:	2019      	movs	r0, #25
 800514c:	f000 feba 	bl	8005ec4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b0f      	cmp	r3, #15
 8005154:	d808      	bhi.n	8005168 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8005156:	2200      	movs	r2, #0
 8005158:	6879      	ldr	r1, [r7, #4]
 800515a:	2019      	movs	r0, #25
 800515c:	f000 fe96 	bl	8005e8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005160:	4a0a      	ldr	r2, [pc, #40]	; (800518c <HAL_InitTick+0xdc>)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	e002      	b.n	800516e <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800516e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005172:	4618      	mov	r0, r3
 8005174:	3730      	adds	r7, #48	; 0x30
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	40021000 	.word	0x40021000
 8005180:	431bde83 	.word	0x431bde83
 8005184:	200025dc 	.word	0x200025dc
 8005188:	40012c00 	.word	0x40012c00
 800518c:	200000b4 	.word	0x200000b4

08005190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005190:	b480      	push	{r7}
 8005192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005194:	e7fe      	b.n	8005194 <NMI_Handler+0x4>

08005196 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005196:	b480      	push	{r7}
 8005198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800519a:	e7fe      	b.n	800519a <HardFault_Handler+0x4>

0800519c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80051a0:	e7fe      	b.n	80051a0 <MemManage_Handler+0x4>

080051a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80051a2:	b480      	push	{r7}
 80051a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80051a6:	e7fe      	b.n	80051a6 <BusFault_Handler+0x4>

080051a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80051a8:	b480      	push	{r7}
 80051aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80051ac:	e7fe      	b.n	80051ac <UsageFault_Handler+0x4>

080051ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80051ae:	b480      	push	{r7}
 80051b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80051b2:	bf00      	nop
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80051c0:	4802      	ldr	r0, [pc, #8]	; (80051cc <DMA1_Channel4_IRQHandler+0x10>)
 80051c2:	f000 ffaa 	bl	800611a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80051c6:	bf00      	nop
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	20002898 	.word	0x20002898

080051d0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80051d4:	4802      	ldr	r0, [pc, #8]	; (80051e0 <DMA1_Channel5_IRQHandler+0x10>)
 80051d6:	f000 ffa0 	bl	800611a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80051da:	bf00      	nop
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	200028dc 	.word	0x200028dc

080051e4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80051e8:	4802      	ldr	r0, [pc, #8]	; (80051f4 <DMA1_Channel6_IRQHandler+0x10>)
 80051ea:	f000 ff96 	bl	800611a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80051ee:	bf00      	nop
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	20002920 	.word	0x20002920

080051f8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80051fc:	4802      	ldr	r0, [pc, #8]	; (8005208 <DMA1_Channel7_IRQHandler+0x10>)
 80051fe:	f000 ff8c 	bl	800611a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8005202:	bf00      	nop
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	20002964 	.word	0x20002964

0800520c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005210:	4802      	ldr	r0, [pc, #8]	; (800521c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8005212:	f005 fa77 	bl	800a704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005216:	bf00      	nop
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	200025dc 	.word	0x200025dc

08005220 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005224:	4802      	ldr	r0, [pc, #8]	; (8005230 <I2C1_EV_IRQHandler+0x10>)
 8005226:	f001 ff71 	bl	800710c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800522a:	bf00      	nop
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	200023e8 	.word	0x200023e8

08005234 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005238:	4802      	ldr	r0, [pc, #8]	; (8005244 <USART1_IRQHandler+0x10>)
 800523a:	f005 ffc9 	bl	800b1d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800523e:	bf00      	nop
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	20002700 	.word	0x20002700

08005248 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800524c:	4802      	ldr	r0, [pc, #8]	; (8005258 <USART2_IRQHandler+0x10>)
 800524e:	f005 ffbf 	bl	800b1d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005252:	bf00      	nop
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	20002788 	.word	0x20002788

0800525c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005260:	4802      	ldr	r0, [pc, #8]	; (800526c <USART3_IRQHandler+0x10>)
 8005262:	f005 ffb5 	bl	800b1d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005266:	bf00      	nop
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	20002810 	.word	0x20002810

08005270 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005274:	4802      	ldr	r0, [pc, #8]	; (8005280 <UART4_IRQHandler+0x10>)
 8005276:	f005 ffab 	bl	800b1d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800527a:	bf00      	nop
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	20002678 	.word	0x20002678

08005284 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005284:	b480      	push	{r7}
 8005286:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005288:	4b06      	ldr	r3, [pc, #24]	; (80052a4 <SystemInit+0x20>)
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800528e:	4a05      	ldr	r2, [pc, #20]	; (80052a4 <SystemInit+0x20>)
 8005290:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005294:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005298:	bf00      	nop
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	e000ed00 	.word	0xe000ed00

080052a8 <thrustersInit>:
    {0.0, 0.0, 1.0, 0.0, -1.0},
    {-1.0, 1.0, 0.0, 1.0, 0.0}
};

void thrustersInit()
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
  rThrusters[FDR].address = 1; //Forward Left
 80052ae:	4b2c      	ldr	r3, [pc, #176]	; (8005360 <thrustersInit+0xb8>)
 80052b0:	2201      	movs	r2, #1
 80052b2:	701a      	strb	r2, [r3, #0]
  rThrusters[FDL].address = 2; //Forward Down Left
 80052b4:	4b2a      	ldr	r3, [pc, #168]	; (8005360 <thrustersInit+0xb8>)
 80052b6:	2202      	movs	r2, #2
 80052b8:	761a      	strb	r2, [r3, #24]
  rThrusters[BDR].address = 3; //Back Down Right
 80052ba:	4b29      	ldr	r3, [pc, #164]	; (8005360 <thrustersInit+0xb8>)
 80052bc:	2203      	movs	r2, #3
 80052be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  rThrusters[BDL].address = 4; //Back Down Left
 80052c2:	4b27      	ldr	r3, [pc, #156]	; (8005360 <thrustersInit+0xb8>)
 80052c4:	2204      	movs	r2, #4
 80052c6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  rThrusters[FUR].address = 5; //Forward Up Right
 80052ca:	4b25      	ldr	r3, [pc, #148]	; (8005360 <thrustersInit+0xb8>)
 80052cc:	2205      	movs	r2, #5
 80052ce:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
  rThrusters[FUL].address = 6; //Forward Up Left
 80052d2:	4b23      	ldr	r3, [pc, #140]	; (8005360 <thrustersInit+0xb8>)
 80052d4:	2206      	movs	r2, #6
 80052d6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
//  rThrusters[BUR].address = 7; //Back Up Right
//  rThrusters[BUL].address = 8; //Back Up Left

  for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 80052da:	2300      	movs	r3, #0
 80052dc:	71fb      	strb	r3, [r7, #7]
 80052de:	e034      	b.n	800534a <thrustersInit+0xa2>
    rThrusters[i].desiredSpeed = 0;
 80052e0:	79fa      	ldrb	r2, [r7, #7]
 80052e2:	491f      	ldr	r1, [pc, #124]	; (8005360 <thrustersInit+0xb8>)
 80052e4:	4613      	mov	r3, r2
 80052e6:	005b      	lsls	r3, r3, #1
 80052e8:	4413      	add	r3, r2
 80052ea:	00db      	lsls	r3, r3, #3
 80052ec:	440b      	add	r3, r1
 80052ee:	3302      	adds	r3, #2
 80052f0:	2200      	movs	r2, #0
 80052f2:	701a      	strb	r2, [r3, #0]
    rThrusters[i].kForward = 0.7;
 80052f4:	79fa      	ldrb	r2, [r7, #7]
 80052f6:	491a      	ldr	r1, [pc, #104]	; (8005360 <thrustersInit+0xb8>)
 80052f8:	4613      	mov	r3, r2
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	4413      	add	r3, r2
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	440b      	add	r3, r1
 8005302:	330c      	adds	r3, #12
 8005304:	4a17      	ldr	r2, [pc, #92]	; (8005364 <thrustersInit+0xbc>)
 8005306:	601a      	str	r2, [r3, #0]
    rThrusters[i].kBackward = 0.7;
 8005308:	79fa      	ldrb	r2, [r7, #7]
 800530a:	4915      	ldr	r1, [pc, #84]	; (8005360 <thrustersInit+0xb8>)
 800530c:	4613      	mov	r3, r2
 800530e:	005b      	lsls	r3, r3, #1
 8005310:	4413      	add	r3, r2
 8005312:	00db      	lsls	r3, r3, #3
 8005314:	440b      	add	r3, r1
 8005316:	3310      	adds	r3, #16
 8005318:	4a12      	ldr	r2, [pc, #72]	; (8005364 <thrustersInit+0xbc>)
 800531a:	601a      	str	r2, [r3, #0]
    rThrusters[i].sForward = 127;
 800531c:	79fa      	ldrb	r2, [r7, #7]
 800531e:	4910      	ldr	r1, [pc, #64]	; (8005360 <thrustersInit+0xb8>)
 8005320:	4613      	mov	r3, r2
 8005322:	005b      	lsls	r3, r3, #1
 8005324:	4413      	add	r3, r2
 8005326:	00db      	lsls	r3, r3, #3
 8005328:	440b      	add	r3, r1
 800532a:	3314      	adds	r3, #20
 800532c:	227f      	movs	r2, #127	; 0x7f
 800532e:	701a      	strb	r2, [r3, #0]
    rThrusters[i].sBackward = 127;
 8005330:	79fa      	ldrb	r2, [r7, #7]
 8005332:	490b      	ldr	r1, [pc, #44]	; (8005360 <thrustersInit+0xb8>)
 8005334:	4613      	mov	r3, r2
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	4413      	add	r3, r2
 800533a:	00db      	lsls	r3, r3, #3
 800533c:	440b      	add	r3, r1
 800533e:	3315      	adds	r3, #21
 8005340:	227f      	movs	r2, #127	; 0x7f
 8005342:	701a      	strb	r2, [r3, #0]
  for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 8005344:	79fb      	ldrb	r3, [r7, #7]
 8005346:	3301      	adds	r3, #1
 8005348:	71fb      	strb	r3, [r7, #7]
 800534a:	79fb      	ldrb	r3, [r7, #7]
 800534c:	2b05      	cmp	r3, #5
 800534e:	d9c7      	bls.n	80052e0 <thrustersInit+0x38>
  }

}
 8005350:	bf00      	nop
 8005352:	bf00      	nop
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	20001d38 	.word	0x20001d38
 8005364:	3f333333 	.word	0x3f333333

08005368 <fillThrustersRequest>:
  }

}

void fillThrustersRequest(uint8_t *buf, uint8_t thruster)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b086      	sub	sp, #24
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	460b      	mov	r3, r1
 8005372:	70fb      	strb	r3, [r7, #3]
    struct thrustersRequest_s res;

    res.AA = 0xAA;
 8005374:	23aa      	movs	r3, #170	; 0xaa
 8005376:	723b      	strb	r3, [r7, #8]
    res.type = 0x01;
 8005378:	2301      	movs	r3, #1
 800537a:	727b      	strb	r3, [r7, #9]
    res.address = 0xAF;
 800537c:	23af      	movs	r3, #175	; 0xaf
 800537e:	72bb      	strb	r3, [r7, #10]
    for(int i=0; i<THRUSTERS_NUMBER;i++){
 8005380:	2300      	movs	r3, #0
 8005382:	617b      	str	r3, [r7, #20]
 8005384:	e012      	b.n	80053ac <fillThrustersRequest+0x44>
//    	}
//    	else if(velocity < 0) {
//    		velocity = (int16_t) ((float) (velocity) * rThrusters[i].kBackward);
//    	}

    	res.velocity[i] = rThrusters[i].desiredSpeed;
 8005386:	4916      	ldr	r1, [pc, #88]	; (80053e0 <fillThrustersRequest+0x78>)
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	4613      	mov	r3, r2
 800538c:	005b      	lsls	r3, r3, #1
 800538e:	4413      	add	r3, r2
 8005390:	00db      	lsls	r3, r3, #3
 8005392:	440b      	add	r3, r1
 8005394:	3302      	adds	r3, #2
 8005396:	f993 1000 	ldrsb.w	r1, [r3]
 800539a:	f107 020b 	add.w	r2, r7, #11
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	4413      	add	r3, r2
 80053a2:	460a      	mov	r2, r1
 80053a4:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<THRUSTERS_NUMBER;i++){
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	3301      	adds	r3, #1
 80053aa:	617b      	str	r3, [r7, #20]
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	2b05      	cmp	r3, #5
 80053b0:	dde9      	ble.n	8005386 <fillThrustersRequest+0x1e>
    }
    res.pwm_servo = rDevice[GRAB].force;
 80053b2:	4b0c      	ldr	r3, [pc, #48]	; (80053e4 <fillThrustersRequest+0x7c>)
 80053b4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80053b8:	747b      	strb	r3, [r7, #17]
    memcpy((void*)buf, (void*)&res, THRUSTERS_REQUEST_LENGTH);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	461a      	mov	r2, r3
 80053be:	f107 0308 	add.w	r3, r7, #8
 80053c2:	cb03      	ldmia	r3!, {r0, r1}
 80053c4:	6010      	str	r0, [r2, #0]
 80053c6:	6051      	str	r1, [r2, #4]
 80053c8:	8819      	ldrh	r1, [r3, #0]
 80053ca:	789b      	ldrb	r3, [r3, #2]
 80053cc:	8111      	strh	r1, [r2, #8]
 80053ce:	7293      	strb	r3, [r2, #10]
    AddChecksumm8bVma(buf, THRUSTERS_REQUEST_LENGTH);
 80053d0:	210b      	movs	r1, #11
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7fc fb44 	bl	8001a60 <AddChecksumm8bVma>
}
 80053d8:	bf00      	nop
 80053da:	3718      	adds	r7, #24
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	20001d38 	.word	0x20001d38
 80053e4:	20001e70 	.word	0x20001e70

080053e8 <fillThrustersResponse>:

void fillThrustersResponse(uint8_t *buf, uint8_t thruster)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b086      	sub	sp, #24
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	460b      	mov	r3, r1
 80053f2:	70fb      	strb	r3, [r7, #3]
	//TODO errors parsing! and what is all this new stuff means
    if(IsChecksumm8bCorrectVma(buf, THRUSTERS_RESPONSE_LENGTH) && buf[0] != 0) {
 80053f4:	2109      	movs	r1, #9
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7fc fb05 	bl	8001a06 <IsChecksumm8bCorrectVma>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d01f      	beq.n	8005442 <fillThrustersResponse+0x5a>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	781b      	ldrb	r3, [r3, #0]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d01b      	beq.n	8005442 <fillThrustersResponse+0x5a>
    	struct thrustersResponse_s res;
    	memcpy((void*)&res, (void*)buf, THRUSTERS_RESPONSE_LENGTH);
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	f107 030c 	add.w	r3, r7, #12
 8005410:	6810      	ldr	r0, [r2, #0]
 8005412:	6851      	ldr	r1, [r2, #4]
 8005414:	c303      	stmia	r3!, {r0, r1}
 8005416:	7a12      	ldrb	r2, [r2, #8]
 8005418:	701a      	strb	r2, [r3, #0]

        rThrusters[thruster].current = res.current;
 800541a:	78fa      	ldrb	r2, [r7, #3]
 800541c:	8a38      	ldrh	r0, [r7, #16]
 800541e:	490e      	ldr	r1, [pc, #56]	; (8005458 <fillThrustersResponse+0x70>)
 8005420:	4613      	mov	r3, r2
 8005422:	005b      	lsls	r3, r3, #1
 8005424:	4413      	add	r3, r2
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	440b      	add	r3, r1
 800542a:	3304      	adds	r3, #4
 800542c:	4602      	mov	r2, r0
 800542e:	801a      	strh	r2, [r3, #0]

        ++uartBus[THRUSTERS_UART].successRxCounter;
 8005430:	4b0a      	ldr	r3, [pc, #40]	; (800545c <fillThrustersResponse+0x74>)
 8005432:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8005436:	3301      	adds	r3, #1
 8005438:	b29a      	uxth	r2, r3
 800543a:	4b08      	ldr	r3, [pc, #32]	; (800545c <fillThrustersResponse+0x74>)
 800543c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    if(IsChecksumm8bCorrectVma(buf, THRUSTERS_RESPONSE_LENGTH) && buf[0] != 0) {
 8005440:	e005      	b.n	800544e <fillThrustersResponse+0x66>
    }
    else {
    	++uartBus[THRUSTERS_UART].brokenRxCounter;
 8005442:	4b06      	ldr	r3, [pc, #24]	; (800545c <fillThrustersResponse+0x74>)
 8005444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005446:	3301      	adds	r3, #1
 8005448:	4a04      	ldr	r2, [pc, #16]	; (800545c <fillThrustersResponse+0x74>)
 800544a:	6453      	str	r3, [r2, #68]	; 0x44
    }
}
 800544c:	bf00      	nop
 800544e:	bf00      	nop
 8005450:	3718      	adds	r7, #24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	20001d38 	.word	0x20001d38
 800545c:	2000018c 	.word	0x2000018c

08005460 <formThrustVectors>:

void formThrustVectors()
{
 8005460:	b590      	push	{r4, r7, lr}
 8005462:	b08f      	sub	sp, #60	; 0x3c
 8005464:	af00      	add	r7, sp, #0
  float velocity[THRUSTERS_NUMBER];
  for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 8005466:	2300      	movs	r3, #0
 8005468:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800546c:	e00d      	b.n	800548a <formThrustVectors+0x2a>
    velocity[i] = 0;
 800546e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	3338      	adds	r3, #56	; 0x38
 8005476:	443b      	add	r3, r7
 8005478:	3b1c      	subs	r3, #28
 800547a:	f04f 0200 	mov.w	r2, #0
 800547e:	601a      	str	r2, [r3, #0]
  for(uint8_t i=0; i<THRUSTERS_NUMBER; i++) {
 8005480:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005484:	3301      	adds	r3, #1
 8005486:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800548a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800548e:	2b05      	cmp	r3, #5
 8005490:	d9ed      	bls.n	800546e <formThrustVectors+0xe>
//  Uz = rStabState[STAB_DEPTH].outputSignal;
//  Upsi = rStabState[STAB_YAW].outputSignal;
//  Ugamma = rStabState[STAB_ROLL].outputSignal;
//  Uteta = rJoySpeed.pitch;

  U[STAB_MARCH] = rMonitorInput.march;
 8005492:	4b67      	ldr	r3, [pc, #412]	; (8005630 <formThrustVectors+0x1d0>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	60bb      	str	r3, [r7, #8]
  U[STAB_LAG] = rMonitorInput.lag;
 8005498:	4b65      	ldr	r3, [pc, #404]	; (8005630 <formThrustVectors+0x1d0>)
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	60fb      	str	r3, [r7, #12]
  U[STAB_DEPTH] = rMonitorInput.depth;
 800549e:	4b64      	ldr	r3, [pc, #400]	; (8005630 <formThrustVectors+0x1d0>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	607b      	str	r3, [r7, #4]
  U[STAB_YAW] = rMonitorInput.yaw;
 80054a4:	4b62      	ldr	r3, [pc, #392]	; (8005630 <formThrustVectors+0x1d0>)
 80054a6:	695b      	ldr	r3, [r3, #20]
 80054a8:	613b      	str	r3, [r7, #16]
  U[STAB_ROLL] = rMonitorInput.roll;
 80054aa:	4b61      	ldr	r3, [pc, #388]	; (8005630 <formThrustVectors+0x1d0>)
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	617b      	str	r3, [r7, #20]
  U[STAB_PITCH] = rMonitorInput.pitch;
 80054b0:	4b5f      	ldr	r3, [pc, #380]	; (8005630 <formThrustVectors+0x1d0>)
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	61bb      	str	r3, [r7, #24]

  for(uint8_t i = 0; i < 6; i++)
 80054b6:	2300      	movs	r3, #0
 80054b8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80054bc:	e01e      	b.n	80054fc <formThrustVectors+0x9c>
  {
	if(rStabConstants[i].enable)
 80054be:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80054c2:	4a5c      	ldr	r2, [pc, #368]	; (8005634 <formThrustVectors+0x1d4>)
 80054c4:	214c      	movs	r1, #76	; 0x4c
 80054c6:	fb01 f303 	mul.w	r3, r1, r3
 80054ca:	4413      	add	r3, r2
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00f      	beq.n	80054f2 <formThrustVectors+0x92>
		U[i] = rStabState[i].outputSignal;
 80054d2:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80054d6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80054da:	4957      	ldr	r1, [pc, #348]	; (8005638 <formThrustVectors+0x1d8>)
 80054dc:	2058      	movs	r0, #88	; 0x58
 80054de:	fb00 f202 	mul.w	r2, r0, r2
 80054e2:	440a      	add	r2, r1
 80054e4:	3250      	adds	r2, #80	; 0x50
 80054e6:	6812      	ldr	r2, [r2, #0]
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	3338      	adds	r3, #56	; 0x38
 80054ec:	443b      	add	r3, r7
 80054ee:	3b34      	subs	r3, #52	; 0x34
 80054f0:	601a      	str	r2, [r3, #0]
  for(uint8_t i = 0; i < 6; i++)
 80054f2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80054f6:	3301      	adds	r3, #1
 80054f8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80054fc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005500:	2b05      	cmp	r3, #5
 8005502:	d9dc      	bls.n	80054be <formThrustVectors+0x5e>
  }

  for (uint8_t i = 0; i < THRUSTERS_NUMBER; ++i)
 8005504:	2300      	movs	r3, #0
 8005506:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800550a:	e087      	b.n	800561c <formThrustVectors+0x1bc>
  {
    velocity[i] = KVMA[i][0]*U[STAB_MARCH] + KVMA[i][1]*U[STAB_LAG] + KVMA[i][2]*U[STAB_DEPTH]
 800550c:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8005510:	494a      	ldr	r1, [pc, #296]	; (800563c <formThrustVectors+0x1dc>)
 8005512:	4613      	mov	r3, r2
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	4413      	add	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	440b      	add	r3, r1
 800551c:	ed93 7a00 	vldr	s14, [r3]
 8005520:	edd7 7a02 	vldr	s15, [r7, #8]
 8005524:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005528:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800552c:	4943      	ldr	r1, [pc, #268]	; (800563c <formThrustVectors+0x1dc>)
 800552e:	4613      	mov	r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	4413      	add	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	440b      	add	r3, r1
 8005538:	3304      	adds	r3, #4
 800553a:	edd3 6a00 	vldr	s13, [r3]
 800553e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005542:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005546:	ee37 7a27 	vadd.f32	s14, s14, s15
 800554a:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800554e:	493b      	ldr	r1, [pc, #236]	; (800563c <formThrustVectors+0x1dc>)
 8005550:	4613      	mov	r3, r2
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	4413      	add	r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	440b      	add	r3, r1
 800555a:	3308      	adds	r3, #8
 800555c:	edd3 6a00 	vldr	s13, [r3]
 8005560:	edd7 7a01 	vldr	s15, [r7, #4]
 8005564:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005568:	ee37 7a27 	vadd.f32	s14, s14, s15
         + KVMA[i][3]*U[STAB_YAW] + KVMA[i][4]*U[STAB_ROLL];
 800556c:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8005570:	4932      	ldr	r1, [pc, #200]	; (800563c <formThrustVectors+0x1dc>)
 8005572:	4613      	mov	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	440b      	add	r3, r1
 800557c:	330c      	adds	r3, #12
 800557e:	edd3 6a00 	vldr	s13, [r3]
 8005582:	edd7 7a04 	vldr	s15, [r7, #16]
 8005586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800558a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800558e:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8005592:	492a      	ldr	r1, [pc, #168]	; (800563c <formThrustVectors+0x1dc>)
 8005594:	4613      	mov	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	3310      	adds	r3, #16
 80055a0:	edd3 6a00 	vldr	s13, [r3]
 80055a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80055a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    velocity[i] = KVMA[i][0]*U[STAB_MARCH] + KVMA[i][1]*U[STAB_LAG] + KVMA[i][2]*U[STAB_DEPTH]
 80055ac:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
         + KVMA[i][3]*U[STAB_YAW] + KVMA[i][4]*U[STAB_ROLL];
 80055b0:	ee77 7a27 	vadd.f32	s15, s14, s15
    velocity[i] = KVMA[i][0]*U[STAB_MARCH] + KVMA[i][1]*U[STAB_LAG] + KVMA[i][2]*U[STAB_DEPTH]
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	3338      	adds	r3, #56	; 0x38
 80055b8:	443b      	add	r3, r7
 80055ba:	3b1c      	subs	r3, #28
 80055bc:	edc3 7a00 	vstr	s15, [r3]
    if(!thruster_init)
 80055c0:	4b1f      	ldr	r3, [pc, #124]	; (8005640 <formThrustVectors+0x1e0>)
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d119      	bne.n	80055fc <formThrustVectors+0x19c>
    {
    	rThrusters[i].desiredSpeed = resizeFloatToInt8(velocity[i]);
 80055c8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	3338      	adds	r3, #56	; 0x38
 80055d0:	443b      	add	r3, r7
 80055d2:	3b1c      	subs	r3, #28
 80055d4:	edd3 7a00 	vldr	s15, [r3]
 80055d8:	f897 4035 	ldrb.w	r4, [r7, #53]	; 0x35
 80055dc:	eeb0 0a67 	vmov.f32	s0, s15
 80055e0:	f000 f832 	bl	8005648 <resizeFloatToInt8>
 80055e4:	4603      	mov	r3, r0
 80055e6:	4619      	mov	r1, r3
 80055e8:	4a16      	ldr	r2, [pc, #88]	; (8005644 <formThrustVectors+0x1e4>)
 80055ea:	4623      	mov	r3, r4
 80055ec:	005b      	lsls	r3, r3, #1
 80055ee:	4423      	add	r3, r4
 80055f0:	00db      	lsls	r3, r3, #3
 80055f2:	4413      	add	r3, r2
 80055f4:	3302      	adds	r3, #2
 80055f6:	460a      	mov	r2, r1
 80055f8:	701a      	strb	r2, [r3, #0]
 80055fa:	e00a      	b.n	8005612 <formThrustVectors+0x1b2>
    }
    else
    	rThrusters[i].desiredSpeed = 0;
 80055fc:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8005600:	4910      	ldr	r1, [pc, #64]	; (8005644 <formThrustVectors+0x1e4>)
 8005602:	4613      	mov	r3, r2
 8005604:	005b      	lsls	r3, r3, #1
 8005606:	4413      	add	r3, r2
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	440b      	add	r3, r1
 800560c:	3302      	adds	r3, #2
 800560e:	2200      	movs	r2, #0
 8005610:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < THRUSTERS_NUMBER; ++i)
 8005612:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8005616:	3301      	adds	r3, #1
 8005618:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800561c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8005620:	2b05      	cmp	r3, #5
 8005622:	f67f af73 	bls.w	800550c <formThrustVectors+0xac>
  	}

}
 8005626:	bf00      	nop
 8005628:	bf00      	nop
 800562a:	373c      	adds	r7, #60	; 0x3c
 800562c:	46bd      	mov	sp, r7
 800562e:	bd90      	pop	{r4, r7, pc}
 8005630:	20001e58 	.word	0x20001e58
 8005634:	20001eb0 	.word	0x20001eb0
 8005638:	20002078 	.word	0x20002078
 800563c:	2000003c 	.word	0x2000003c
 8005640:	20002628 	.word	0x20002628
 8005644:	20001d38 	.word	0x20001d38

08005648 <resizeFloatToInt8>:

int8_t resizeFloatToInt8(float input)
{
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t cast = (int32_t) input;
 8005652:	edd7 7a01 	vldr	s15, [r7, #4]
 8005656:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800565a:	ee17 3a90 	vmov	r3, s15
 800565e:	60fb      	str	r3, [r7, #12]
//  cast = cast / 0xFF;
  if (cast > 127) {
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2b7f      	cmp	r3, #127	; 0x7f
 8005664:	dd02      	ble.n	800566c <resizeFloatToInt8+0x24>
    cast = 127;
 8005666:	237f      	movs	r3, #127	; 0x7f
 8005668:	60fb      	str	r3, [r7, #12]
 800566a:	e006      	b.n	800567a <resizeFloatToInt8+0x32>
  }
  else if(cast < -127) {
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f113 0f7f 	cmn.w	r3, #127	; 0x7f
 8005672:	da02      	bge.n	800567a <resizeFloatToInt8+0x32>
    cast = -127;
 8005674:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8005678:	60fb      	str	r3, [r7, #12]
  }
  return (int8_t) cast;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	b25b      	sxtb	r3, r3
}
 800567e:	4618      	mov	r0, r3
 8005680:	3714      	adds	r7, #20
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
	...

0800568c <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005692:	1d3b      	adds	r3, r7, #4
 8005694:	2200      	movs	r2, #0
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	605a      	str	r2, [r3, #4]
 800569a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800569c:	4b14      	ldr	r3, [pc, #80]	; (80056f0 <MX_TIM7_Init+0x64>)
 800569e:	4a15      	ldr	r2, [pc, #84]	; (80056f4 <MX_TIM7_Init+0x68>)
 80056a0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 80056a2:	4b13      	ldr	r3, [pc, #76]	; (80056f0 <MX_TIM7_Init+0x64>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056a8:	4b11      	ldr	r3, [pc, #68]	; (80056f0 <MX_TIM7_Init+0x64>)
 80056aa:	2200      	movs	r2, #0
 80056ac:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80056ae:	4b10      	ldr	r3, [pc, #64]	; (80056f0 <MX_TIM7_Init+0x64>)
 80056b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056b4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056b6:	4b0e      	ldr	r3, [pc, #56]	; (80056f0 <MX_TIM7_Init+0x64>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80056bc:	480c      	ldr	r0, [pc, #48]	; (80056f0 <MX_TIM7_Init+0x64>)
 80056be:	f004 ff5f 	bl	800a580 <HAL_TIM_Base_Init>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d001      	beq.n	80056cc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80056c8:	f7fe fdb6 	bl	8004238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056cc:	2300      	movs	r3, #0
 80056ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056d0:	2300      	movs	r3, #0
 80056d2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80056d4:	1d3b      	adds	r3, r7, #4
 80056d6:	4619      	mov	r1, r3
 80056d8:	4805      	ldr	r0, [pc, #20]	; (80056f0 <MX_TIM7_Init+0x64>)
 80056da:	f005 f9eb 	bl	800aab4 <HAL_TIMEx_MasterConfigSynchronization>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d001      	beq.n	80056e8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80056e4:	f7fe fda8 	bl	8004238 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80056e8:	bf00      	nop
 80056ea:	3710      	adds	r7, #16
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	2000262c 	.word	0x2000262c
 80056f4:	40001400 	.word	0x40001400

080056f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a0a      	ldr	r2, [pc, #40]	; (8005730 <HAL_TIM_Base_MspInit+0x38>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d10b      	bne.n	8005722 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800570a:	4b0a      	ldr	r3, [pc, #40]	; (8005734 <HAL_TIM_Base_MspInit+0x3c>)
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	4a09      	ldr	r2, [pc, #36]	; (8005734 <HAL_TIM_Base_MspInit+0x3c>)
 8005710:	f043 0320 	orr.w	r3, r3, #32
 8005714:	61d3      	str	r3, [r2, #28]
 8005716:	4b07      	ldr	r3, [pc, #28]	; (8005734 <HAL_TIM_Base_MspInit+0x3c>)
 8005718:	69db      	ldr	r3, [r3, #28]
 800571a:	f003 0320 	and.w	r3, r3, #32
 800571e:	60fb      	str	r3, [r7, #12]
 8005720:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005722:	bf00      	nop
 8005724:	3714      	adds	r7, #20
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	40001400 	.word	0x40001400
 8005734:	40021000 	.word	0x40021000

08005738 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800573c:	4b14      	ldr	r3, [pc, #80]	; (8005790 <MX_UART4_Init+0x58>)
 800573e:	4a15      	ldr	r2, [pc, #84]	; (8005794 <MX_UART4_Init+0x5c>)
 8005740:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8005742:	4b13      	ldr	r3, [pc, #76]	; (8005790 <MX_UART4_Init+0x58>)
 8005744:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005748:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800574a:	4b11      	ldr	r3, [pc, #68]	; (8005790 <MX_UART4_Init+0x58>)
 800574c:	2200      	movs	r2, #0
 800574e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005750:	4b0f      	ldr	r3, [pc, #60]	; (8005790 <MX_UART4_Init+0x58>)
 8005752:	2200      	movs	r2, #0
 8005754:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005756:	4b0e      	ldr	r3, [pc, #56]	; (8005790 <MX_UART4_Init+0x58>)
 8005758:	2200      	movs	r2, #0
 800575a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800575c:	4b0c      	ldr	r3, [pc, #48]	; (8005790 <MX_UART4_Init+0x58>)
 800575e:	220c      	movs	r2, #12
 8005760:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005762:	4b0b      	ldr	r3, [pc, #44]	; (8005790 <MX_UART4_Init+0x58>)
 8005764:	2200      	movs	r2, #0
 8005766:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005768:	4b09      	ldr	r3, [pc, #36]	; (8005790 <MX_UART4_Init+0x58>)
 800576a:	2200      	movs	r2, #0
 800576c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800576e:	4b08      	ldr	r3, [pc, #32]	; (8005790 <MX_UART4_Init+0x58>)
 8005770:	2200      	movs	r2, #0
 8005772:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005774:	4b06      	ldr	r3, [pc, #24]	; (8005790 <MX_UART4_Init+0x58>)
 8005776:	2200      	movs	r2, #0
 8005778:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800577a:	4805      	ldr	r0, [pc, #20]	; (8005790 <MX_UART4_Init+0x58>)
 800577c:	f005 fa38 	bl	800abf0 <HAL_UART_Init>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d001      	beq.n	800578a <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8005786:	f7fe fd57 	bl	8004238 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800578a:	bf00      	nop
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	20002678 	.word	0x20002678
 8005794:	40004c00 	.word	0x40004c00

08005798 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800579c:	4b14      	ldr	r3, [pc, #80]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 800579e:	4a15      	ldr	r2, [pc, #84]	; (80057f4 <MX_USART1_UART_Init+0x5c>)
 80057a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80057a2:	4b13      	ldr	r3, [pc, #76]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80057a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80057aa:	4b11      	ldr	r3, [pc, #68]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057ac:	2200      	movs	r2, #0
 80057ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80057b0:	4b0f      	ldr	r3, [pc, #60]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80057b6:	4b0e      	ldr	r3, [pc, #56]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80057bc:	4b0c      	ldr	r3, [pc, #48]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057be:	220c      	movs	r2, #12
 80057c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80057c2:	4b0b      	ldr	r3, [pc, #44]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80057c8:	4b09      	ldr	r3, [pc, #36]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057ca:	2200      	movs	r2, #0
 80057cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80057ce:	4b08      	ldr	r3, [pc, #32]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80057d4:	4b06      	ldr	r3, [pc, #24]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057d6:	2200      	movs	r2, #0
 80057d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80057da:	4805      	ldr	r0, [pc, #20]	; (80057f0 <MX_USART1_UART_Init+0x58>)
 80057dc:	f005 fa08 	bl	800abf0 <HAL_UART_Init>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80057e6:	f7fe fd27 	bl	8004238 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80057ea:	bf00      	nop
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	20002700 	.word	0x20002700
 80057f4:	40013800 	.word	0x40013800

080057f8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80057fc:	4b16      	ldr	r3, [pc, #88]	; (8005858 <MX_USART2_UART_Init+0x60>)
 80057fe:	4a17      	ldr	r2, [pc, #92]	; (800585c <MX_USART2_UART_Init+0x64>)
 8005800:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005802:	4b15      	ldr	r3, [pc, #84]	; (8005858 <MX_USART2_UART_Init+0x60>)
 8005804:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005808:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800580a:	4b13      	ldr	r3, [pc, #76]	; (8005858 <MX_USART2_UART_Init+0x60>)
 800580c:	2200      	movs	r2, #0
 800580e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005810:	4b11      	ldr	r3, [pc, #68]	; (8005858 <MX_USART2_UART_Init+0x60>)
 8005812:	2200      	movs	r2, #0
 8005814:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005816:	4b10      	ldr	r3, [pc, #64]	; (8005858 <MX_USART2_UART_Init+0x60>)
 8005818:	2200      	movs	r2, #0
 800581a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800581c:	4b0e      	ldr	r3, [pc, #56]	; (8005858 <MX_USART2_UART_Init+0x60>)
 800581e:	220c      	movs	r2, #12
 8005820:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005822:	4b0d      	ldr	r3, [pc, #52]	; (8005858 <MX_USART2_UART_Init+0x60>)
 8005824:	2200      	movs	r2, #0
 8005826:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005828:	4b0b      	ldr	r3, [pc, #44]	; (8005858 <MX_USART2_UART_Init+0x60>)
 800582a:	2200      	movs	r2, #0
 800582c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800582e:	4b0a      	ldr	r3, [pc, #40]	; (8005858 <MX_USART2_UART_Init+0x60>)
 8005830:	2200      	movs	r2, #0
 8005832:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8005834:	4b08      	ldr	r3, [pc, #32]	; (8005858 <MX_USART2_UART_Init+0x60>)
 8005836:	2220      	movs	r2, #32
 8005838:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800583a:	4b07      	ldr	r3, [pc, #28]	; (8005858 <MX_USART2_UART_Init+0x60>)
 800583c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005840:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005842:	4805      	ldr	r0, [pc, #20]	; (8005858 <MX_USART2_UART_Init+0x60>)
 8005844:	f005 f9d4 	bl	800abf0 <HAL_UART_Init>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d001      	beq.n	8005852 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800584e:	f7fe fcf3 	bl	8004238 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005852:	bf00      	nop
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	20002788 	.word	0x20002788
 800585c:	40004400 	.word	0x40004400

08005860 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005864:	4b14      	ldr	r3, [pc, #80]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 8005866:	4a15      	ldr	r2, [pc, #84]	; (80058bc <MX_USART3_UART_Init+0x5c>)
 8005868:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800586a:	4b13      	ldr	r3, [pc, #76]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 800586c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005870:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005872:	4b11      	ldr	r3, [pc, #68]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 8005874:	2200      	movs	r2, #0
 8005876:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005878:	4b0f      	ldr	r3, [pc, #60]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 800587a:	2200      	movs	r2, #0
 800587c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800587e:	4b0e      	ldr	r3, [pc, #56]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 8005880:	2200      	movs	r2, #0
 8005882:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005884:	4b0c      	ldr	r3, [pc, #48]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 8005886:	220c      	movs	r2, #12
 8005888:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800588a:	4b0b      	ldr	r3, [pc, #44]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 800588c:	2200      	movs	r2, #0
 800588e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005890:	4b09      	ldr	r3, [pc, #36]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 8005892:	2200      	movs	r2, #0
 8005894:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005896:	4b08      	ldr	r3, [pc, #32]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 8005898:	2200      	movs	r2, #0
 800589a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800589c:	4b06      	ldr	r3, [pc, #24]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 800589e:	2200      	movs	r2, #0
 80058a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80058a2:	4805      	ldr	r0, [pc, #20]	; (80058b8 <MX_USART3_UART_Init+0x58>)
 80058a4:	f005 f9a4 	bl	800abf0 <HAL_UART_Init>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d001      	beq.n	80058b2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80058ae:	f7fe fcc3 	bl	8004238 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80058b2:	bf00      	nop
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	20002810 	.word	0x20002810
 80058bc:	40004800 	.word	0x40004800

080058c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b090      	sub	sp, #64	; 0x40
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80058cc:	2200      	movs	r2, #0
 80058ce:	601a      	str	r2, [r3, #0]
 80058d0:	605a      	str	r2, [r3, #4]
 80058d2:	609a      	str	r2, [r3, #8]
 80058d4:	60da      	str	r2, [r3, #12]
 80058d6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4aa0      	ldr	r2, [pc, #640]	; (8005b60 <HAL_UART_MspInit+0x2a0>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d131      	bne.n	8005946 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80058e2:	4ba0      	ldr	r3, [pc, #640]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	4a9f      	ldr	r2, [pc, #636]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 80058e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80058ec:	61d3      	str	r3, [r2, #28]
 80058ee:	4b9d      	ldr	r3, [pc, #628]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 80058f0:	69db      	ldr	r3, [r3, #28]
 80058f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80058f8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80058fa:	4b9a      	ldr	r3, [pc, #616]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	4a99      	ldr	r2, [pc, #612]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005900:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005904:	6153      	str	r3, [r2, #20]
 8005906:	4b97      	ldr	r3, [pc, #604]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005908:	695b      	ldr	r3, [r3, #20]
 800590a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800590e:	627b      	str	r3, [r7, #36]	; 0x24
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005912:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005916:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005918:	2302      	movs	r3, #2
 800591a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800591c:	2300      	movs	r3, #0
 800591e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005920:	2303      	movs	r3, #3
 8005922:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8005924:	2305      	movs	r3, #5
 8005926:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005928:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800592c:	4619      	mov	r1, r3
 800592e:	488e      	ldr	r0, [pc, #568]	; (8005b68 <HAL_UART_MspInit+0x2a8>)
 8005930:	f000 fee6 	bl	8006700 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8005934:	2200      	movs	r2, #0
 8005936:	2105      	movs	r1, #5
 8005938:	2034      	movs	r0, #52	; 0x34
 800593a:	f000 faa7 	bl	8005e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800593e:	2034      	movs	r0, #52	; 0x34
 8005940:	f000 fac0 	bl	8005ec4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005944:	e15c      	b.n	8005c00 <HAL_UART_MspInit+0x340>
  else if(uartHandle->Instance==USART1)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a88      	ldr	r2, [pc, #544]	; (8005b6c <HAL_UART_MspInit+0x2ac>)
 800594c:	4293      	cmp	r3, r2
 800594e:	f040 8081 	bne.w	8005a54 <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005952:	4b84      	ldr	r3, [pc, #528]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	4a83      	ldr	r2, [pc, #524]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005958:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800595c:	6193      	str	r3, [r2, #24]
 800595e:	4b81      	ldr	r3, [pc, #516]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005966:	623b      	str	r3, [r7, #32]
 8005968:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800596a:	4b7e      	ldr	r3, [pc, #504]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	4a7d      	ldr	r2, [pc, #500]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005974:	6153      	str	r3, [r2, #20]
 8005976:	4b7b      	ldr	r3, [pc, #492]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800597e:	61fb      	str	r3, [r7, #28]
 8005980:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005982:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005986:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005988:	2302      	movs	r3, #2
 800598a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800598c:	2300      	movs	r3, #0
 800598e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005990:	2303      	movs	r3, #3
 8005992:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005994:	2307      	movs	r3, #7
 8005996:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005998:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800599c:	4619      	mov	r1, r3
 800599e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80059a2:	f000 fead 	bl	8006700 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80059a6:	4b72      	ldr	r3, [pc, #456]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059a8:	4a72      	ldr	r2, [pc, #456]	; (8005b74 <HAL_UART_MspInit+0x2b4>)
 80059aa:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059ac:	4b70      	ldr	r3, [pc, #448]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059ae:	2210      	movs	r2, #16
 80059b0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059b2:	4b6f      	ldr	r3, [pc, #444]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80059b8:	4b6d      	ldr	r3, [pc, #436]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059ba:	2280      	movs	r2, #128	; 0x80
 80059bc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80059be:	4b6c      	ldr	r3, [pc, #432]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059c4:	4b6a      	ldr	r3, [pc, #424]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80059ca:	4b69      	ldr	r3, [pc, #420]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80059d0:	4b67      	ldr	r3, [pc, #412]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059d2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80059d6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80059d8:	4865      	ldr	r0, [pc, #404]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059da:	f000 fa81 	bl	8005ee0 <HAL_DMA_Init>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d001      	beq.n	80059e8 <HAL_UART_MspInit+0x128>
      Error_Handler();
 80059e4:	f7fe fc28 	bl	8004238 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a61      	ldr	r2, [pc, #388]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059ec:	671a      	str	r2, [r3, #112]	; 0x70
 80059ee:	4a60      	ldr	r2, [pc, #384]	; (8005b70 <HAL_UART_MspInit+0x2b0>)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80059f4:	4b60      	ldr	r3, [pc, #384]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 80059f6:	4a61      	ldr	r2, [pc, #388]	; (8005b7c <HAL_UART_MspInit+0x2bc>)
 80059f8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80059fa:	4b5f      	ldr	r3, [pc, #380]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a00:	4b5d      	ldr	r3, [pc, #372]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005a06:	4b5c      	ldr	r3, [pc, #368]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 8005a08:	2280      	movs	r2, #128	; 0x80
 8005a0a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a0c:	4b5a      	ldr	r3, [pc, #360]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a12:	4b59      	ldr	r3, [pc, #356]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005a18:	4b57      	ldr	r3, [pc, #348]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005a1e:	4b56      	ldr	r3, [pc, #344]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 8005a20:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005a24:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005a26:	4854      	ldr	r0, [pc, #336]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 8005a28:	f000 fa5a 	bl	8005ee0 <HAL_DMA_Init>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <HAL_UART_MspInit+0x176>
      Error_Handler();
 8005a32:	f7fe fc01 	bl	8004238 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a4f      	ldr	r2, [pc, #316]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 8005a3a:	675a      	str	r2, [r3, #116]	; 0x74
 8005a3c:	4a4e      	ldr	r2, [pc, #312]	; (8005b78 <HAL_UART_MspInit+0x2b8>)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005a42:	2200      	movs	r2, #0
 8005a44:	2105      	movs	r1, #5
 8005a46:	2025      	movs	r0, #37	; 0x25
 8005a48:	f000 fa20 	bl	8005e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005a4c:	2025      	movs	r0, #37	; 0x25
 8005a4e:	f000 fa39 	bl	8005ec4 <HAL_NVIC_EnableIRQ>
}
 8005a52:	e0d5      	b.n	8005c00 <HAL_UART_MspInit+0x340>
  else if(uartHandle->Instance==USART2)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a49      	ldr	r2, [pc, #292]	; (8005b80 <HAL_UART_MspInit+0x2c0>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	f040 809a 	bne.w	8005b94 <HAL_UART_MspInit+0x2d4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005a60:	4b40      	ldr	r3, [pc, #256]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005a62:	69db      	ldr	r3, [r3, #28]
 8005a64:	4a3f      	ldr	r2, [pc, #252]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005a66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a6a:	61d3      	str	r3, [r2, #28]
 8005a6c:	4b3d      	ldr	r3, [pc, #244]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005a6e:	69db      	ldr	r3, [r3, #28]
 8005a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a74:	61bb      	str	r3, [r7, #24]
 8005a76:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a78:	4b3a      	ldr	r3, [pc, #232]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005a7a:	695b      	ldr	r3, [r3, #20]
 8005a7c:	4a39      	ldr	r2, [pc, #228]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005a7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a82:	6153      	str	r3, [r2, #20]
 8005a84:	4b37      	ldr	r3, [pc, #220]	; (8005b64 <HAL_UART_MspInit+0x2a4>)
 8005a86:	695b      	ldr	r3, [r3, #20]
 8005a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8c:	617b      	str	r3, [r7, #20]
 8005a8e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005a90:	230c      	movs	r3, #12
 8005a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a94:	2302      	movs	r3, #2
 8005a96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005aa0:	2307      	movs	r3, #7
 8005aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005aa4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005aae:	f000 fe27 	bl	8006700 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8005ab2:	4b34      	ldr	r3, [pc, #208]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005ab4:	4a34      	ldr	r2, [pc, #208]	; (8005b88 <HAL_UART_MspInit+0x2c8>)
 8005ab6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005ab8:	4b32      	ldr	r3, [pc, #200]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005aba:	2200      	movs	r2, #0
 8005abc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005abe:	4b31      	ldr	r3, [pc, #196]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005ac4:	4b2f      	ldr	r3, [pc, #188]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005ac6:	2280      	movs	r2, #128	; 0x80
 8005ac8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005aca:	4b2e      	ldr	r3, [pc, #184]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005ad0:	4b2c      	ldr	r3, [pc, #176]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005ad6:	4b2b      	ldr	r3, [pc, #172]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005ad8:	2200      	movs	r2, #0
 8005ada:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005adc:	4b29      	ldr	r3, [pc, #164]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005ade:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005ae2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005ae4:	4827      	ldr	r0, [pc, #156]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005ae6:	f000 f9fb 	bl	8005ee0 <HAL_DMA_Init>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d001      	beq.n	8005af4 <HAL_UART_MspInit+0x234>
      Error_Handler();
 8005af0:	f7fe fba2 	bl	8004238 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a23      	ldr	r2, [pc, #140]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005af8:	675a      	str	r2, [r3, #116]	; 0x74
 8005afa:	4a22      	ldr	r2, [pc, #136]	; (8005b84 <HAL_UART_MspInit+0x2c4>)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8005b00:	4b22      	ldr	r3, [pc, #136]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b02:	4a23      	ldr	r2, [pc, #140]	; (8005b90 <HAL_UART_MspInit+0x2d0>)
 8005b04:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b06:	4b21      	ldr	r3, [pc, #132]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b08:	2210      	movs	r2, #16
 8005b0a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b0c:	4b1f      	ldr	r3, [pc, #124]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b12:	4b1e      	ldr	r3, [pc, #120]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b14:	2280      	movs	r2, #128	; 0x80
 8005b16:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b18:	4b1c      	ldr	r3, [pc, #112]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b1e:	4b1b      	ldr	r3, [pc, #108]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005b24:	4b19      	ldr	r3, [pc, #100]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b26:	2200      	movs	r2, #0
 8005b28:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005b2a:	4b18      	ldr	r3, [pc, #96]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b2c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005b30:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005b32:	4816      	ldr	r0, [pc, #88]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b34:	f000 f9d4 	bl	8005ee0 <HAL_DMA_Init>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d001      	beq.n	8005b42 <HAL_UART_MspInit+0x282>
      Error_Handler();
 8005b3e:	f7fe fb7b 	bl	8004238 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a11      	ldr	r2, [pc, #68]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b46:	671a      	str	r2, [r3, #112]	; 0x70
 8005b48:	4a10      	ldr	r2, [pc, #64]	; (8005b8c <HAL_UART_MspInit+0x2cc>)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8005b4e:	2200      	movs	r2, #0
 8005b50:	2105      	movs	r1, #5
 8005b52:	2026      	movs	r0, #38	; 0x26
 8005b54:	f000 f99a 	bl	8005e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005b58:	2026      	movs	r0, #38	; 0x26
 8005b5a:	f000 f9b3 	bl	8005ec4 <HAL_NVIC_EnableIRQ>
}
 8005b5e:	e04f      	b.n	8005c00 <HAL_UART_MspInit+0x340>
 8005b60:	40004c00 	.word	0x40004c00
 8005b64:	40021000 	.word	0x40021000
 8005b68:	48000800 	.word	0x48000800
 8005b6c:	40013800 	.word	0x40013800
 8005b70:	20002898 	.word	0x20002898
 8005b74:	40020044 	.word	0x40020044
 8005b78:	200028dc 	.word	0x200028dc
 8005b7c:	40020058 	.word	0x40020058
 8005b80:	40004400 	.word	0x40004400
 8005b84:	20002920 	.word	0x20002920
 8005b88:	4002006c 	.word	0x4002006c
 8005b8c:	20002964 	.word	0x20002964
 8005b90:	40020080 	.word	0x40020080
  else if(uartHandle->Instance==USART3)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a1b      	ldr	r2, [pc, #108]	; (8005c08 <HAL_UART_MspInit+0x348>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d130      	bne.n	8005c00 <HAL_UART_MspInit+0x340>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005b9e:	4b1b      	ldr	r3, [pc, #108]	; (8005c0c <HAL_UART_MspInit+0x34c>)
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	4a1a      	ldr	r2, [pc, #104]	; (8005c0c <HAL_UART_MspInit+0x34c>)
 8005ba4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ba8:	61d3      	str	r3, [r2, #28]
 8005baa:	4b18      	ldr	r3, [pc, #96]	; (8005c0c <HAL_UART_MspInit+0x34c>)
 8005bac:	69db      	ldr	r3, [r3, #28]
 8005bae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bb2:	613b      	str	r3, [r7, #16]
 8005bb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bb6:	4b15      	ldr	r3, [pc, #84]	; (8005c0c <HAL_UART_MspInit+0x34c>)
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	4a14      	ldr	r2, [pc, #80]	; (8005c0c <HAL_UART_MspInit+0x34c>)
 8005bbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bc0:	6153      	str	r3, [r2, #20]
 8005bc2:	4b12      	ldr	r3, [pc, #72]	; (8005c0c <HAL_UART_MspInit+0x34c>)
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005bce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bd4:	2302      	movs	r3, #2
 8005bd6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005be0:	2307      	movs	r3, #7
 8005be2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005be4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005be8:	4619      	mov	r1, r3
 8005bea:	4809      	ldr	r0, [pc, #36]	; (8005c10 <HAL_UART_MspInit+0x350>)
 8005bec:	f000 fd88 	bl	8006700 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	2105      	movs	r1, #5
 8005bf4:	2027      	movs	r0, #39	; 0x27
 8005bf6:	f000 f949 	bl	8005e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005bfa:	2027      	movs	r0, #39	; 0x27
 8005bfc:	f000 f962 	bl	8005ec4 <HAL_NVIC_EnableIRQ>
}
 8005c00:	bf00      	nop
 8005c02:	3740      	adds	r7, #64	; 0x40
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	40004800 	.word	0x40004800
 8005c0c:	40021000 	.word	0x40021000
 8005c10:	48000400 	.word	0x48000400

08005c14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005c4c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005c18:	f7ff fb34 	bl	8005284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c1c:	480c      	ldr	r0, [pc, #48]	; (8005c50 <LoopForever+0x6>)
  ldr r1, =_edata
 8005c1e:	490d      	ldr	r1, [pc, #52]	; (8005c54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005c20:	4a0d      	ldr	r2, [pc, #52]	; (8005c58 <LoopForever+0xe>)
  movs r3, #0
 8005c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c24:	e002      	b.n	8005c2c <LoopCopyDataInit>

08005c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c2a:	3304      	adds	r3, #4

08005c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c30:	d3f9      	bcc.n	8005c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c32:	4a0a      	ldr	r2, [pc, #40]	; (8005c5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005c34:	4c0a      	ldr	r4, [pc, #40]	; (8005c60 <LoopForever+0x16>)
  movs r3, #0
 8005c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c38:	e001      	b.n	8005c3e <LoopFillZerobss>

08005c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c3c:	3204      	adds	r2, #4

08005c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c40:	d3fb      	bcc.n	8005c3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005c42:	f00a fa6f 	bl	8010124 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005c46:	f7fe fa59 	bl	80040fc <main>

08005c4a <LoopForever>:

LoopForever:
    b LoopForever
 8005c4a:	e7fe      	b.n	8005c4a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005c4c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8005c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005c54:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8005c58:	08010850 	.word	0x08010850
  ldr r2, =_sbss
 8005c5c:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8005c60:	20003198 	.word	0x20003198

08005c64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005c64:	e7fe      	b.n	8005c64 <ADC1_2_IRQHandler>
	...

08005c68 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005c6c:	4b08      	ldr	r3, [pc, #32]	; (8005c90 <HAL_Init+0x28>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a07      	ldr	r2, [pc, #28]	; (8005c90 <HAL_Init+0x28>)
 8005c72:	f043 0310 	orr.w	r3, r3, #16
 8005c76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c78:	2003      	movs	r0, #3
 8005c7a:	f000 f8fc 	bl	8005e76 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005c7e:	200f      	movs	r0, #15
 8005c80:	f7ff fa16 	bl	80050b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005c84:	f7ff f9ec 	bl	8005060 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	40022000 	.word	0x40022000

08005c94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c94:	b480      	push	{r7}
 8005c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005c98:	4b06      	ldr	r3, [pc, #24]	; (8005cb4 <HAL_IncTick+0x20>)
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	4b06      	ldr	r3, [pc, #24]	; (8005cb8 <HAL_IncTick+0x24>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	4a04      	ldr	r2, [pc, #16]	; (8005cb8 <HAL_IncTick+0x24>)
 8005ca6:	6013      	str	r3, [r2, #0]
}
 8005ca8:	bf00      	nop
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	200000b8 	.word	0x200000b8
 8005cb8:	200029a8 	.word	0x200029a8

08005cbc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	af00      	add	r7, sp, #0
  return uwTick;  
 8005cc0:	4b03      	ldr	r3, [pc, #12]	; (8005cd0 <HAL_GetTick+0x14>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	200029a8 	.word	0x200029a8

08005cd4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005cdc:	f7ff ffee 	bl	8005cbc <HAL_GetTick>
 8005ce0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cec:	d005      	beq.n	8005cfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005cee:	4b0a      	ldr	r3, [pc, #40]	; (8005d18 <HAL_Delay+0x44>)
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8005cfa:	bf00      	nop
 8005cfc:	f7ff ffde 	bl	8005cbc <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d8f7      	bhi.n	8005cfc <HAL_Delay+0x28>
  {
  }
}
 8005d0c:	bf00      	nop
 8005d0e:	bf00      	nop
 8005d10:	3710      	adds	r7, #16
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	200000b8 	.word	0x200000b8

08005d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f003 0307 	and.w	r3, r3, #7
 8005d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d2c:	4b0c      	ldr	r3, [pc, #48]	; (8005d60 <__NVIC_SetPriorityGrouping+0x44>)
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d38:	4013      	ands	r3, r2
 8005d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005d44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d4e:	4a04      	ldr	r2, [pc, #16]	; (8005d60 <__NVIC_SetPriorityGrouping+0x44>)
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	60d3      	str	r3, [r2, #12]
}
 8005d54:	bf00      	nop
 8005d56:	3714      	adds	r7, #20
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	e000ed00 	.word	0xe000ed00

08005d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005d64:	b480      	push	{r7}
 8005d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d68:	4b04      	ldr	r3, [pc, #16]	; (8005d7c <__NVIC_GetPriorityGrouping+0x18>)
 8005d6a:	68db      	ldr	r3, [r3, #12]
 8005d6c:	0a1b      	lsrs	r3, r3, #8
 8005d6e:	f003 0307 	and.w	r3, r3, #7
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr
 8005d7c:	e000ed00 	.word	0xe000ed00

08005d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	4603      	mov	r3, r0
 8005d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	db0b      	blt.n	8005daa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d92:	79fb      	ldrb	r3, [r7, #7]
 8005d94:	f003 021f 	and.w	r2, r3, #31
 8005d98:	4907      	ldr	r1, [pc, #28]	; (8005db8 <__NVIC_EnableIRQ+0x38>)
 8005d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d9e:	095b      	lsrs	r3, r3, #5
 8005da0:	2001      	movs	r0, #1
 8005da2:	fa00 f202 	lsl.w	r2, r0, r2
 8005da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005daa:	bf00      	nop
 8005dac:	370c      	adds	r7, #12
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	e000e100 	.word	0xe000e100

08005dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	6039      	str	r1, [r7, #0]
 8005dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	db0a      	blt.n	8005de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	b2da      	uxtb	r2, r3
 8005dd4:	490c      	ldr	r1, [pc, #48]	; (8005e08 <__NVIC_SetPriority+0x4c>)
 8005dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dda:	0112      	lsls	r2, r2, #4
 8005ddc:	b2d2      	uxtb	r2, r2
 8005dde:	440b      	add	r3, r1
 8005de0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005de4:	e00a      	b.n	8005dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	b2da      	uxtb	r2, r3
 8005dea:	4908      	ldr	r1, [pc, #32]	; (8005e0c <__NVIC_SetPriority+0x50>)
 8005dec:	79fb      	ldrb	r3, [r7, #7]
 8005dee:	f003 030f 	and.w	r3, r3, #15
 8005df2:	3b04      	subs	r3, #4
 8005df4:	0112      	lsls	r2, r2, #4
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	440b      	add	r3, r1
 8005dfa:	761a      	strb	r2, [r3, #24]
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr
 8005e08:	e000e100 	.word	0xe000e100
 8005e0c:	e000ed00 	.word	0xe000ed00

08005e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b089      	sub	sp, #36	; 0x24
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f003 0307 	and.w	r3, r3, #7
 8005e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	f1c3 0307 	rsb	r3, r3, #7
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	bf28      	it	cs
 8005e2e:	2304      	movcs	r3, #4
 8005e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	3304      	adds	r3, #4
 8005e36:	2b06      	cmp	r3, #6
 8005e38:	d902      	bls.n	8005e40 <NVIC_EncodePriority+0x30>
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	3b03      	subs	r3, #3
 8005e3e:	e000      	b.n	8005e42 <NVIC_EncodePriority+0x32>
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e44:	f04f 32ff 	mov.w	r2, #4294967295
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4e:	43da      	mvns	r2, r3
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	401a      	ands	r2, r3
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e58:	f04f 31ff 	mov.w	r1, #4294967295
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e62:	43d9      	mvns	r1, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e68:	4313      	orrs	r3, r2
         );
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3724      	adds	r7, #36	; 0x24
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr

08005e76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b082      	sub	sp, #8
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f7ff ff4c 	bl	8005d1c <__NVIC_SetPriorityGrouping>
}
 8005e84:	bf00      	nop
 8005e86:	3708      	adds	r7, #8
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b086      	sub	sp, #24
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	4603      	mov	r3, r0
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
 8005e98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e9e:	f7ff ff61 	bl	8005d64 <__NVIC_GetPriorityGrouping>
 8005ea2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	68b9      	ldr	r1, [r7, #8]
 8005ea8:	6978      	ldr	r0, [r7, #20]
 8005eaa:	f7ff ffb1 	bl	8005e10 <NVIC_EncodePriority>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005eb4:	4611      	mov	r1, r2
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7ff ff80 	bl	8005dbc <__NVIC_SetPriority>
}
 8005ebc:	bf00      	nop
 8005ebe:	3718      	adds	r7, #24
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b082      	sub	sp, #8
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	4603      	mov	r3, r0
 8005ecc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7ff ff54 	bl	8005d80 <__NVIC_EnableIRQ>
}
 8005ed8:	bf00      	nop
 8005eda:	3708      	adds	r7, #8
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e037      	b.n	8005f66 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2202      	movs	r2, #2
 8005efa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005f0c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005f10:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005f1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	695b      	ldr	r3, [r3, #20]
 8005f2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	69db      	ldr	r3, [r3, #28]
 8005f38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 f9c5 	bl	80062d8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}  
 8005f66:	4618      	mov	r0, r3
 8005f68:	3710      	adds	r7, #16
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b086      	sub	sp, #24
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	60f8      	str	r0, [r7, #12]
 8005f76:	60b9      	str	r1, [r7, #8]
 8005f78:	607a      	str	r2, [r7, #4]
 8005f7a:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d101      	bne.n	8005f8e <HAL_DMA_Start_IT+0x20>
 8005f8a:	2302      	movs	r3, #2
 8005f8c:	e04a      	b.n	8006024 <HAL_DMA_Start_IT+0xb6>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d13a      	bne.n	8006016 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2202      	movs	r2, #2
 8005fa4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0201 	bic.w	r2, r2, #1
 8005fbc:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	68b9      	ldr	r1, [r7, #8]
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f000 f958 	bl	800627a <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d008      	beq.n	8005fe4 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f042 020e 	orr.w	r2, r2, #14
 8005fe0:	601a      	str	r2, [r3, #0]
 8005fe2:	e00f      	b.n	8006004 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 020a 	orr.w	r2, r2, #10
 8005ff2:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f022 0204 	bic.w	r2, r2, #4
 8006002:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0201 	orr.w	r2, r2, #1
 8006012:	601a      	str	r2, [r3, #0]
 8006014:	e005      	b.n	8006022 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800601e:	2302      	movs	r3, #2
 8006020:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8006022:	7dfb      	ldrb	r3, [r7, #23]
} 
 8006024:	4618      	mov	r0, r3
 8006026:	3718      	adds	r7, #24
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800603a:	2b02      	cmp	r3, #2
 800603c:	d008      	beq.n	8006050 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2204      	movs	r2, #4
 8006042:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e020      	b.n	8006092 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f022 020e 	bic.w	r2, r2, #14
 800605e:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0201 	bic.w	r2, r2, #1
 800606e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006078:	2101      	movs	r1, #1
 800607a:	fa01 f202 	lsl.w	r2, r1, r2
 800607e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	370c      	adds	r7, #12
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr

0800609e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800609e:	b580      	push	{r7, lr}
 80060a0:	b084      	sub	sp, #16
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060a6:	2300      	movs	r3, #0
 80060a8:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d005      	beq.n	80060c0 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2204      	movs	r2, #4
 80060b8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	73fb      	strb	r3, [r7, #15]
 80060be:	e027      	b.n	8006110 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f022 020e 	bic.w	r2, r2, #14
 80060ce:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f022 0201 	bic.w	r2, r2, #1
 80060de:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e8:	2101      	movs	r1, #1
 80060ea:	fa01 f202 	lsl.w	r2, r1, r2
 80060ee:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006104:	2b00      	cmp	r3, #0
 8006106:	d003      	beq.n	8006110 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	4798      	blx	r3
    } 
  }
  return status;
 8006110:	7bfb      	ldrb	r3, [r7, #15]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}

0800611a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800611a:	b580      	push	{r7, lr}
 800611c:	b084      	sub	sp, #16
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006136:	2204      	movs	r2, #4
 8006138:	409a      	lsls	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	4013      	ands	r3, r2
 800613e:	2b00      	cmp	r3, #0
 8006140:	d024      	beq.n	800618c <HAL_DMA_IRQHandler+0x72>
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	f003 0304 	and.w	r3, r3, #4
 8006148:	2b00      	cmp	r3, #0
 800614a:	d01f      	beq.n	800618c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0320 	and.w	r3, r3, #32
 8006156:	2b00      	cmp	r3, #0
 8006158:	d107      	bne.n	800616a <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0204 	bic.w	r2, r2, #4
 8006168:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006172:	2104      	movs	r1, #4
 8006174:	fa01 f202 	lsl.w	r2, r1, r2
 8006178:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800617e:	2b00      	cmp	r3, #0
 8006180:	d06a      	beq.n	8006258 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800618a:	e065      	b.n	8006258 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006190:	2202      	movs	r2, #2
 8006192:	409a      	lsls	r2, r3
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	4013      	ands	r3, r2
 8006198:	2b00      	cmp	r3, #0
 800619a:	d02c      	beq.n	80061f6 <HAL_DMA_IRQHandler+0xdc>
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	f003 0302 	and.w	r3, r3, #2
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d027      	beq.n	80061f6 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0320 	and.w	r3, r3, #32
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10b      	bne.n	80061cc <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f022 020a 	bic.w	r2, r2, #10
 80061c2:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d4:	2102      	movs	r1, #2
 80061d6:	fa01 f202 	lsl.w	r2, r1, r2
 80061da:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d035      	beq.n	8006258 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80061f4:	e030      	b.n	8006258 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fa:	2208      	movs	r2, #8
 80061fc:	409a      	lsls	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	4013      	ands	r3, r2
 8006202:	2b00      	cmp	r3, #0
 8006204:	d028      	beq.n	8006258 <HAL_DMA_IRQHandler+0x13e>
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	f003 0308 	and.w	r3, r3, #8
 800620c:	2b00      	cmp	r3, #0
 800620e:	d023      	beq.n	8006258 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f022 020e 	bic.w	r2, r2, #14
 800621e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006228:	2101      	movs	r1, #1
 800622a:	fa01 f202 	lsl.w	r2, r1, r2
 800622e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2201      	movs	r2, #1
 800623a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800624a:	2b00      	cmp	r3, #0
 800624c:	d004      	beq.n	8006258 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	4798      	blx	r3
    }
  }
}  
 8006256:	e7ff      	b.n	8006258 <HAL_DMA_IRQHandler+0x13e>
 8006258:	bf00      	nop
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 800626e:	4618      	mov	r0, r3
 8006270:	370c      	adds	r7, #12
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr

0800627a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800627a:	b480      	push	{r7}
 800627c:	b085      	sub	sp, #20
 800627e:	af00      	add	r7, sp, #0
 8006280:	60f8      	str	r0, [r7, #12]
 8006282:	60b9      	str	r1, [r7, #8]
 8006284:	607a      	str	r2, [r7, #4]
 8006286:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006290:	2101      	movs	r1, #1
 8006292:	fa01 f202 	lsl.w	r2, r1, r2
 8006296:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	2b10      	cmp	r3, #16
 80062a6:	d108      	bne.n	80062ba <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68ba      	ldr	r2, [r7, #8]
 80062b6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80062b8:	e007      	b.n	80062ca <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68ba      	ldr	r2, [r7, #8]
 80062c0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	60da      	str	r2, [r3, #12]
}
 80062ca:	bf00      	nop
 80062cc:	3714      	adds	r7, #20
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
	...

080062d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	461a      	mov	r2, r3
 80062e6:	4b14      	ldr	r3, [pc, #80]	; (8006338 <DMA_CalcBaseAndBitshift+0x60>)
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d80f      	bhi.n	800630c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	461a      	mov	r2, r3
 80062f2:	4b12      	ldr	r3, [pc, #72]	; (800633c <DMA_CalcBaseAndBitshift+0x64>)
 80062f4:	4413      	add	r3, r2
 80062f6:	4a12      	ldr	r2, [pc, #72]	; (8006340 <DMA_CalcBaseAndBitshift+0x68>)
 80062f8:	fba2 2303 	umull	r2, r3, r2, r3
 80062fc:	091b      	lsrs	r3, r3, #4
 80062fe:	009a      	lsls	r2, r3, #2
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a0f      	ldr	r2, [pc, #60]	; (8006344 <DMA_CalcBaseAndBitshift+0x6c>)
 8006308:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800630a:	e00e      	b.n	800632a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	461a      	mov	r2, r3
 8006312:	4b0d      	ldr	r3, [pc, #52]	; (8006348 <DMA_CalcBaseAndBitshift+0x70>)
 8006314:	4413      	add	r3, r2
 8006316:	4a0a      	ldr	r2, [pc, #40]	; (8006340 <DMA_CalcBaseAndBitshift+0x68>)
 8006318:	fba2 2303 	umull	r2, r3, r2, r3
 800631c:	091b      	lsrs	r3, r3, #4
 800631e:	009a      	lsls	r2, r3, #2
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a09      	ldr	r2, [pc, #36]	; (800634c <DMA_CalcBaseAndBitshift+0x74>)
 8006328:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800632a:	bf00      	nop
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	40020407 	.word	0x40020407
 800633c:	bffdfff8 	.word	0xbffdfff8
 8006340:	cccccccd 	.word	0xcccccccd
 8006344:	40020000 	.word	0x40020000
 8006348:	bffdfbf8 	.word	0xbffdfbf8
 800634c:	40020400 	.word	0x40020400

08006350 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006352:	b087      	sub	sp, #28
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0U;
 8006362:	2300      	movs	r3, #0
 8006364:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0U;
 8006366:	2300      	movs	r3, #0
 8006368:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800636a:	4b2f      	ldr	r3, [pc, #188]	; (8006428 <HAL_FLASH_Program+0xd8>)
 800636c:	7e1b      	ldrb	r3, [r3, #24]
 800636e:	2b01      	cmp	r3, #1
 8006370:	d101      	bne.n	8006376 <HAL_FLASH_Program+0x26>
 8006372:	2302      	movs	r3, #2
 8006374:	e054      	b.n	8006420 <HAL_FLASH_Program+0xd0>
 8006376:	4b2c      	ldr	r3, [pc, #176]	; (8006428 <HAL_FLASH_Program+0xd8>)
 8006378:	2201      	movs	r2, #1
 800637a:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800637c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006380:	f000 f8a8 	bl	80064d4 <FLASH_WaitForLastOperation>
 8006384:	4603      	mov	r3, r0
 8006386:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8006388:	7dfb      	ldrb	r3, [r7, #23]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d144      	bne.n	8006418 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2b01      	cmp	r3, #1
 8006392:	d102      	bne.n	800639a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8006394:	2301      	movs	r3, #1
 8006396:	757b      	strb	r3, [r7, #21]
 8006398:	e007      	b.n	80063aa <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2b02      	cmp	r3, #2
 800639e:	d102      	bne.n	80063a6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80063a0:	2302      	movs	r3, #2
 80063a2:	757b      	strb	r3, [r7, #21]
 80063a4:	e001      	b.n	80063aa <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80063a6:	2304      	movs	r3, #4
 80063a8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80063aa:	2300      	movs	r3, #0
 80063ac:	75bb      	strb	r3, [r7, #22]
 80063ae:	e02d      	b.n	800640c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80063b0:	7dbb      	ldrb	r3, [r7, #22]
 80063b2:	005a      	lsls	r2, r3, #1
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	eb02 0c03 	add.w	ip, r2, r3
 80063ba:	7dbb      	ldrb	r3, [r7, #22]
 80063bc:	0119      	lsls	r1, r3, #4
 80063be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063c2:	f1c1 0620 	rsb	r6, r1, #32
 80063c6:	f1a1 0020 	sub.w	r0, r1, #32
 80063ca:	fa22 f401 	lsr.w	r4, r2, r1
 80063ce:	fa03 f606 	lsl.w	r6, r3, r6
 80063d2:	4334      	orrs	r4, r6
 80063d4:	fa23 f000 	lsr.w	r0, r3, r0
 80063d8:	4304      	orrs	r4, r0
 80063da:	fa23 f501 	lsr.w	r5, r3, r1
 80063de:	b2a3      	uxth	r3, r4
 80063e0:	4619      	mov	r1, r3
 80063e2:	4660      	mov	r0, ip
 80063e4:	f000 f85a 	bl	800649c <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80063e8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80063ec:	f000 f872 	bl	80064d4 <FLASH_WaitForLastOperation>
 80063f0:	4603      	mov	r3, r0
 80063f2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80063f4:	4b0d      	ldr	r3, [pc, #52]	; (800642c <HAL_FLASH_Program+0xdc>)
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	4a0c      	ldr	r2, [pc, #48]	; (800642c <HAL_FLASH_Program+0xdc>)
 80063fa:	f023 0301 	bic.w	r3, r3, #1
 80063fe:	6113      	str	r3, [r2, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 8006400:	7dfb      	ldrb	r3, [r7, #23]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d107      	bne.n	8006416 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8006406:	7dbb      	ldrb	r3, [r7, #22]
 8006408:	3301      	adds	r3, #1
 800640a:	75bb      	strb	r3, [r7, #22]
 800640c:	7dba      	ldrb	r2, [r7, #22]
 800640e:	7d7b      	ldrb	r3, [r7, #21]
 8006410:	429a      	cmp	r2, r3
 8006412:	d3cd      	bcc.n	80063b0 <HAL_FLASH_Program+0x60>
 8006414:	e000      	b.n	8006418 <HAL_FLASH_Program+0xc8>
      {
        break;
 8006416:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006418:	4b03      	ldr	r3, [pc, #12]	; (8006428 <HAL_FLASH_Program+0xd8>)
 800641a:	2200      	movs	r2, #0
 800641c:	761a      	strb	r2, [r3, #24]

  return status;
 800641e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006420:	4618      	mov	r0, r3
 8006422:	371c      	adds	r7, #28
 8006424:	46bd      	mov	sp, r7
 8006426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006428:	200029b0 	.word	0x200029b0
 800642c:	40022000 	.word	0x40022000

08006430 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006436:	2300      	movs	r3, #0
 8006438:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800643a:	4b0d      	ldr	r3, [pc, #52]	; (8006470 <HAL_FLASH_Unlock+0x40>)
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00d      	beq.n	8006462 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006446:	4b0a      	ldr	r3, [pc, #40]	; (8006470 <HAL_FLASH_Unlock+0x40>)
 8006448:	4a0a      	ldr	r2, [pc, #40]	; (8006474 <HAL_FLASH_Unlock+0x44>)
 800644a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800644c:	4b08      	ldr	r3, [pc, #32]	; (8006470 <HAL_FLASH_Unlock+0x40>)
 800644e:	4a0a      	ldr	r2, [pc, #40]	; (8006478 <HAL_FLASH_Unlock+0x48>)
 8006450:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006452:	4b07      	ldr	r3, [pc, #28]	; (8006470 <HAL_FLASH_Unlock+0x40>)
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800645a:	2b00      	cmp	r3, #0
 800645c:	d001      	beq.n	8006462 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8006462:	79fb      	ldrb	r3, [r7, #7]
}
 8006464:	4618      	mov	r0, r3
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr
 8006470:	40022000 	.word	0x40022000
 8006474:	45670123 	.word	0x45670123
 8006478:	cdef89ab 	.word	0xcdef89ab

0800647c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800647c:	b480      	push	{r7}
 800647e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006480:	4b05      	ldr	r3, [pc, #20]	; (8006498 <HAL_FLASH_Lock+0x1c>)
 8006482:	691b      	ldr	r3, [r3, #16]
 8006484:	4a04      	ldr	r2, [pc, #16]	; (8006498 <HAL_FLASH_Lock+0x1c>)
 8006486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800648a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	40022000 	.word	0x40022000

0800649c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	460b      	mov	r3, r1
 80064a6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80064a8:	4b08      	ldr	r3, [pc, #32]	; (80064cc <FLASH_Program_HalfWord+0x30>)
 80064aa:	2200      	movs	r2, #0
 80064ac:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80064ae:	4b08      	ldr	r3, [pc, #32]	; (80064d0 <FLASH_Program_HalfWord+0x34>)
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	4a07      	ldr	r2, [pc, #28]	; (80064d0 <FLASH_Program_HalfWord+0x34>)
 80064b4:	f043 0301 	orr.w	r3, r3, #1
 80064b8:	6113      	str	r3, [r2, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	887a      	ldrh	r2, [r7, #2]
 80064be:	801a      	strh	r2, [r3, #0]
}
 80064c0:	bf00      	nop
 80064c2:	370c      	adds	r7, #12
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr
 80064cc:	200029b0 	.word	0x200029b0
 80064d0:	40022000 	.word	0x40022000

080064d4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80064dc:	f7ff fbee 	bl	8005cbc <HAL_GetTick>
 80064e0:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80064e2:	e010      	b.n	8006506 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ea:	d00c      	beq.n	8006506 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d007      	beq.n	8006502 <FLASH_WaitForLastOperation+0x2e>
 80064f2:	f7ff fbe3 	bl	8005cbc <HAL_GetTick>
 80064f6:	4602      	mov	r2, r0
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d201      	bcs.n	8006506 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e01f      	b.n	8006546 <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006506:	4b12      	ldr	r3, [pc, #72]	; (8006550 <FLASH_WaitForLastOperation+0x7c>)
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f003 0301 	and.w	r3, r3, #1
 800650e:	2b01      	cmp	r3, #1
 8006510:	d0e8      	beq.n	80064e4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006512:	4b0f      	ldr	r3, [pc, #60]	; (8006550 <FLASH_WaitForLastOperation+0x7c>)
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	f003 0320 	and.w	r3, r3, #32
 800651a:	2b20      	cmp	r3, #32
 800651c:	d102      	bne.n	8006524 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800651e:	4b0c      	ldr	r3, [pc, #48]	; (8006550 <FLASH_WaitForLastOperation+0x7c>)
 8006520:	2220      	movs	r2, #32
 8006522:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006524:	4b0a      	ldr	r3, [pc, #40]	; (8006550 <FLASH_WaitForLastOperation+0x7c>)
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f003 0310 	and.w	r3, r3, #16
 800652c:	2b10      	cmp	r3, #16
 800652e:	d005      	beq.n	800653c <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006530:	4b07      	ldr	r3, [pc, #28]	; (8006550 <FLASH_WaitForLastOperation+0x7c>)
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f003 0304 	and.w	r3, r3, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006538:	2b04      	cmp	r3, #4
 800653a:	d103      	bne.n	8006544 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800653c:	f000 f80a 	bl	8006554 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e000      	b.n	8006546 <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3710      	adds	r7, #16
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	40022000 	.word	0x40022000

08006554 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800655a:	2300      	movs	r3, #0
 800655c:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800655e:	4b14      	ldr	r3, [pc, #80]	; (80065b0 <FLASH_SetErrorCode+0x5c>)
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	f003 0310 	and.w	r3, r3, #16
 8006566:	2b10      	cmp	r3, #16
 8006568:	d109      	bne.n	800657e <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800656a:	4b12      	ldr	r3, [pc, #72]	; (80065b4 <FLASH_SetErrorCode+0x60>)
 800656c:	69db      	ldr	r3, [r3, #28]
 800656e:	f043 0302 	orr.w	r3, r3, #2
 8006572:	4a10      	ldr	r2, [pc, #64]	; (80065b4 <FLASH_SetErrorCode+0x60>)
 8006574:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f043 0310 	orr.w	r3, r3, #16
 800657c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800657e:	4b0c      	ldr	r3, [pc, #48]	; (80065b0 <FLASH_SetErrorCode+0x5c>)
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	f003 0304 	and.w	r3, r3, #4
 8006586:	2b04      	cmp	r3, #4
 8006588:	d109      	bne.n	800659e <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800658a:	4b0a      	ldr	r3, [pc, #40]	; (80065b4 <FLASH_SetErrorCode+0x60>)
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	f043 0301 	orr.w	r3, r3, #1
 8006592:	4a08      	ldr	r2, [pc, #32]	; (80065b4 <FLASH_SetErrorCode+0x60>)
 8006594:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f043 0304 	orr.w	r3, r3, #4
 800659c:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800659e:	4a04      	ldr	r2, [pc, #16]	; (80065b0 <FLASH_SetErrorCode+0x5c>)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	60d3      	str	r3, [r2, #12]
}  
 80065a4:	bf00      	nop
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr
 80065b0:	40022000 	.word	0x40022000
 80065b4:	200029b0 	.word	0x200029b0

080065b8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80065c6:	2300      	movs	r3, #0
 80065c8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80065ca:	4b2e      	ldr	r3, [pc, #184]	; (8006684 <HAL_FLASHEx_Erase+0xcc>)
 80065cc:	7e1b      	ldrb	r3, [r3, #24]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d101      	bne.n	80065d6 <HAL_FLASHEx_Erase+0x1e>
 80065d2:	2302      	movs	r3, #2
 80065d4:	e052      	b.n	800667c <HAL_FLASHEx_Erase+0xc4>
 80065d6:	4b2b      	ldr	r3, [pc, #172]	; (8006684 <HAL_FLASHEx_Erase+0xcc>)
 80065d8:	2201      	movs	r2, #1
 80065da:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d115      	bne.n	8006610 <HAL_FLASHEx_Erase+0x58>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80065e4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80065e8:	f7ff ff74 	bl	80064d4 <FLASH_WaitForLastOperation>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d140      	bne.n	8006674 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 80065f2:	f000 f84b 	bl	800668c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80065f6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80065fa:	f7ff ff6b 	bl	80064d4 <FLASH_WaitForLastOperation>
 80065fe:	4603      	mov	r3, r0
 8006600:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8006602:	4b21      	ldr	r3, [pc, #132]	; (8006688 <HAL_FLASHEx_Erase+0xd0>)
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	4a20      	ldr	r2, [pc, #128]	; (8006688 <HAL_FLASHEx_Erase+0xd0>)
 8006608:	f023 0304 	bic.w	r3, r3, #4
 800660c:	6113      	str	r3, [r2, #16]
 800660e:	e031      	b.n	8006674 <HAL_FLASHEx_Erase+0xbc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8006610:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006614:	f7ff ff5e 	bl	80064d4 <FLASH_WaitForLastOperation>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d12a      	bne.n	8006674 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	f04f 32ff 	mov.w	r2, #4294967295
 8006624:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	60bb      	str	r3, [r7, #8]
 800662c:	e019      	b.n	8006662 <HAL_FLASHEx_Erase+0xaa>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800662e:	68b8      	ldr	r0, [r7, #8]
 8006630:	f000 f846 	bl	80066c0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006634:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006638:	f7ff ff4c 	bl	80064d4 <FLASH_WaitForLastOperation>
 800663c:	4603      	mov	r3, r0
 800663e:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8006640:	4b11      	ldr	r3, [pc, #68]	; (8006688 <HAL_FLASHEx_Erase+0xd0>)
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	4a10      	ldr	r2, [pc, #64]	; (8006688 <HAL_FLASHEx_Erase+0xd0>)
 8006646:	f023 0302 	bic.w	r3, r3, #2
 800664a:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800664c:	7bfb      	ldrb	r3, [r7, #15]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <HAL_FLASHEx_Erase+0xa2>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	68ba      	ldr	r2, [r7, #8]
 8006656:	601a      	str	r2, [r3, #0]
            break;
 8006658:	e00c      	b.n	8006674 <HAL_FLASHEx_Erase+0xbc>
            address += FLASH_PAGE_SIZE)
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006660:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	02da      	lsls	r2, r3, #11
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	4413      	add	r3, r2
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	429a      	cmp	r2, r3
 8006672:	d3dc      	bcc.n	800662e <HAL_FLASHEx_Erase+0x76>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006674:	4b03      	ldr	r3, [pc, #12]	; (8006684 <HAL_FLASHEx_Erase+0xcc>)
 8006676:	2200      	movs	r2, #0
 8006678:	761a      	strb	r2, [r3, #24]

  return status;
 800667a:	7bfb      	ldrb	r3, [r7, #15]
}
 800667c:	4618      	mov	r0, r3
 800667e:	3710      	adds	r7, #16
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}
 8006684:	200029b0 	.word	0x200029b0
 8006688:	40022000 	.word	0x40022000

0800668c <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 800668c:	b480      	push	{r7}
 800668e:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006690:	4b09      	ldr	r3, [pc, #36]	; (80066b8 <FLASH_MassErase+0x2c>)
 8006692:	2200      	movs	r2, #0
 8006694:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8006696:	4b09      	ldr	r3, [pc, #36]	; (80066bc <FLASH_MassErase+0x30>)
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	4a08      	ldr	r2, [pc, #32]	; (80066bc <FLASH_MassErase+0x30>)
 800669c:	f043 0304 	orr.w	r3, r3, #4
 80066a0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80066a2:	4b06      	ldr	r3, [pc, #24]	; (80066bc <FLASH_MassErase+0x30>)
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	4a05      	ldr	r2, [pc, #20]	; (80066bc <FLASH_MassErase+0x30>)
 80066a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066ac:	6113      	str	r3, [r2, #16]
}
 80066ae:	bf00      	nop
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr
 80066b8:	200029b0 	.word	0x200029b0
 80066bc:	40022000 	.word	0x40022000

080066c0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80066c8:	4b0b      	ldr	r3, [pc, #44]	; (80066f8 <FLASH_PageErase+0x38>)
 80066ca:	2200      	movs	r2, #0
 80066cc:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80066ce:	4b0b      	ldr	r3, [pc, #44]	; (80066fc <FLASH_PageErase+0x3c>)
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	4a0a      	ldr	r2, [pc, #40]	; (80066fc <FLASH_PageErase+0x3c>)
 80066d4:	f043 0302 	orr.w	r3, r3, #2
 80066d8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80066da:	4a08      	ldr	r2, [pc, #32]	; (80066fc <FLASH_PageErase+0x3c>)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80066e0:	4b06      	ldr	r3, [pc, #24]	; (80066fc <FLASH_PageErase+0x3c>)
 80066e2:	691b      	ldr	r3, [r3, #16]
 80066e4:	4a05      	ldr	r2, [pc, #20]	; (80066fc <FLASH_PageErase+0x3c>)
 80066e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066ea:	6113      	str	r3, [r2, #16]
}
 80066ec:	bf00      	nop
 80066ee:	370c      	adds	r7, #12
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr
 80066f8:	200029b0 	.word	0x200029b0
 80066fc:	40022000 	.word	0x40022000

08006700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006700:	b480      	push	{r7}
 8006702:	b087      	sub	sp, #28
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800670a:	2300      	movs	r3, #0
 800670c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800670e:	e154      	b.n	80069ba <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	2101      	movs	r1, #1
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	fa01 f303 	lsl.w	r3, r1, r3
 800671c:	4013      	ands	r3, r2
 800671e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2b00      	cmp	r3, #0
 8006724:	f000 8146 	beq.w	80069b4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	f003 0303 	and.w	r3, r3, #3
 8006730:	2b01      	cmp	r3, #1
 8006732:	d005      	beq.n	8006740 <HAL_GPIO_Init+0x40>
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	f003 0303 	and.w	r3, r3, #3
 800673c:	2b02      	cmp	r3, #2
 800673e:	d130      	bne.n	80067a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	005b      	lsls	r3, r3, #1
 800674a:	2203      	movs	r2, #3
 800674c:	fa02 f303 	lsl.w	r3, r2, r3
 8006750:	43db      	mvns	r3, r3
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	4013      	ands	r3, r2
 8006756:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	68da      	ldr	r2, [r3, #12]
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	005b      	lsls	r3, r3, #1
 8006760:	fa02 f303 	lsl.w	r3, r2, r3
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	4313      	orrs	r3, r2
 8006768:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	693a      	ldr	r2, [r7, #16]
 800676e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006776:	2201      	movs	r2, #1
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	fa02 f303 	lsl.w	r3, r2, r3
 800677e:	43db      	mvns	r3, r3
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	4013      	ands	r3, r2
 8006784:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	091b      	lsrs	r3, r3, #4
 800678c:	f003 0201 	and.w	r2, r3, #1
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	fa02 f303 	lsl.w	r3, r2, r3
 8006796:	693a      	ldr	r2, [r7, #16]
 8006798:	4313      	orrs	r3, r2
 800679a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f003 0303 	and.w	r3, r3, #3
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d017      	beq.n	80067de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	005b      	lsls	r3, r3, #1
 80067b8:	2203      	movs	r2, #3
 80067ba:	fa02 f303 	lsl.w	r3, r2, r3
 80067be:	43db      	mvns	r3, r3
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	4013      	ands	r3, r2
 80067c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	689a      	ldr	r2, [r3, #8]
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	005b      	lsls	r3, r3, #1
 80067ce:	fa02 f303 	lsl.w	r3, r2, r3
 80067d2:	693a      	ldr	r2, [r7, #16]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	f003 0303 	and.w	r3, r3, #3
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d123      	bne.n	8006832 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	08da      	lsrs	r2, r3, #3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	3208      	adds	r2, #8
 80067f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	f003 0307 	and.w	r3, r3, #7
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	220f      	movs	r2, #15
 8006802:	fa02 f303 	lsl.w	r3, r2, r3
 8006806:	43db      	mvns	r3, r3
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	4013      	ands	r3, r2
 800680c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	691a      	ldr	r2, [r3, #16]
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	f003 0307 	and.w	r3, r3, #7
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	fa02 f303 	lsl.w	r3, r2, r3
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	4313      	orrs	r3, r2
 8006822:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	08da      	lsrs	r2, r3, #3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	3208      	adds	r2, #8
 800682c:	6939      	ldr	r1, [r7, #16]
 800682e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	005b      	lsls	r3, r3, #1
 800683c:	2203      	movs	r2, #3
 800683e:	fa02 f303 	lsl.w	r3, r2, r3
 8006842:	43db      	mvns	r3, r3
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	4013      	ands	r3, r2
 8006848:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	f003 0203 	and.w	r2, r3, #3
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	005b      	lsls	r3, r3, #1
 8006856:	fa02 f303 	lsl.w	r3, r2, r3
 800685a:	693a      	ldr	r2, [r7, #16]
 800685c:	4313      	orrs	r3, r2
 800685e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	693a      	ldr	r2, [r7, #16]
 8006864:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800686e:	2b00      	cmp	r3, #0
 8006870:	f000 80a0 	beq.w	80069b4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006874:	4b58      	ldr	r3, [pc, #352]	; (80069d8 <HAL_GPIO_Init+0x2d8>)
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	4a57      	ldr	r2, [pc, #348]	; (80069d8 <HAL_GPIO_Init+0x2d8>)
 800687a:	f043 0301 	orr.w	r3, r3, #1
 800687e:	6193      	str	r3, [r2, #24]
 8006880:	4b55      	ldr	r3, [pc, #340]	; (80069d8 <HAL_GPIO_Init+0x2d8>)
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	60bb      	str	r3, [r7, #8]
 800688a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800688c:	4a53      	ldr	r2, [pc, #332]	; (80069dc <HAL_GPIO_Init+0x2dc>)
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	089b      	lsrs	r3, r3, #2
 8006892:	3302      	adds	r3, #2
 8006894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006898:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f003 0303 	and.w	r3, r3, #3
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	220f      	movs	r2, #15
 80068a4:	fa02 f303 	lsl.w	r3, r2, r3
 80068a8:	43db      	mvns	r3, r3
 80068aa:	693a      	ldr	r2, [r7, #16]
 80068ac:	4013      	ands	r3, r2
 80068ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80068b6:	d019      	beq.n	80068ec <HAL_GPIO_Init+0x1ec>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a49      	ldr	r2, [pc, #292]	; (80069e0 <HAL_GPIO_Init+0x2e0>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d013      	beq.n	80068e8 <HAL_GPIO_Init+0x1e8>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a48      	ldr	r2, [pc, #288]	; (80069e4 <HAL_GPIO_Init+0x2e4>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d00d      	beq.n	80068e4 <HAL_GPIO_Init+0x1e4>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a47      	ldr	r2, [pc, #284]	; (80069e8 <HAL_GPIO_Init+0x2e8>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d007      	beq.n	80068e0 <HAL_GPIO_Init+0x1e0>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a46      	ldr	r2, [pc, #280]	; (80069ec <HAL_GPIO_Init+0x2ec>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d101      	bne.n	80068dc <HAL_GPIO_Init+0x1dc>
 80068d8:	2304      	movs	r3, #4
 80068da:	e008      	b.n	80068ee <HAL_GPIO_Init+0x1ee>
 80068dc:	2305      	movs	r3, #5
 80068de:	e006      	b.n	80068ee <HAL_GPIO_Init+0x1ee>
 80068e0:	2303      	movs	r3, #3
 80068e2:	e004      	b.n	80068ee <HAL_GPIO_Init+0x1ee>
 80068e4:	2302      	movs	r3, #2
 80068e6:	e002      	b.n	80068ee <HAL_GPIO_Init+0x1ee>
 80068e8:	2301      	movs	r3, #1
 80068ea:	e000      	b.n	80068ee <HAL_GPIO_Init+0x1ee>
 80068ec:	2300      	movs	r3, #0
 80068ee:	697a      	ldr	r2, [r7, #20]
 80068f0:	f002 0203 	and.w	r2, r2, #3
 80068f4:	0092      	lsls	r2, r2, #2
 80068f6:	4093      	lsls	r3, r2
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80068fe:	4937      	ldr	r1, [pc, #220]	; (80069dc <HAL_GPIO_Init+0x2dc>)
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	089b      	lsrs	r3, r3, #2
 8006904:	3302      	adds	r3, #2
 8006906:	693a      	ldr	r2, [r7, #16]
 8006908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800690c:	4b38      	ldr	r3, [pc, #224]	; (80069f0 <HAL_GPIO_Init+0x2f0>)
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	43db      	mvns	r3, r3
 8006916:	693a      	ldr	r2, [r7, #16]
 8006918:	4013      	ands	r3, r2
 800691a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d003      	beq.n	8006930 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	4313      	orrs	r3, r2
 800692e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006930:	4a2f      	ldr	r2, [pc, #188]	; (80069f0 <HAL_GPIO_Init+0x2f0>)
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006936:	4b2e      	ldr	r3, [pc, #184]	; (80069f0 <HAL_GPIO_Init+0x2f0>)
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	43db      	mvns	r3, r3
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	4013      	ands	r3, r2
 8006944:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	4313      	orrs	r3, r2
 8006958:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800695a:	4a25      	ldr	r2, [pc, #148]	; (80069f0 <HAL_GPIO_Init+0x2f0>)
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006960:	4b23      	ldr	r3, [pc, #140]	; (80069f0 <HAL_GPIO_Init+0x2f0>)
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	43db      	mvns	r3, r3
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	4013      	ands	r3, r2
 800696e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	4313      	orrs	r3, r2
 8006982:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8006984:	4a1a      	ldr	r2, [pc, #104]	; (80069f0 <HAL_GPIO_Init+0x2f0>)
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800698a:	4b19      	ldr	r3, [pc, #100]	; (80069f0 <HAL_GPIO_Init+0x2f0>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	43db      	mvns	r3, r3
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	4013      	ands	r3, r2
 8006998:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d003      	beq.n	80069ae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80069a6:	693a      	ldr	r2, [r7, #16]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80069ae:	4a10      	ldr	r2, [pc, #64]	; (80069f0 <HAL_GPIO_Init+0x2f0>)
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	3301      	adds	r3, #1
 80069b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	fa22 f303 	lsr.w	r3, r2, r3
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f47f aea3 	bne.w	8006710 <HAL_GPIO_Init+0x10>
  }
}
 80069ca:	bf00      	nop
 80069cc:	bf00      	nop
 80069ce:	371c      	adds	r7, #28
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr
 80069d8:	40021000 	.word	0x40021000
 80069dc:	40010000 	.word	0x40010000
 80069e0:	48000400 	.word	0x48000400
 80069e4:	48000800 	.word	0x48000800
 80069e8:	48000c00 	.word	0x48000c00
 80069ec:	48001000 	.word	0x48001000
 80069f0:	40010400 	.word	0x40010400

080069f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b083      	sub	sp, #12
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	460b      	mov	r3, r1
 80069fe:	807b      	strh	r3, [r7, #2]
 8006a00:	4613      	mov	r3, r2
 8006a02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006a04:	787b      	ldrb	r3, [r7, #1]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d003      	beq.n	8006a12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a0a:	887a      	ldrh	r2, [r7, #2]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a10:	e002      	b.n	8006a18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a12:	887a      	ldrh	r2, [r7, #2]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b085      	sub	sp, #20
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006a36:	887a      	ldrh	r2, [r7, #2]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	041a      	lsls	r2, r3, #16
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	43d9      	mvns	r1, r3
 8006a42:	887b      	ldrh	r3, [r7, #2]
 8006a44:	400b      	ands	r3, r1
 8006a46:	431a      	orrs	r2, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	619a      	str	r2, [r3, #24]
}
 8006a4c:	bf00      	nop
 8006a4e:	3714      	adds	r7, #20
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d101      	bne.n	8006a6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e081      	b.n	8006b6e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d106      	bne.n	8006a84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f7fd faf0 	bl	8004064 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2224      	movs	r2, #36	; 0x24
 8006a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f022 0201 	bic.w	r2, r2, #1
 8006a9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006aa8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	689a      	ldr	r2, [r3, #8]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ab8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d107      	bne.n	8006ad2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	689a      	ldr	r2, [r3, #8]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ace:	609a      	str	r2, [r3, #8]
 8006ad0:	e006      	b.n	8006ae0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	689a      	ldr	r2, [r3, #8]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006ade:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	2b02      	cmp	r3, #2
 8006ae6:	d104      	bne.n	8006af2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006af0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	6812      	ldr	r2, [r2, #0]
 8006afc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006b00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b04:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68da      	ldr	r2, [r3, #12]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b14:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	691a      	ldr	r2, [r3, #16]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	695b      	ldr	r3, [r3, #20]
 8006b1e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	69d9      	ldr	r1, [r3, #28]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a1a      	ldr	r2, [r3, #32]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	430a      	orrs	r2, r1
 8006b3e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f042 0201 	orr.w	r2, r2, #1
 8006b4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2220      	movs	r2, #32
 8006b5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3708      	adds	r7, #8
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
	...

08006b78 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b088      	sub	sp, #32
 8006b7c:	af02      	add	r7, sp, #8
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	607a      	str	r2, [r7, #4]
 8006b82:	461a      	mov	r2, r3
 8006b84:	460b      	mov	r3, r1
 8006b86:	817b      	strh	r3, [r7, #10]
 8006b88:	4613      	mov	r3, r2
 8006b8a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	2b20      	cmp	r3, #32
 8006b96:	f040 80da 	bne.w	8006d4e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_I2C_Master_Transmit+0x30>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e0d3      	b.n	8006d50 <HAL_I2C_Master_Transmit+0x1d8>
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006bb0:	f7ff f884 	bl	8005cbc <HAL_GetTick>
 8006bb4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	2319      	movs	r3, #25
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006bc2:	68f8      	ldr	r0, [r7, #12]
 8006bc4:	f001 fc99 	bl	80084fa <I2C_WaitOnFlagUntilTimeout>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d001      	beq.n	8006bd2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e0be      	b.n	8006d50 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2221      	movs	r2, #33	; 0x21
 8006bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2210      	movs	r2, #16
 8006bde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	893a      	ldrh	r2, [r7, #8]
 8006bf2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	2bff      	cmp	r3, #255	; 0xff
 8006c02:	d90e      	bls.n	8006c22 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	22ff      	movs	r2, #255	; 0xff
 8006c08:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c0e:	b2da      	uxtb	r2, r3
 8006c10:	8979      	ldrh	r1, [r7, #10]
 8006c12:	4b51      	ldr	r3, [pc, #324]	; (8006d58 <HAL_I2C_Master_Transmit+0x1e0>)
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c1a:	68f8      	ldr	r0, [r7, #12]
 8006c1c:	f001 fea8 	bl	8008970 <I2C_TransferConfig>
 8006c20:	e06c      	b.n	8006cfc <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c30:	b2da      	uxtb	r2, r3
 8006c32:	8979      	ldrh	r1, [r7, #10]
 8006c34:	4b48      	ldr	r3, [pc, #288]	; (8006d58 <HAL_I2C_Master_Transmit+0x1e0>)
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c3c:	68f8      	ldr	r0, [r7, #12]
 8006c3e:	f001 fe97 	bl	8008970 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006c42:	e05b      	b.n	8006cfc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	6a39      	ldr	r1, [r7, #32]
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f001 fca5 	bl	8008598 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d001      	beq.n	8006c58 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e07b      	b.n	8006d50 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	781a      	ldrb	r2, [r3, #0]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c68:	1c5a      	adds	r2, r3, #1
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	3b01      	subs	r3, #1
 8006c76:	b29a      	uxth	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c80:	3b01      	subs	r3, #1
 8006c82:	b29a      	uxth	r2, r3
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d034      	beq.n	8006cfc <HAL_I2C_Master_Transmit+0x184>
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d130      	bne.n	8006cfc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	9300      	str	r3, [sp, #0]
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	2180      	movs	r1, #128	; 0x80
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f001 fc28 	bl	80084fa <I2C_WaitOnFlagUntilTimeout>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d001      	beq.n	8006cb4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e04d      	b.n	8006d50 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	2bff      	cmp	r3, #255	; 0xff
 8006cbc:	d90e      	bls.n	8006cdc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	22ff      	movs	r2, #255	; 0xff
 8006cc2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cc8:	b2da      	uxtb	r2, r3
 8006cca:	8979      	ldrh	r1, [r7, #10]
 8006ccc:	2300      	movs	r3, #0
 8006cce:	9300      	str	r3, [sp, #0]
 8006cd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f001 fe4b 	bl	8008970 <I2C_TransferConfig>
 8006cda:	e00f      	b.n	8006cfc <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ce0:	b29a      	uxth	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cea:	b2da      	uxtb	r2, r3
 8006cec:	8979      	ldrh	r1, [r7, #10]
 8006cee:	2300      	movs	r3, #0
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f001 fe3a 	bl	8008970 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d19e      	bne.n	8006c44 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	6a39      	ldr	r1, [r7, #32]
 8006d0a:	68f8      	ldr	r0, [r7, #12]
 8006d0c:	f001 fc8b 	bl	8008626 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d001      	beq.n	8006d1a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e01a      	b.n	8006d50 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2220      	movs	r2, #32
 8006d20:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	6859      	ldr	r1, [r3, #4]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	4b0b      	ldr	r3, [pc, #44]	; (8006d5c <HAL_I2C_Master_Transmit+0x1e4>)
 8006d2e:	400b      	ands	r3, r1
 8006d30:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2220      	movs	r2, #32
 8006d36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	e000      	b.n	8006d50 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8006d4e:	2302      	movs	r3, #2
  }
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3718      	adds	r7, #24
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	80002000 	.word	0x80002000
 8006d5c:	fe00e800 	.word	0xfe00e800

08006d60 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b088      	sub	sp, #32
 8006d64:	af02      	add	r7, sp, #8
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	607a      	str	r2, [r7, #4]
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	817b      	strh	r3, [r7, #10]
 8006d70:	4613      	mov	r3, r2
 8006d72:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	2b20      	cmp	r3, #32
 8006d7e:	f040 80db 	bne.w	8006f38 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d101      	bne.n	8006d90 <HAL_I2C_Master_Receive+0x30>
 8006d8c:	2302      	movs	r3, #2
 8006d8e:	e0d4      	b.n	8006f3a <HAL_I2C_Master_Receive+0x1da>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006d98:	f7fe ff90 	bl	8005cbc <HAL_GetTick>
 8006d9c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	2319      	movs	r3, #25
 8006da4:	2201      	movs	r2, #1
 8006da6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006daa:	68f8      	ldr	r0, [r7, #12]
 8006dac:	f001 fba5 	bl	80084fa <I2C_WaitOnFlagUntilTimeout>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e0bf      	b.n	8006f3a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2222      	movs	r2, #34	; 0x22
 8006dbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2210      	movs	r2, #16
 8006dc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	893a      	ldrh	r2, [r7, #8]
 8006dda:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2200      	movs	r2, #0
 8006de0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	2bff      	cmp	r3, #255	; 0xff
 8006dea:	d90e      	bls.n	8006e0a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	22ff      	movs	r2, #255	; 0xff
 8006df0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006df6:	b2da      	uxtb	r2, r3
 8006df8:	8979      	ldrh	r1, [r7, #10]
 8006dfa:	4b52      	ldr	r3, [pc, #328]	; (8006f44 <HAL_I2C_Master_Receive+0x1e4>)
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f001 fdb4 	bl	8008970 <I2C_TransferConfig>
 8006e08:	e06d      	b.n	8006ee6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e0e:	b29a      	uxth	r2, r3
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e18:	b2da      	uxtb	r2, r3
 8006e1a:	8979      	ldrh	r1, [r7, #10]
 8006e1c:	4b49      	ldr	r3, [pc, #292]	; (8006f44 <HAL_I2C_Master_Receive+0x1e4>)
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f001 fda3 	bl	8008970 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006e2a:	e05c      	b.n	8006ee6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	6a39      	ldr	r1, [r7, #32]
 8006e30:	68f8      	ldr	r0, [r7, #12]
 8006e32:	f001 fc3b 	bl	80086ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d001      	beq.n	8006e40 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e07c      	b.n	8006f3a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e4a:	b2d2      	uxtb	r2, r2
 8006e4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e52:	1c5a      	adds	r2, r3, #1
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	b29a      	uxth	r2, r3
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	b29a      	uxth	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d034      	beq.n	8006ee6 <HAL_I2C_Master_Receive+0x186>
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d130      	bne.n	8006ee6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	9300      	str	r3, [sp, #0]
 8006e88:	6a3b      	ldr	r3, [r7, #32]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	2180      	movs	r1, #128	; 0x80
 8006e8e:	68f8      	ldr	r0, [r7, #12]
 8006e90:	f001 fb33 	bl	80084fa <I2C_WaitOnFlagUntilTimeout>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d001      	beq.n	8006e9e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e04d      	b.n	8006f3a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	2bff      	cmp	r3, #255	; 0xff
 8006ea6:	d90e      	bls.n	8006ec6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	22ff      	movs	r2, #255	; 0xff
 8006eac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eb2:	b2da      	uxtb	r2, r3
 8006eb4:	8979      	ldrh	r1, [r7, #10]
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	9300      	str	r3, [sp, #0]
 8006eba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	f001 fd56 	bl	8008970 <I2C_TransferConfig>
 8006ec4:	e00f      	b.n	8006ee6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ed4:	b2da      	uxtb	r2, r3
 8006ed6:	8979      	ldrh	r1, [r7, #10]
 8006ed8:	2300      	movs	r3, #0
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ee0:	68f8      	ldr	r0, [r7, #12]
 8006ee2:	f001 fd45 	bl	8008970 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d19d      	bne.n	8006e2c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ef0:	697a      	ldr	r2, [r7, #20]
 8006ef2:	6a39      	ldr	r1, [r7, #32]
 8006ef4:	68f8      	ldr	r0, [r7, #12]
 8006ef6:	f001 fb96 	bl	8008626 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d001      	beq.n	8006f04 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e01a      	b.n	8006f3a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	2220      	movs	r2, #32
 8006f0a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	6859      	ldr	r1, [r3, #4]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	4b0c      	ldr	r3, [pc, #48]	; (8006f48 <HAL_I2C_Master_Receive+0x1e8>)
 8006f18:	400b      	ands	r3, r1
 8006f1a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2220      	movs	r2, #32
 8006f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f34:	2300      	movs	r3, #0
 8006f36:	e000      	b.n	8006f3a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006f38:	2302      	movs	r3, #2
  }
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3718      	adds	r7, #24
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	80002400 	.word	0x80002400
 8006f48:	fe00e800 	.word	0xfe00e800

08006f4c <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b088      	sub	sp, #32
 8006f50:	af02      	add	r7, sp, #8
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	607a      	str	r2, [r7, #4]
 8006f56:	461a      	mov	r2, r3
 8006f58:	460b      	mov	r3, r1
 8006f5a:	817b      	strh	r3, [r7, #10]
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	2b20      	cmp	r3, #32
 8006f6a:	d153      	bne.n	8007014 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	699b      	ldr	r3, [r3, #24]
 8006f72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f7a:	d101      	bne.n	8006f80 <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	e04a      	b.n	8007016 <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d101      	bne.n	8006f8e <HAL_I2C_Master_Transmit_IT+0x42>
 8006f8a:	2302      	movs	r3, #2
 8006f8c:	e043      	b.n	8007016 <HAL_I2C_Master_Transmit_IT+0xca>
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2201      	movs	r2, #1
 8006f92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2221      	movs	r2, #33	; 0x21
 8006f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2210      	movs	r2, #16
 8006fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	893a      	ldrh	r2, [r7, #8]
 8006fb6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	4a19      	ldr	r2, [pc, #100]	; (8007020 <HAL_I2C_Master_Transmit_IT+0xd4>)
 8006fbc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	4a18      	ldr	r2, [pc, #96]	; (8007024 <HAL_I2C_Master_Transmit_IT+0xd8>)
 8006fc2:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	2bff      	cmp	r3, #255	; 0xff
 8006fcc:	d906      	bls.n	8006fdc <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	22ff      	movs	r2, #255	; 0xff
 8006fd2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8006fd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006fd8:	617b      	str	r3, [r7, #20]
 8006fda:	e007      	b.n	8006fec <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006fe6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006fea:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ff0:	b2da      	uxtb	r2, r3
 8006ff2:	8979      	ldrh	r1, [r7, #10]
 8006ff4:	4b0c      	ldr	r3, [pc, #48]	; (8007028 <HAL_I2C_Master_Transmit_IT+0xdc>)
 8006ff6:	9300      	str	r3, [sp, #0]
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	68f8      	ldr	r0, [r7, #12]
 8006ffc:	f001 fcb8 	bl	8008970 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007008:	2101      	movs	r1, #1
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f001 fce2 	bl	80089d4 <I2C_Enable_IRQ>

    return HAL_OK;
 8007010:	2300      	movs	r3, #0
 8007012:	e000      	b.n	8007016 <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007014:	2302      	movs	r3, #2
  }
}
 8007016:	4618      	mov	r0, r3
 8007018:	3718      	adds	r7, #24
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	ffff0000 	.word	0xffff0000
 8007024:	080071e9 	.word	0x080071e9
 8007028:	80002000 	.word	0x80002000

0800702c <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b088      	sub	sp, #32
 8007030:	af02      	add	r7, sp, #8
 8007032:	60f8      	str	r0, [r7, #12]
 8007034:	607a      	str	r2, [r7, #4]
 8007036:	461a      	mov	r2, r3
 8007038:	460b      	mov	r3, r1
 800703a:	817b      	strh	r3, [r7, #10]
 800703c:	4613      	mov	r3, r2
 800703e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007046:	b2db      	uxtb	r3, r3
 8007048:	2b20      	cmp	r3, #32
 800704a:	d153      	bne.n	80070f4 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	699b      	ldr	r3, [r3, #24]
 8007052:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007056:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800705a:	d101      	bne.n	8007060 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 800705c:	2302      	movs	r3, #2
 800705e:	e04a      	b.n	80070f6 <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007066:	2b01      	cmp	r3, #1
 8007068:	d101      	bne.n	800706e <HAL_I2C_Master_Receive_IT+0x42>
 800706a:	2302      	movs	r3, #2
 800706c:	e043      	b.n	80070f6 <HAL_I2C_Master_Receive_IT+0xca>
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2201      	movs	r2, #1
 8007072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2222      	movs	r2, #34	; 0x22
 800707a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2210      	movs	r2, #16
 8007082:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	893a      	ldrh	r2, [r7, #8]
 8007096:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4a19      	ldr	r2, [pc, #100]	; (8007100 <HAL_I2C_Master_Receive_IT+0xd4>)
 800709c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	4a18      	ldr	r2, [pc, #96]	; (8007104 <HAL_I2C_Master_Receive_IT+0xd8>)
 80070a2:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	2bff      	cmp	r3, #255	; 0xff
 80070ac:	d906      	bls.n	80070bc <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	22ff      	movs	r2, #255	; 0xff
 80070b2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80070b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80070b8:	617b      	str	r3, [r7, #20]
 80070ba:	e007      	b.n	80070cc <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070c0:	b29a      	uxth	r2, r3
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80070c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80070ca:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070d0:	b2da      	uxtb	r2, r3
 80070d2:	8979      	ldrh	r1, [r7, #10]
 80070d4:	4b0c      	ldr	r3, [pc, #48]	; (8007108 <HAL_I2C_Master_Receive_IT+0xdc>)
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f001 fc48 	bl	8008970 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80070e8:	2102      	movs	r1, #2
 80070ea:	68f8      	ldr	r0, [r7, #12]
 80070ec:	f001 fc72 	bl	80089d4 <I2C_Enable_IRQ>

    return HAL_OK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	e000      	b.n	80070f6 <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 80070f4:	2302      	movs	r3, #2
  }
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3718      	adds	r7, #24
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	ffff0000 	.word	0xffff0000
 8007104:	080071e9 	.word	0x080071e9
 8007108:	80002400 	.word	0x80002400

0800710c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b084      	sub	sp, #16
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007128:	2b00      	cmp	r3, #0
 800712a:	d005      	beq.n	8007138 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007130:	68ba      	ldr	r2, [r7, #8]
 8007132:	68f9      	ldr	r1, [r7, #12]
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	4798      	blx	r3
  }
}
 8007138:	bf00      	nop
 800713a:	3710      	adds	r7, #16
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007148:	bf00      	nop
 800714a:	370c      	adds	r7, #12
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	460b      	mov	r3, r1
 8007172:	70fb      	strb	r3, [r7, #3]
 8007174:	4613      	mov	r3, r2
 8007176:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007184:	b480      	push	{r7}
 8007186:	b083      	sub	sp, #12
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800718c:	bf00      	nop
 800718e:	370c      	adds	r7, #12
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80071a0:	bf00      	nop
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80071b4:	bf00      	nop
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80071c8:	bf00      	nop
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b088      	sub	sp, #32
 80071ec:	af02      	add	r7, sp, #8
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d101      	bne.n	8007206 <I2C_Master_ISR_IT+0x1e>
 8007202:	2302      	movs	r3, #2
 8007204:	e108      	b.n	8007418 <I2C_Master_ISR_IT+0x230>
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f003 0310 	and.w	r3, r3, #16
 8007214:	2b00      	cmp	r3, #0
 8007216:	d012      	beq.n	800723e <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800721e:	2b00      	cmp	r3, #0
 8007220:	d00d      	beq.n	800723e <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2210      	movs	r2, #16
 8007228:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800722e:	f043 0204 	orr.w	r2, r3, #4
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f001 f91d 	bl	8008476 <I2C_Flush_TXDR>
 800723c:	e0d9      	b.n	80073f2 <I2C_Master_ISR_IT+0x20a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	f003 0304 	and.w	r3, r3, #4
 8007244:	2b00      	cmp	r3, #0
 8007246:	d022      	beq.n	800728e <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800724e:	2b00      	cmp	r3, #0
 8007250:	d01d      	beq.n	800728e <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	f023 0304 	bic.w	r3, r3, #4
 8007258:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007264:	b2d2      	uxtb	r2, r2
 8007266:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726c:	1c5a      	adds	r2, r3, #1
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007276:	3b01      	subs	r3, #1
 8007278:	b29a      	uxth	r2, r3
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007282:	b29b      	uxth	r3, r3
 8007284:	3b01      	subs	r3, #1
 8007286:	b29a      	uxth	r2, r3
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800728c:	e0b1      	b.n	80073f2 <I2C_Master_ISR_IT+0x20a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f003 0302 	and.w	r3, r3, #2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d01d      	beq.n	80072d4 <I2C_Master_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d018      	beq.n	80072d4 <I2C_Master_ISR_IT+0xec>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a6:	781a      	ldrb	r2, [r3, #0]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b2:	1c5a      	adds	r2, r3, #1
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072bc:	3b01      	subs	r3, #1
 80072be:	b29a      	uxth	r2, r3
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	3b01      	subs	r3, #1
 80072cc:	b29a      	uxth	r2, r3
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80072d2:	e08e      	b.n	80073f2 <I2C_Master_ISR_IT+0x20a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d05c      	beq.n	8007398 <I2C_Master_ISR_IT+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d057      	beq.n	8007398 <I2C_Master_ISR_IT+0x1b0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d040      	beq.n	8007374 <I2C_Master_ISR_IT+0x18c>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d13c      	bne.n	8007374 <I2C_Master_ISR_IT+0x18c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	b29b      	uxth	r3, r3
 8007302:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007306:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800730c:	b29b      	uxth	r3, r3
 800730e:	2bff      	cmp	r3, #255	; 0xff
 8007310:	d90e      	bls.n	8007330 <I2C_Master_ISR_IT+0x148>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	22ff      	movs	r2, #255	; 0xff
 8007316:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800731c:	b2da      	uxtb	r2, r3
 800731e:	8a79      	ldrh	r1, [r7, #18]
 8007320:	2300      	movs	r3, #0
 8007322:	9300      	str	r3, [sp, #0]
 8007324:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007328:	68f8      	ldr	r0, [r7, #12]
 800732a:	f001 fb21 	bl	8008970 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800732e:	e032      	b.n	8007396 <I2C_Master_ISR_IT+0x1ae>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007334:	b29a      	uxth	r2, r3
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800733e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007342:	d00b      	beq.n	800735c <I2C_Master_ISR_IT+0x174>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007348:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800734e:	8a79      	ldrh	r1, [r7, #18]
 8007350:	2000      	movs	r0, #0
 8007352:	9000      	str	r0, [sp, #0]
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f001 fb0b 	bl	8008970 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800735a:	e01c      	b.n	8007396 <I2C_Master_ISR_IT+0x1ae>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007360:	b2da      	uxtb	r2, r3
 8007362:	8a79      	ldrh	r1, [r7, #18]
 8007364:	2300      	movs	r3, #0
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800736c:	68f8      	ldr	r0, [r7, #12]
 800736e:	f001 faff 	bl	8008970 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007372:	e010      	b.n	8007396 <I2C_Master_ISR_IT+0x1ae>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800737e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007382:	d003      	beq.n	800738c <I2C_Master_ISR_IT+0x1a4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f000 fca3 	bl	8007cd0 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800738a:	e032      	b.n	80073f2 <I2C_Master_ISR_IT+0x20a>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800738c:	2140      	movs	r1, #64	; 0x40
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f000 ff5a 	bl	8008248 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007394:	e02d      	b.n	80073f2 <I2C_Master_ISR_IT+0x20a>
 8007396:	e02c      	b.n	80073f2 <I2C_Master_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d027      	beq.n	80073f2 <I2C_Master_ISR_IT+0x20a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d022      	beq.n	80073f2 <I2C_Master_ISR_IT+0x20a>
  {
    if (hi2c->XferCount == 0U)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d119      	bne.n	80073ea <I2C_Master_ISR_IT+0x202>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80073c4:	d015      	beq.n	80073f2 <I2C_Master_ISR_IT+0x20a>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ca:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80073ce:	d108      	bne.n	80073e2 <I2C_Master_ISR_IT+0x1fa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073de:	605a      	str	r2, [r3, #4]
 80073e0:	e007      	b.n	80073f2 <I2C_Master_ISR_IT+0x20a>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f000 fc74 	bl	8007cd0 <I2C_ITMasterSeqCplt>
 80073e8:	e003      	b.n	80073f2 <I2C_Master_ISR_IT+0x20a>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80073ea:	2140      	movs	r1, #64	; 0x40
 80073ec:	68f8      	ldr	r0, [r7, #12]
 80073ee:	f000 ff2b 	bl	8008248 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	f003 0320 	and.w	r3, r3, #32
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d008      	beq.n	800740e <I2C_Master_ISR_IT+0x226>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007402:	2b00      	cmp	r3, #0
 8007404:	d003      	beq.n	800740e <I2C_Master_ISR_IT+0x226>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8007406:	6979      	ldr	r1, [r7, #20]
 8007408:	68f8      	ldr	r0, [r7, #12]
 800740a:	f000 fcfb 	bl	8007e04 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2200      	movs	r2, #0
 8007412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	3718      	adds	r7, #24
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b086      	sub	sp, #24
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007430:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800743c:	2b01      	cmp	r3, #1
 800743e:	d101      	bne.n	8007444 <I2C_Slave_ISR_IT+0x24>
 8007440:	2302      	movs	r3, #2
 8007442:	e0e1      	b.n	8007608 <I2C_Slave_ISR_IT+0x1e8>
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	f003 0320 	and.w	r3, r3, #32
 8007452:	2b00      	cmp	r3, #0
 8007454:	d008      	beq.n	8007468 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800745c:	2b00      	cmp	r3, #0
 800745e:	d003      	beq.n	8007468 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007460:	6939      	ldr	r1, [r7, #16]
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f000 fd96 	bl	8007f94 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	f003 0310 	and.w	r3, r3, #16
 800746e:	2b00      	cmp	r3, #0
 8007470:	d04b      	beq.n	800750a <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007478:	2b00      	cmp	r3, #0
 800747a:	d046      	beq.n	800750a <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007480:	b29b      	uxth	r3, r3
 8007482:	2b00      	cmp	r3, #0
 8007484:	d128      	bne.n	80074d8 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800748c:	b2db      	uxtb	r3, r3
 800748e:	2b28      	cmp	r3, #40	; 0x28
 8007490:	d108      	bne.n	80074a4 <I2C_Slave_ISR_IT+0x84>
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007498:	d104      	bne.n	80074a4 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800749a:	6939      	ldr	r1, [r7, #16]
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f000 fe7f 	bl	80081a0 <I2C_ITListenCplt>
 80074a2:	e031      	b.n	8007508 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	2b29      	cmp	r3, #41	; 0x29
 80074ae:	d10e      	bne.n	80074ce <I2C_Slave_ISR_IT+0xae>
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80074b6:	d00a      	beq.n	80074ce <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2210      	movs	r2, #16
 80074be:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80074c0:	68f8      	ldr	r0, [r7, #12]
 80074c2:	f000 ffd8 	bl	8008476 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	f000 fc3f 	bl	8007d4a <I2C_ITSlaveSeqCplt>
 80074cc:	e01c      	b.n	8007508 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2210      	movs	r2, #16
 80074d4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80074d6:	e08f      	b.n	80075f8 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	2210      	movs	r2, #16
 80074de:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074e4:	f043 0204 	orr.w	r2, r3, #4
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d003      	beq.n	80074fa <I2C_Slave_ISR_IT+0xda>
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80074f8:	d17e      	bne.n	80075f8 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074fe:	4619      	mov	r1, r3
 8007500:	68f8      	ldr	r0, [r7, #12]
 8007502:	f000 fea1 	bl	8008248 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007506:	e077      	b.n	80075f8 <I2C_Slave_ISR_IT+0x1d8>
 8007508:	e076      	b.n	80075f8 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	f003 0304 	and.w	r3, r3, #4
 8007510:	2b00      	cmp	r3, #0
 8007512:	d02f      	beq.n	8007574 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800751a:	2b00      	cmp	r3, #0
 800751c:	d02a      	beq.n	8007574 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007522:	b29b      	uxth	r3, r3
 8007524:	2b00      	cmp	r3, #0
 8007526:	d018      	beq.n	800755a <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007532:	b2d2      	uxtb	r2, r2
 8007534:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753a:	1c5a      	adds	r2, r3, #1
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007544:	3b01      	subs	r3, #1
 8007546:	b29a      	uxth	r2, r3
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007550:	b29b      	uxth	r3, r3
 8007552:	3b01      	subs	r3, #1
 8007554:	b29a      	uxth	r2, r3
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800755e:	b29b      	uxth	r3, r3
 8007560:	2b00      	cmp	r3, #0
 8007562:	d14b      	bne.n	80075fc <I2C_Slave_ISR_IT+0x1dc>
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800756a:	d047      	beq.n	80075fc <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f000 fbec 	bl	8007d4a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8007572:	e043      	b.n	80075fc <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	f003 0308 	and.w	r3, r3, #8
 800757a:	2b00      	cmp	r3, #0
 800757c:	d009      	beq.n	8007592 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007584:	2b00      	cmp	r3, #0
 8007586:	d004      	beq.n	8007592 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007588:	6939      	ldr	r1, [r7, #16]
 800758a:	68f8      	ldr	r0, [r7, #12]
 800758c:	f000 fb1c 	bl	8007bc8 <I2C_ITAddrCplt>
 8007590:	e035      	b.n	80075fe <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	f003 0302 	and.w	r3, r3, #2
 8007598:	2b00      	cmp	r3, #0
 800759a:	d030      	beq.n	80075fe <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d02b      	beq.n	80075fe <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d018      	beq.n	80075e2 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b4:	781a      	ldrb	r2, [r3, #0]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c0:	1c5a      	adds	r2, r3, #1
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	3b01      	subs	r3, #1
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075d8:	3b01      	subs	r3, #1
 80075da:	b29a      	uxth	r2, r3
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	851a      	strh	r2, [r3, #40]	; 0x28
 80075e0:	e00d      	b.n	80075fe <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80075e8:	d002      	beq.n	80075f0 <I2C_Slave_ISR_IT+0x1d0>
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d106      	bne.n	80075fe <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f000 fbaa 	bl	8007d4a <I2C_ITSlaveSeqCplt>
 80075f6:	e002      	b.n	80075fe <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 80075f8:	bf00      	nop
 80075fa:	e000      	b.n	80075fe <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 80075fc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2200      	movs	r2, #0
 8007602:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007606:	2300      	movs	r3, #0
}
 8007608:	4618      	mov	r0, r3
 800760a:	3718      	adds	r7, #24
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b088      	sub	sp, #32
 8007614:	af02      	add	r7, sp, #8
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007622:	2b01      	cmp	r3, #1
 8007624:	d101      	bne.n	800762a <I2C_Master_ISR_DMA+0x1a>
 8007626:	2302      	movs	r3, #2
 8007628:	e0d9      	b.n	80077de <I2C_Master_ISR_DMA+0x1ce>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2201      	movs	r2, #1
 800762e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	f003 0310 	and.w	r3, r3, #16
 8007638:	2b00      	cmp	r3, #0
 800763a:	d016      	beq.n	800766a <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007642:	2b00      	cmp	r3, #0
 8007644:	d011      	beq.n	800766a <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2210      	movs	r2, #16
 800764c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007652:	f043 0204 	orr.w	r2, r3, #4
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800765a:	2120      	movs	r1, #32
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f001 f9b9 	bl	80089d4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007662:	68f8      	ldr	r0, [r7, #12]
 8007664:	f000 ff07 	bl	8008476 <I2C_Flush_TXDR>
 8007668:	e0b4      	b.n	80077d4 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007670:	2b00      	cmp	r3, #0
 8007672:	d071      	beq.n	8007758 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800767a:	2b00      	cmp	r3, #0
 800767c:	d06c      	beq.n	8007758 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800768c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007692:	b29b      	uxth	r3, r3
 8007694:	2b00      	cmp	r3, #0
 8007696:	d04e      	beq.n	8007736 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	b29b      	uxth	r3, r3
 80076a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076a4:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	2bff      	cmp	r3, #255	; 0xff
 80076ae:	d906      	bls.n	80076be <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	22ff      	movs	r2, #255	; 0xff
 80076b4:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80076b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80076ba:	617b      	str	r3, [r7, #20]
 80076bc:	e010      	b.n	80076e0 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80076d0:	d003      	beq.n	80076da <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d6:	617b      	str	r3, [r7, #20]
 80076d8:	e002      	b.n	80076e0 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80076da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80076de:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076e4:	b2da      	uxtb	r2, r3
 80076e6:	8a79      	ldrh	r1, [r7, #18]
 80076e8:	2300      	movs	r3, #0
 80076ea:	9300      	str	r3, [sp, #0]
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f001 f93e 	bl	8008970 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076f8:	b29a      	uxth	r2, r3
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	b29a      	uxth	r2, r3
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800770c:	b2db      	uxtb	r3, r3
 800770e:	2b22      	cmp	r3, #34	; 0x22
 8007710:	d108      	bne.n	8007724 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007720:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007722:	e057      	b.n	80077d4 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007732:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007734:	e04e      	b.n	80077d4 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007740:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007744:	d003      	beq.n	800774e <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007746:	68f8      	ldr	r0, [r7, #12]
 8007748:	f000 fac2 	bl	8007cd0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800774c:	e042      	b.n	80077d4 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800774e:	2140      	movs	r1, #64	; 0x40
 8007750:	68f8      	ldr	r0, [r7, #12]
 8007752:	f000 fd79 	bl	8008248 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007756:	e03d      	b.n	80077d4 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800775e:	2b00      	cmp	r3, #0
 8007760:	d028      	beq.n	80077b4 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007768:	2b00      	cmp	r3, #0
 800776a:	d023      	beq.n	80077b4 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007770:	b29b      	uxth	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d119      	bne.n	80077aa <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007780:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007784:	d025      	beq.n	80077d2 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800778a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800778e:	d108      	bne.n	80077a2 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	685a      	ldr	r2, [r3, #4]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800779e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80077a0:	e017      	b.n	80077d2 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80077a2:	68f8      	ldr	r0, [r7, #12]
 80077a4:	f000 fa94 	bl	8007cd0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80077a8:	e013      	b.n	80077d2 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80077aa:	2140      	movs	r1, #64	; 0x40
 80077ac:	68f8      	ldr	r0, [r7, #12]
 80077ae:	f000 fd4b 	bl	8008248 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80077b2:	e00e      	b.n	80077d2 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	f003 0320 	and.w	r3, r3, #32
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d00a      	beq.n	80077d4 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d005      	beq.n	80077d4 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80077c8:	68b9      	ldr	r1, [r7, #8]
 80077ca:	68f8      	ldr	r0, [r7, #12]
 80077cc:	f000 fb1a 	bl	8007e04 <I2C_ITMasterCplt>
 80077d0:	e000      	b.n	80077d4 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80077d2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3718      	adds	r7, #24
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
	...

080077e8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b088      	sub	sp, #32
 80077ec:	af02      	add	r7, sp, #8
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80077f4:	4b87      	ldr	r3, [pc, #540]	; (8007a14 <I2C_Mem_ISR_DMA+0x22c>)
 80077f6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d101      	bne.n	8007806 <I2C_Mem_ISR_DMA+0x1e>
 8007802:	2302      	movs	r3, #2
 8007804:	e102      	b.n	8007a0c <I2C_Mem_ISR_DMA+0x224>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2201      	movs	r2, #1
 800780a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	f003 0310 	and.w	r3, r3, #16
 8007814:	2b00      	cmp	r3, #0
 8007816:	d016      	beq.n	8007846 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800781e:	2b00      	cmp	r3, #0
 8007820:	d011      	beq.n	8007846 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2210      	movs	r2, #16
 8007828:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800782e:	f043 0204 	orr.w	r2, r3, #4
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007836:	2120      	movs	r1, #32
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f001 f8cb 	bl	80089d4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800783e:	68f8      	ldr	r0, [r7, #12]
 8007840:	f000 fe19 	bl	8008476 <I2C_Flush_TXDR>
 8007844:	e0dd      	b.n	8007a02 <I2C_Mem_ISR_DMA+0x21a>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	f003 0302 	and.w	r3, r3, #2
 800784c:	2b00      	cmp	r3, #0
 800784e:	d00e      	beq.n	800786e <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007856:	2b00      	cmp	r3, #0
 8007858:	d009      	beq.n	800786e <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007862:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f04f 32ff 	mov.w	r2, #4294967295
 800786a:	651a      	str	r2, [r3, #80]	; 0x50
 800786c:	e0c9      	b.n	8007a02 <I2C_Mem_ISR_DMA+0x21a>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007874:	2b00      	cmp	r3, #0
 8007876:	d05b      	beq.n	8007930 <I2C_Mem_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800787e:	2b00      	cmp	r3, #0
 8007880:	d056      	beq.n	8007930 <I2C_Mem_ISR_DMA+0x148>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007882:	2110      	movs	r1, #16
 8007884:	68f8      	ldr	r0, [r7, #12]
 8007886:	f001 f8a5 	bl	80089d4 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800788e:	b29b      	uxth	r3, r3
 8007890:	2b00      	cmp	r3, #0
 8007892:	d048      	beq.n	8007926 <I2C_Mem_ISR_DMA+0x13e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007898:	b29b      	uxth	r3, r3
 800789a:	2bff      	cmp	r3, #255	; 0xff
 800789c:	d910      	bls.n	80078c0 <I2C_Mem_ISR_DMA+0xd8>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	22ff      	movs	r2, #255	; 0xff
 80078a2:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078a8:	b299      	uxth	r1, r3
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ae:	b2da      	uxtb	r2, r3
 80078b0:	2300      	movs	r3, #0
 80078b2:	9300      	str	r3, [sp, #0]
 80078b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	f001 f859 	bl	8008970 <I2C_TransferConfig>
 80078be:	e011      	b.n	80078e4 <I2C_Mem_ISR_DMA+0xfc>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078c4:	b29a      	uxth	r2, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078ce:	b299      	uxth	r1, r3
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078d4:	b2da      	uxtb	r2, r3
 80078d6:	2300      	movs	r3, #0
 80078d8:	9300      	str	r3, [sp, #0]
 80078da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80078de:	68f8      	ldr	r0, [r7, #12]
 80078e0:	f001 f846 	bl	8008970 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078e8:	b29a      	uxth	r2, r3
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ee:	1ad3      	subs	r3, r2, r3
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	2b22      	cmp	r3, #34	; 0x22
 8007900:	d108      	bne.n	8007914 <I2C_Mem_ISR_DMA+0x12c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007910:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007912:	e076      	b.n	8007a02 <I2C_Mem_ISR_DMA+0x21a>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007922:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007924:	e06d      	b.n	8007a02 <I2C_Mem_ISR_DMA+0x21a>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007926:	2140      	movs	r1, #64	; 0x40
 8007928:	68f8      	ldr	r0, [r7, #12]
 800792a:	f000 fc8d 	bl	8008248 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800792e:	e068      	b.n	8007a02 <I2C_Mem_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007936:	2b00      	cmp	r3, #0
 8007938:	d055      	beq.n	80079e6 <I2C_Mem_ISR_DMA+0x1fe>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007940:	2b00      	cmp	r3, #0
 8007942:	d050      	beq.n	80079e6 <I2C_Mem_ISR_DMA+0x1fe>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800794a:	b2db      	uxtb	r3, r3
 800794c:	2b22      	cmp	r3, #34	; 0x22
 800794e:	d101      	bne.n	8007954 <I2C_Mem_ISR_DMA+0x16c>
    {
      direction = I2C_GENERATE_START_READ;
 8007950:	4b31      	ldr	r3, [pc, #196]	; (8007a18 <I2C_Mem_ISR_DMA+0x230>)
 8007952:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007958:	b29b      	uxth	r3, r3
 800795a:	2bff      	cmp	r3, #255	; 0xff
 800795c:	d910      	bls.n	8007980 <I2C_Mem_ISR_DMA+0x198>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	22ff      	movs	r2, #255	; 0xff
 8007962:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007968:	b299      	uxth	r1, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800796e:	b2da      	uxtb	r2, r3
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	9300      	str	r3, [sp, #0]
 8007974:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f000 fff9 	bl	8008970 <I2C_TransferConfig>
 800797e:	e011      	b.n	80079a4 <I2C_Mem_ISR_DMA+0x1bc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007984:	b29a      	uxth	r2, r3
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800798e:	b299      	uxth	r1, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007994:	b2da      	uxtb	r2, r3
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	9300      	str	r3, [sp, #0]
 800799a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f000 ffe6 	bl	8008970 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079a8:	b29a      	uxth	r2, r3
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079ae:	1ad3      	subs	r3, r2, r3
 80079b0:	b29a      	uxth	r2, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	2b22      	cmp	r3, #34	; 0x22
 80079c0:	d108      	bne.n	80079d4 <I2C_Mem_ISR_DMA+0x1ec>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80079d0:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80079d2:	e016      	b.n	8007a02 <I2C_Mem_ISR_DMA+0x21a>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079e2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80079e4:	e00d      	b.n	8007a02 <I2C_Mem_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	f003 0320 	and.w	r3, r3, #32
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d008      	beq.n	8007a02 <I2C_Mem_ISR_DMA+0x21a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d003      	beq.n	8007a02 <I2C_Mem_ISR_DMA+0x21a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80079fa:	68b9      	ldr	r1, [r7, #8]
 80079fc:	68f8      	ldr	r0, [r7, #12]
 80079fe:	f000 fa01 	bl	8007e04 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2200      	movs	r2, #0
 8007a06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007a0a:	2300      	movs	r3, #0
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3718      	adds	r7, #24
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	80002000 	.word	0x80002000
 8007a18:	80002400 	.word	0x80002400

08007a1c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b088      	sub	sp, #32
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	60f8      	str	r0, [r7, #12]
 8007a24:	60b9      	str	r1, [r7, #8]
 8007a26:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a2c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d101      	bne.n	8007a40 <I2C_Slave_ISR_DMA+0x24>
 8007a3c:	2302      	movs	r3, #2
 8007a3e:	e0bf      	b.n	8007bc0 <I2C_Slave_ISR_DMA+0x1a4>
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	f003 0320 	and.w	r3, r3, #32
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d008      	beq.n	8007a64 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d003      	beq.n	8007a64 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8007a5c:	68b9      	ldr	r1, [r7, #8]
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f000 fa98 	bl	8007f94 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	f003 0310 	and.w	r3, r3, #16
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	f000 8095 	beq.w	8007b9a <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f000 808f 	beq.w	8007b9a <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d104      	bne.n	8007a90 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d07d      	beq.n	8007b8c <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d00c      	beq.n	8007ab2 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d007      	beq.n	8007ab2 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d00c      	beq.n	8007ad4 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d007      	beq.n	8007ad4 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d101      	bne.n	8007ad4 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	2b01      	cmp	r3, #1
 8007ad8:	d128      	bne.n	8007b2c <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b28      	cmp	r3, #40	; 0x28
 8007ae4:	d108      	bne.n	8007af8 <I2C_Slave_ISR_DMA+0xdc>
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007aec:	d104      	bne.n	8007af8 <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8007aee:	68b9      	ldr	r1, [r7, #8]
 8007af0:	68f8      	ldr	r0, [r7, #12]
 8007af2:	f000 fb55 	bl	80081a0 <I2C_ITListenCplt>
 8007af6:	e048      	b.n	8007b8a <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007afe:	b2db      	uxtb	r3, r3
 8007b00:	2b29      	cmp	r3, #41	; 0x29
 8007b02:	d10e      	bne.n	8007b22 <I2C_Slave_ISR_DMA+0x106>
 8007b04:	69bb      	ldr	r3, [r7, #24]
 8007b06:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007b0a:	d00a      	beq.n	8007b22 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2210      	movs	r2, #16
 8007b12:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f000 fcae 	bl	8008476 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f000 f915 	bl	8007d4a <I2C_ITSlaveSeqCplt>
 8007b20:	e033      	b.n	8007b8a <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	2210      	movs	r2, #16
 8007b28:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8007b2a:	e034      	b.n	8007b96 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	2210      	movs	r2, #16
 8007b32:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b38:	f043 0204 	orr.w	r2, r3, #4
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b46:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d003      	beq.n	8007b56 <I2C_Slave_ISR_DMA+0x13a>
 8007b4e:	69bb      	ldr	r3, [r7, #24]
 8007b50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007b54:	d11f      	bne.n	8007b96 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007b56:	7dfb      	ldrb	r3, [r7, #23]
 8007b58:	2b21      	cmp	r3, #33	; 0x21
 8007b5a:	d002      	beq.n	8007b62 <I2C_Slave_ISR_DMA+0x146>
 8007b5c:	7dfb      	ldrb	r3, [r7, #23]
 8007b5e:	2b29      	cmp	r3, #41	; 0x29
 8007b60:	d103      	bne.n	8007b6a <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2221      	movs	r2, #33	; 0x21
 8007b66:	631a      	str	r2, [r3, #48]	; 0x30
 8007b68:	e008      	b.n	8007b7c <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007b6a:	7dfb      	ldrb	r3, [r7, #23]
 8007b6c:	2b22      	cmp	r3, #34	; 0x22
 8007b6e:	d002      	beq.n	8007b76 <I2C_Slave_ISR_DMA+0x15a>
 8007b70:	7dfb      	ldrb	r3, [r7, #23]
 8007b72:	2b2a      	cmp	r3, #42	; 0x2a
 8007b74:	d102      	bne.n	8007b7c <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2222      	movs	r2, #34	; 0x22
 8007b7a:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b80:	4619      	mov	r1, r3
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f000 fb60 	bl	8008248 <I2C_ITError>
      if (treatdmanack == 1U)
 8007b88:	e005      	b.n	8007b96 <I2C_Slave_ISR_DMA+0x17a>
 8007b8a:	e004      	b.n	8007b96 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2210      	movs	r2, #16
 8007b92:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007b94:	e00f      	b.n	8007bb6 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 8007b96:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007b98:	e00d      	b.n	8007bb6 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	f003 0308 	and.w	r3, r3, #8
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d008      	beq.n	8007bb6 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d003      	beq.n	8007bb6 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8007bae:	68b9      	ldr	r1, [r7, #8]
 8007bb0:	68f8      	ldr	r0, [r7, #12]
 8007bb2:	f000 f809 	bl	8007bc8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3720      	adds	r7, #32
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}

08007bc8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bd8:	b2db      	uxtb	r3, r3
 8007bda:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007bde:	2b28      	cmp	r3, #40	; 0x28
 8007be0:	d16a      	bne.n	8007cb8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	699b      	ldr	r3, [r3, #24]
 8007be8:	0c1b      	lsrs	r3, r3, #16
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	f003 0301 	and.w	r3, r3, #1
 8007bf0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	699b      	ldr	r3, [r3, #24]
 8007bf8:	0c1b      	lsrs	r3, r3, #16
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8007c00:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c0e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8007c1c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	2b02      	cmp	r3, #2
 8007c24:	d138      	bne.n	8007c98 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007c26:	897b      	ldrh	r3, [r7, #10]
 8007c28:	09db      	lsrs	r3, r3, #7
 8007c2a:	b29a      	uxth	r2, r3
 8007c2c:	89bb      	ldrh	r3, [r7, #12]
 8007c2e:	4053      	eors	r3, r2
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	f003 0306 	and.w	r3, r3, #6
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d11c      	bne.n	8007c74 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007c3a:	897b      	ldrh	r3, [r7, #10]
 8007c3c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c42:	1c5a      	adds	r2, r3, #1
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d13b      	bne.n	8007cc8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2208      	movs	r2, #8
 8007c5c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007c66:	89ba      	ldrh	r2, [r7, #12]
 8007c68:	7bfb      	ldrb	r3, [r7, #15]
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f7ff fa7b 	bl	8007168 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007c72:	e029      	b.n	8007cc8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007c74:	893b      	ldrh	r3, [r7, #8]
 8007c76:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007c78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 ff31 	bl	8008ae4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007c8a:	89ba      	ldrh	r2, [r7, #12]
 8007c8c:	7bfb      	ldrb	r3, [r7, #15]
 8007c8e:	4619      	mov	r1, r3
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f7ff fa69 	bl	8007168 <HAL_I2C_AddrCallback>
}
 8007c96:	e017      	b.n	8007cc8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007c98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 ff21 	bl	8008ae4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007caa:	89ba      	ldrh	r2, [r7, #12]
 8007cac:	7bfb      	ldrb	r3, [r7, #15]
 8007cae:	4619      	mov	r1, r3
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f7ff fa59 	bl	8007168 <HAL_I2C_AddrCallback>
}
 8007cb6:	e007      	b.n	8007cc8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2208      	movs	r2, #8
 8007cbe:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8007cc8:	bf00      	nop
 8007cca:	3710      	adds	r7, #16
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b082      	sub	sp, #8
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	2b21      	cmp	r3, #33	; 0x21
 8007cea:	d115      	bne.n	8007d18 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2220      	movs	r2, #32
 8007cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2211      	movs	r2, #17
 8007cf8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007d00:	2101      	movs	r1, #1
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 feee 	bl	8008ae4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f7fa fa64 	bl	80021de <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007d16:	e014      	b.n	8007d42 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2220      	movs	r2, #32
 8007d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2212      	movs	r2, #18
 8007d24:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007d2c:	2102      	movs	r1, #2
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 fed8 	bl	8008ae4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f7fa fa43 	bl	80021c8 <HAL_I2C_MasterRxCpltCallback>
}
 8007d42:	bf00      	nop
 8007d44:	3708      	adds	r7, #8
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}

08007d4a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007d4a:	b580      	push	{r7, lr}
 8007d4c:	b084      	sub	sp, #16
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d008      	beq.n	8007d7e <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681a      	ldr	r2, [r3, #0]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007d7a:	601a      	str	r2, [r3, #0]
 8007d7c:	e00c      	b.n	8007d98 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d007      	beq.n	8007d98 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007d96:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	2b29      	cmp	r3, #41	; 0x29
 8007da2:	d112      	bne.n	8007dca <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2228      	movs	r2, #40	; 0x28
 8007da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2221      	movs	r2, #33	; 0x21
 8007db0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007db2:	2101      	movs	r1, #1
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 fe95 	bl	8008ae4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f7ff f9bc 	bl	8007140 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007dc8:	e017      	b.n	8007dfa <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	2b2a      	cmp	r3, #42	; 0x2a
 8007dd4:	d111      	bne.n	8007dfa <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2228      	movs	r2, #40	; 0x28
 8007dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2222      	movs	r2, #34	; 0x22
 8007de2:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007de4:	2102      	movs	r1, #2
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f000 fe7c 	bl	8008ae4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f7ff f9ad 	bl	8007154 <HAL_I2C_SlaveRxCpltCallback>
}
 8007dfa:	bf00      	nop
 8007dfc:	3710      	adds	r7, #16
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
	...

08007e04 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b086      	sub	sp, #24
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	2220      	movs	r2, #32
 8007e18:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	2b21      	cmp	r3, #33	; 0x21
 8007e24:	d107      	bne.n	8007e36 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007e26:	2101      	movs	r1, #1
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 fe5b 	bl	8008ae4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2211      	movs	r2, #17
 8007e32:	631a      	str	r2, [r3, #48]	; 0x30
 8007e34:	e00c      	b.n	8007e50 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	2b22      	cmp	r3, #34	; 0x22
 8007e40:	d106      	bne.n	8007e50 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007e42:	2102      	movs	r1, #2
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 fe4d 	bl	8008ae4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2212      	movs	r2, #18
 8007e4e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	6859      	ldr	r1, [r3, #4]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	4b4c      	ldr	r3, [pc, #304]	; (8007f8c <I2C_ITMasterCplt+0x188>)
 8007e5c:	400b      	ands	r3, r1
 8007e5e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	4a49      	ldr	r2, [pc, #292]	; (8007f90 <I2C_ITMasterCplt+0x18c>)
 8007e6a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	f003 0310 	and.w	r3, r3, #16
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d009      	beq.n	8007e8a <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	2210      	movs	r2, #16
 8007e7c:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e82:	f043 0204 	orr.w	r2, r3, #4
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	2b60      	cmp	r3, #96	; 0x60
 8007e94:	d10a      	bne.n	8007eac <I2C_ITMasterCplt+0xa8>
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	f003 0304 	and.w	r3, r3, #4
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d005      	beq.n	8007eac <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ea6:	b2db      	uxtb	r3, r3
 8007ea8:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f000 fae2 	bl	8008476 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eb6:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	2b60      	cmp	r3, #96	; 0x60
 8007ec2:	d002      	beq.n	8007eca <I2C_ITMasterCplt+0xc6>
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d006      	beq.n	8007ed8 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ece:	4619      	mov	r1, r3
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 f9b9 	bl	8008248 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007ed6:	e054      	b.n	8007f82 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	2b21      	cmp	r3, #33	; 0x21
 8007ee2:	d124      	bne.n	8007f2e <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2220      	movs	r2, #32
 8007ee8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	2b40      	cmp	r3, #64	; 0x40
 8007efc:	d10b      	bne.n	8007f16 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f7ff f942 	bl	8007198 <HAL_I2C_MemTxCpltCallback>
}
 8007f14:	e035      	b.n	8007f82 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f7fa f959 	bl	80021de <HAL_I2C_MasterTxCpltCallback>
}
 8007f2c:	e029      	b.n	8007f82 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f34:	b2db      	uxtb	r3, r3
 8007f36:	2b22      	cmp	r3, #34	; 0x22
 8007f38:	d123      	bne.n	8007f82 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2220      	movs	r2, #32
 8007f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	2b40      	cmp	r3, #64	; 0x40
 8007f52:	d10b      	bne.n	8007f6c <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f7ff f921 	bl	80071ac <HAL_I2C_MemRxCpltCallback>
}
 8007f6a:	e00a      	b.n	8007f82 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f7fa f923 	bl	80021c8 <HAL_I2C_MasterRxCpltCallback>
}
 8007f82:	bf00      	nop
 8007f84:	3718      	adds	r7, #24
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	fe00e800 	.word	0xfe00e800
 8007f90:	ffff0000 	.word	0xffff0000

08007f94 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b086      	sub	sp, #24
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fb0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007fba:	7bfb      	ldrb	r3, [r7, #15]
 8007fbc:	2b21      	cmp	r3, #33	; 0x21
 8007fbe:	d002      	beq.n	8007fc6 <I2C_ITSlaveCplt+0x32>
 8007fc0:	7bfb      	ldrb	r3, [r7, #15]
 8007fc2:	2b29      	cmp	r3, #41	; 0x29
 8007fc4:	d108      	bne.n	8007fd8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007fc6:	f248 0101 	movw	r1, #32769	; 0x8001
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 fd8a 	bl	8008ae4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2221      	movs	r2, #33	; 0x21
 8007fd4:	631a      	str	r2, [r3, #48]	; 0x30
 8007fd6:	e00d      	b.n	8007ff4 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007fd8:	7bfb      	ldrb	r3, [r7, #15]
 8007fda:	2b22      	cmp	r3, #34	; 0x22
 8007fdc:	d002      	beq.n	8007fe4 <I2C_ITSlaveCplt+0x50>
 8007fde:	7bfb      	ldrb	r3, [r7, #15]
 8007fe0:	2b2a      	cmp	r3, #42	; 0x2a
 8007fe2:	d107      	bne.n	8007ff4 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007fe4:	f248 0102 	movw	r1, #32770	; 0x8002
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 fd7b 	bl	8008ae4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2222      	movs	r2, #34	; 0x22
 8007ff2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	685a      	ldr	r2, [r3, #4]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008002:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	6859      	ldr	r1, [r3, #4]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	4b62      	ldr	r3, [pc, #392]	; (8008198 <I2C_ITSlaveCplt+0x204>)
 8008010:	400b      	ands	r3, r1
 8008012:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 fa2e 	bl	8008476 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d013      	beq.n	800804c <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008032:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008038:	2b00      	cmp	r3, #0
 800803a:	d01f      	beq.n	800807c <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	b29a      	uxth	r2, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	855a      	strh	r2, [r3, #42]	; 0x2a
 800804a:	e017      	b.n	800807c <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008052:	2b00      	cmp	r3, #0
 8008054:	d012      	beq.n	800807c <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008064:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800806a:	2b00      	cmp	r3, #0
 800806c:	d006      	beq.n	800807c <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	b29a      	uxth	r2, r3
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	f003 0304 	and.w	r3, r3, #4
 8008082:	2b00      	cmp	r3, #0
 8008084:	d020      	beq.n	80080c8 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	f023 0304 	bic.w	r3, r3, #4
 800808c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008098:	b2d2      	uxtb	r2, r2
 800809a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080a0:	1c5a      	adds	r2, r3, #1
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00c      	beq.n	80080c8 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080b2:	3b01      	subs	r3, #1
 80080b4:	b29a      	uxth	r2, r3
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080be:	b29b      	uxth	r3, r3
 80080c0:	3b01      	subs	r3, #1
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080cc:	b29b      	uxth	r3, r3
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d005      	beq.n	80080de <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080d6:	f043 0204 	orr.w	r2, r3, #4
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d010      	beq.n	8008116 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080f8:	4619      	mov	r1, r3
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 f8a4 	bl	8008248 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008106:	b2db      	uxtb	r3, r3
 8008108:	2b28      	cmp	r3, #40	; 0x28
 800810a:	d141      	bne.n	8008190 <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800810c:	6979      	ldr	r1, [r7, #20]
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 f846 	bl	80081a0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008114:	e03c      	b.n	8008190 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800811a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800811e:	d014      	beq.n	800814a <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f7ff fe12 	bl	8007d4a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	4a1c      	ldr	r2, [pc, #112]	; (800819c <I2C_ITSlaveCplt+0x208>)
 800812a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2220      	movs	r2, #32
 8008130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f7ff f81e 	bl	8007184 <HAL_I2C_ListenCpltCallback>
}
 8008148:	e022      	b.n	8008190 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008150:	b2db      	uxtb	r3, r3
 8008152:	2b22      	cmp	r3, #34	; 0x22
 8008154:	d10e      	bne.n	8008174 <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2220      	movs	r2, #32
 800815a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f7fe fff1 	bl	8007154 <HAL_I2C_SlaveRxCpltCallback>
}
 8008172:	e00d      	b.n	8008190 <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2220      	movs	r2, #32
 8008178:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2200      	movs	r2, #0
 8008180:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f7fe ffd8 	bl	8007140 <HAL_I2C_SlaveTxCpltCallback>
}
 8008190:	bf00      	nop
 8008192:	3718      	adds	r7, #24
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	fe00e800 	.word	0xfe00e800
 800819c:	ffff0000 	.word	0xffff0000

080081a0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a25      	ldr	r2, [pc, #148]	; (8008244 <I2C_ITListenCplt+0xa4>)
 80081ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2220      	movs	r2, #32
 80081ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	f003 0304 	and.w	r3, r3, #4
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d022      	beq.n	800821c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e0:	b2d2      	uxtb	r2, r2
 80081e2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e8:	1c5a      	adds	r2, r3, #1
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d012      	beq.n	800821c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081fa:	3b01      	subs	r3, #1
 80081fc:	b29a      	uxth	r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008206:	b29b      	uxth	r3, r3
 8008208:	3b01      	subs	r3, #1
 800820a:	b29a      	uxth	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008214:	f043 0204 	orr.w	r2, r3, #4
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800821c:	f248 0103 	movw	r1, #32771	; 0x8003
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 fc5f 	bl	8008ae4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2210      	movs	r2, #16
 800822c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f7fe ffa4 	bl	8007184 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800823c:	bf00      	nop
 800823e:	3708      	adds	r7, #8
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	ffff0000 	.word	0xffff0000

08008248 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008258:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2200      	movs	r2, #0
 800825e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a6d      	ldr	r2, [pc, #436]	; (800841c <I2C_ITError+0x1d4>)
 8008266:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	431a      	orrs	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800827a:	7bfb      	ldrb	r3, [r7, #15]
 800827c:	2b28      	cmp	r3, #40	; 0x28
 800827e:	d005      	beq.n	800828c <I2C_ITError+0x44>
 8008280:	7bfb      	ldrb	r3, [r7, #15]
 8008282:	2b29      	cmp	r3, #41	; 0x29
 8008284:	d002      	beq.n	800828c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008286:	7bfb      	ldrb	r3, [r7, #15]
 8008288:	2b2a      	cmp	r3, #42	; 0x2a
 800828a:	d10b      	bne.n	80082a4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800828c:	2103      	movs	r1, #3
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 fc28 	bl	8008ae4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2228      	movs	r2, #40	; 0x28
 8008298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a60      	ldr	r2, [pc, #384]	; (8008420 <I2C_ITError+0x1d8>)
 80082a0:	635a      	str	r2, [r3, #52]	; 0x34
 80082a2:	e030      	b.n	8008306 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80082a4:	f248 0103 	movw	r1, #32771	; 0x8003
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 fc1b 	bl	8008ae4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f000 f8e1 	bl	8008476 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	2b60      	cmp	r3, #96	; 0x60
 80082be:	d01f      	beq.n	8008300 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2220      	movs	r2, #32
 80082c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	f003 0320 	and.w	r3, r3, #32
 80082d2:	2b20      	cmp	r3, #32
 80082d4:	d114      	bne.n	8008300 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	699b      	ldr	r3, [r3, #24]
 80082dc:	f003 0310 	and.w	r3, r3, #16
 80082e0:	2b10      	cmp	r3, #16
 80082e2:	d109      	bne.n	80082f8 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2210      	movs	r2, #16
 80082ea:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082f0:	f043 0204 	orr.w	r2, r3, #4
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2220      	movs	r2, #32
 80082fe:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800830a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008310:	2b00      	cmp	r3, #0
 8008312:	d039      	beq.n	8008388 <I2C_ITError+0x140>
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	2b11      	cmp	r3, #17
 8008318:	d002      	beq.n	8008320 <I2C_ITError+0xd8>
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	2b21      	cmp	r3, #33	; 0x21
 800831e:	d133      	bne.n	8008388 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800832a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800832e:	d107      	bne.n	8008340 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800833e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008344:	4618      	mov	r0, r3
 8008346:	f7fd ff8b 	bl	8006260 <HAL_DMA_GetState>
 800834a:	4603      	mov	r3, r0
 800834c:	2b01      	cmp	r3, #1
 800834e:	d017      	beq.n	8008380 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008354:	4a33      	ldr	r2, [pc, #204]	; (8008424 <I2C_ITError+0x1dc>)
 8008356:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008364:	4618      	mov	r0, r3
 8008366:	f7fd fe9a 	bl	800609e <HAL_DMA_Abort_IT>
 800836a:	4603      	mov	r3, r0
 800836c:	2b00      	cmp	r3, #0
 800836e:	d04d      	beq.n	800840c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800837a:	4610      	mov	r0, r2
 800837c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800837e:	e045      	b.n	800840c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 f851 	bl	8008428 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008386:	e041      	b.n	800840c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800838c:	2b00      	cmp	r3, #0
 800838e:	d039      	beq.n	8008404 <I2C_ITError+0x1bc>
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	2b12      	cmp	r3, #18
 8008394:	d002      	beq.n	800839c <I2C_ITError+0x154>
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	2b22      	cmp	r3, #34	; 0x22
 800839a:	d133      	bne.n	8008404 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80083a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083aa:	d107      	bne.n	80083bc <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80083ba:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083c0:	4618      	mov	r0, r3
 80083c2:	f7fd ff4d 	bl	8006260 <HAL_DMA_GetState>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d017      	beq.n	80083fc <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083d0:	4a14      	ldr	r2, [pc, #80]	; (8008424 <I2C_ITError+0x1dc>)
 80083d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083e0:	4618      	mov	r0, r3
 80083e2:	f7fd fe5c 	bl	800609e <HAL_DMA_Abort_IT>
 80083e6:	4603      	mov	r3, r0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d011      	beq.n	8008410 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80083f6:	4610      	mov	r0, r2
 80083f8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80083fa:	e009      	b.n	8008410 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 f813 	bl	8008428 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008402:	e005      	b.n	8008410 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f000 f80f 	bl	8008428 <I2C_TreatErrorCallback>
  }
}
 800840a:	e002      	b.n	8008412 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800840c:	bf00      	nop
 800840e:	e000      	b.n	8008412 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008410:	bf00      	nop
}
 8008412:	bf00      	nop
 8008414:	3710      	adds	r7, #16
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	ffff0000 	.word	0xffff0000
 8008420:	08007421 	.word	0x08007421
 8008424:	080084bf 	.word	0x080084bf

08008428 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008436:	b2db      	uxtb	r3, r3
 8008438:	2b60      	cmp	r3, #96	; 0x60
 800843a:	d10e      	bne.n	800845a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2220      	movs	r2, #32
 8008440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2200      	movs	r2, #0
 800844e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7fe febe 	bl	80071d4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008458:	e009      	b.n	800846e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2200      	movs	r2, #0
 8008464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7fe fea9 	bl	80071c0 <HAL_I2C_ErrorCallback>
}
 800846e:	bf00      	nop
 8008470:	3708      	adds	r7, #8
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}

08008476 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008476:	b480      	push	{r7}
 8008478:	b083      	sub	sp, #12
 800847a:	af00      	add	r7, sp, #0
 800847c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	699b      	ldr	r3, [r3, #24]
 8008484:	f003 0302 	and.w	r3, r3, #2
 8008488:	2b02      	cmp	r3, #2
 800848a:	d103      	bne.n	8008494 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2200      	movs	r2, #0
 8008492:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	f003 0301 	and.w	r3, r3, #1
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d007      	beq.n	80084b2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	699a      	ldr	r2, [r3, #24]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f042 0201 	orr.w	r2, r2, #1
 80084b0:	619a      	str	r2, [r3, #24]
  }
}
 80084b2:	bf00      	nop
 80084b4:	370c      	adds	r7, #12
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr

080084be <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b084      	sub	sp, #16
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ca:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d003      	beq.n	80084dc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d8:	2200      	movs	r2, #0
 80084da:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d003      	beq.n	80084ec <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084e8:	2200      	movs	r2, #0
 80084ea:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80084ec:	68f8      	ldr	r0, [r7, #12]
 80084ee:	f7ff ff9b 	bl	8008428 <I2C_TreatErrorCallback>
}
 80084f2:	bf00      	nop
 80084f4:	3710      	adds	r7, #16
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b084      	sub	sp, #16
 80084fe:	af00      	add	r7, sp, #0
 8008500:	60f8      	str	r0, [r7, #12]
 8008502:	60b9      	str	r1, [r7, #8]
 8008504:	603b      	str	r3, [r7, #0]
 8008506:	4613      	mov	r3, r2
 8008508:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800850a:	e031      	b.n	8008570 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008512:	d02d      	beq.n	8008570 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008514:	f7fd fbd2 	bl	8005cbc <HAL_GetTick>
 8008518:	4602      	mov	r2, r0
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	1ad3      	subs	r3, r2, r3
 800851e:	683a      	ldr	r2, [r7, #0]
 8008520:	429a      	cmp	r2, r3
 8008522:	d302      	bcc.n	800852a <I2C_WaitOnFlagUntilTimeout+0x30>
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d122      	bne.n	8008570 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	699a      	ldr	r2, [r3, #24]
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	4013      	ands	r3, r2
 8008534:	68ba      	ldr	r2, [r7, #8]
 8008536:	429a      	cmp	r2, r3
 8008538:	bf0c      	ite	eq
 800853a:	2301      	moveq	r3, #1
 800853c:	2300      	movne	r3, #0
 800853e:	b2db      	uxtb	r3, r3
 8008540:	461a      	mov	r2, r3
 8008542:	79fb      	ldrb	r3, [r7, #7]
 8008544:	429a      	cmp	r2, r3
 8008546:	d113      	bne.n	8008570 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800854c:	f043 0220 	orr.w	r2, r3, #32
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2220      	movs	r2, #32
 8008558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2200      	movs	r2, #0
 8008560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2200      	movs	r2, #0
 8008568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e00f      	b.n	8008590 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	699a      	ldr	r2, [r3, #24]
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	4013      	ands	r3, r2
 800857a:	68ba      	ldr	r2, [r7, #8]
 800857c:	429a      	cmp	r2, r3
 800857e:	bf0c      	ite	eq
 8008580:	2301      	moveq	r3, #1
 8008582:	2300      	movne	r3, #0
 8008584:	b2db      	uxtb	r3, r3
 8008586:	461a      	mov	r2, r3
 8008588:	79fb      	ldrb	r3, [r7, #7]
 800858a:	429a      	cmp	r2, r3
 800858c:	d0be      	beq.n	800850c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800858e:	2300      	movs	r3, #0
}
 8008590:	4618      	mov	r0, r3
 8008592:	3710      	adds	r7, #16
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b084      	sub	sp, #16
 800859c:	af00      	add	r7, sp, #0
 800859e:	60f8      	str	r0, [r7, #12]
 80085a0:	60b9      	str	r1, [r7, #8]
 80085a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80085a4:	e033      	b.n	800860e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	68b9      	ldr	r1, [r7, #8]
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f000 f900 	bl	80087b0 <I2C_IsErrorOccurred>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d001      	beq.n	80085ba <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80085b6:	2301      	movs	r3, #1
 80085b8:	e031      	b.n	800861e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c0:	d025      	beq.n	800860e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085c2:	f7fd fb7b 	bl	8005cbc <HAL_GetTick>
 80085c6:	4602      	mov	r2, r0
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	1ad3      	subs	r3, r2, r3
 80085cc:	68ba      	ldr	r2, [r7, #8]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d302      	bcc.n	80085d8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d11a      	bne.n	800860e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	699b      	ldr	r3, [r3, #24]
 80085de:	f003 0302 	and.w	r3, r3, #2
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d013      	beq.n	800860e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085ea:	f043 0220 	orr.w	r2, r3, #32
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2220      	movs	r2, #32
 80085f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e007      	b.n	800861e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	699b      	ldr	r3, [r3, #24]
 8008614:	f003 0302 	and.w	r3, r3, #2
 8008618:	2b02      	cmp	r3, #2
 800861a:	d1c4      	bne.n	80085a6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800861c:	2300      	movs	r3, #0
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b084      	sub	sp, #16
 800862a:	af00      	add	r7, sp, #0
 800862c:	60f8      	str	r0, [r7, #12]
 800862e:	60b9      	str	r1, [r7, #8]
 8008630:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008632:	e02f      	b.n	8008694 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	68b9      	ldr	r1, [r7, #8]
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	f000 f8b9 	bl	80087b0 <I2C_IsErrorOccurred>
 800863e:	4603      	mov	r3, r0
 8008640:	2b00      	cmp	r3, #0
 8008642:	d001      	beq.n	8008648 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008644:	2301      	movs	r3, #1
 8008646:	e02d      	b.n	80086a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008648:	f7fd fb38 	bl	8005cbc <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	68ba      	ldr	r2, [r7, #8]
 8008654:	429a      	cmp	r2, r3
 8008656:	d302      	bcc.n	800865e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d11a      	bne.n	8008694 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	699b      	ldr	r3, [r3, #24]
 8008664:	f003 0320 	and.w	r3, r3, #32
 8008668:	2b20      	cmp	r3, #32
 800866a:	d013      	beq.n	8008694 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008670:	f043 0220 	orr.w	r2, r3, #32
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2220      	movs	r2, #32
 800867c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2200      	movs	r2, #0
 8008684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2200      	movs	r2, #0
 800868c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008690:	2301      	movs	r3, #1
 8008692:	e007      	b.n	80086a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	699b      	ldr	r3, [r3, #24]
 800869a:	f003 0320 	and.w	r3, r3, #32
 800869e:	2b20      	cmp	r3, #32
 80086a0:	d1c8      	bne.n	8008634 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80086a2:	2300      	movs	r3, #0
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3710      	adds	r7, #16
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b084      	sub	sp, #16
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	60f8      	str	r0, [r7, #12]
 80086b4:	60b9      	str	r1, [r7, #8]
 80086b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80086b8:	e06b      	b.n	8008792 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	68b9      	ldr	r1, [r7, #8]
 80086be:	68f8      	ldr	r0, [r7, #12]
 80086c0:	f000 f876 	bl	80087b0 <I2C_IsErrorOccurred>
 80086c4:	4603      	mov	r3, r0
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d001      	beq.n	80086ce <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80086ca:	2301      	movs	r3, #1
 80086cc:	e069      	b.n	80087a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	699b      	ldr	r3, [r3, #24]
 80086d4:	f003 0320 	and.w	r3, r3, #32
 80086d8:	2b20      	cmp	r3, #32
 80086da:	d138      	bne.n	800874e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	699b      	ldr	r3, [r3, #24]
 80086e2:	f003 0304 	and.w	r3, r3, #4
 80086e6:	2b04      	cmp	r3, #4
 80086e8:	d105      	bne.n	80086f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d001      	beq.n	80086f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80086f2:	2300      	movs	r3, #0
 80086f4:	e055      	b.n	80087a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	699b      	ldr	r3, [r3, #24]
 80086fc:	f003 0310 	and.w	r3, r3, #16
 8008700:	2b10      	cmp	r3, #16
 8008702:	d107      	bne.n	8008714 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2210      	movs	r2, #16
 800870a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2204      	movs	r2, #4
 8008710:	645a      	str	r2, [r3, #68]	; 0x44
 8008712:	e002      	b.n	800871a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2200      	movs	r2, #0
 8008718:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	2220      	movs	r2, #32
 8008720:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	6859      	ldr	r1, [r3, #4]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	4b1f      	ldr	r3, [pc, #124]	; (80087ac <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 800872e:	400b      	ands	r3, r1
 8008730:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2220      	movs	r2, #32
 8008736:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2200      	movs	r2, #0
 8008746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	e029      	b.n	80087a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800874e:	f7fd fab5 	bl	8005cbc <HAL_GetTick>
 8008752:	4602      	mov	r2, r0
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	1ad3      	subs	r3, r2, r3
 8008758:	68ba      	ldr	r2, [r7, #8]
 800875a:	429a      	cmp	r2, r3
 800875c:	d302      	bcc.n	8008764 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d116      	bne.n	8008792 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	699b      	ldr	r3, [r3, #24]
 800876a:	f003 0304 	and.w	r3, r3, #4
 800876e:	2b04      	cmp	r3, #4
 8008770:	d00f      	beq.n	8008792 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008776:	f043 0220 	orr.w	r2, r3, #32
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2220      	movs	r2, #32
 8008782:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2200      	movs	r2, #0
 800878a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e007      	b.n	80087a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	699b      	ldr	r3, [r3, #24]
 8008798:	f003 0304 	and.w	r3, r3, #4
 800879c:	2b04      	cmp	r3, #4
 800879e:	d18c      	bne.n	80086ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80087a0:	2300      	movs	r3, #0
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3710      	adds	r7, #16
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
 80087aa:	bf00      	nop
 80087ac:	fe00e800 	.word	0xfe00e800

080087b0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b08a      	sub	sp, #40	; 0x28
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087bc:	2300      	movs	r3, #0
 80087be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	699b      	ldr	r3, [r3, #24]
 80087c8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80087ca:	2300      	movs	r3, #0
 80087cc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80087d2:	69bb      	ldr	r3, [r7, #24]
 80087d4:	f003 0310 	and.w	r3, r3, #16
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d068      	beq.n	80088ae <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2210      	movs	r2, #16
 80087e2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80087e4:	e049      	b.n	800887a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ec:	d045      	beq.n	800887a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80087ee:	f7fd fa65 	bl	8005cbc <HAL_GetTick>
 80087f2:	4602      	mov	r2, r0
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	1ad3      	subs	r3, r2, r3
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d302      	bcc.n	8008804 <I2C_IsErrorOccurred+0x54>
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d13a      	bne.n	800887a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800880e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008816:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	699b      	ldr	r3, [r3, #24]
 800881e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008822:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008826:	d121      	bne.n	800886c <I2C_IsErrorOccurred+0xbc>
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800882e:	d01d      	beq.n	800886c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008830:	7cfb      	ldrb	r3, [r7, #19]
 8008832:	2b20      	cmp	r3, #32
 8008834:	d01a      	beq.n	800886c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	685a      	ldr	r2, [r3, #4]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008844:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008846:	f7fd fa39 	bl	8005cbc <HAL_GetTick>
 800884a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800884c:	e00e      	b.n	800886c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800884e:	f7fd fa35 	bl	8005cbc <HAL_GetTick>
 8008852:	4602      	mov	r2, r0
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	1ad3      	subs	r3, r2, r3
 8008858:	2b19      	cmp	r3, #25
 800885a:	d907      	bls.n	800886c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800885c:	6a3b      	ldr	r3, [r7, #32]
 800885e:	f043 0320 	orr.w	r3, r3, #32
 8008862:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800886a:	e006      	b.n	800887a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	f003 0320 	and.w	r3, r3, #32
 8008876:	2b20      	cmp	r3, #32
 8008878:	d1e9      	bne.n	800884e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	699b      	ldr	r3, [r3, #24]
 8008880:	f003 0320 	and.w	r3, r3, #32
 8008884:	2b20      	cmp	r3, #32
 8008886:	d003      	beq.n	8008890 <I2C_IsErrorOccurred+0xe0>
 8008888:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800888c:	2b00      	cmp	r3, #0
 800888e:	d0aa      	beq.n	80087e6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008890:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008894:	2b00      	cmp	r3, #0
 8008896:	d103      	bne.n	80088a0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	2220      	movs	r2, #32
 800889e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80088a0:	6a3b      	ldr	r3, [r7, #32]
 80088a2:	f043 0304 	orr.w	r3, r3, #4
 80088a6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80088a8:	2301      	movs	r3, #1
 80088aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	699b      	ldr	r3, [r3, #24]
 80088b4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80088b6:	69bb      	ldr	r3, [r7, #24]
 80088b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d00b      	beq.n	80088d8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80088c0:	6a3b      	ldr	r3, [r7, #32]
 80088c2:	f043 0301 	orr.w	r3, r3, #1
 80088c6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80088d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80088d2:	2301      	movs	r3, #1
 80088d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80088d8:	69bb      	ldr	r3, [r7, #24]
 80088da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d00b      	beq.n	80088fa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80088e2:	6a3b      	ldr	r3, [r7, #32]
 80088e4:	f043 0308 	orr.w	r3, r3, #8
 80088e8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80088f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80088f4:	2301      	movs	r3, #1
 80088f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008900:	2b00      	cmp	r3, #0
 8008902:	d00b      	beq.n	800891c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008904:	6a3b      	ldr	r3, [r7, #32]
 8008906:	f043 0302 	orr.w	r3, r3, #2
 800890a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008914:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008916:	2301      	movs	r3, #1
 8008918:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800891c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008920:	2b00      	cmp	r3, #0
 8008922:	d01c      	beq.n	800895e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f7ff fda6 	bl	8008476 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	6859      	ldr	r1, [r3, #4]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	4b0d      	ldr	r3, [pc, #52]	; (800896c <I2C_IsErrorOccurred+0x1bc>)
 8008936:	400b      	ands	r3, r1
 8008938:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800893e:	6a3b      	ldr	r3, [r7, #32]
 8008940:	431a      	orrs	r2, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2220      	movs	r2, #32
 800894a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2200      	movs	r2, #0
 8008952:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2200      	movs	r2, #0
 800895a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800895e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008962:	4618      	mov	r0, r3
 8008964:	3728      	adds	r7, #40	; 0x28
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
 800896a:	bf00      	nop
 800896c:	fe00e800 	.word	0xfe00e800

08008970 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008970:	b480      	push	{r7}
 8008972:	b087      	sub	sp, #28
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	607b      	str	r3, [r7, #4]
 800897a:	460b      	mov	r3, r1
 800897c:	817b      	strh	r3, [r7, #10]
 800897e:	4613      	mov	r3, r2
 8008980:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008982:	897b      	ldrh	r3, [r7, #10]
 8008984:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008988:	7a7b      	ldrb	r3, [r7, #9]
 800898a:	041b      	lsls	r3, r3, #16
 800898c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008990:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008996:	6a3b      	ldr	r3, [r7, #32]
 8008998:	4313      	orrs	r3, r2
 800899a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800899e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	685a      	ldr	r2, [r3, #4]
 80089a6:	6a3b      	ldr	r3, [r7, #32]
 80089a8:	0d5b      	lsrs	r3, r3, #21
 80089aa:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80089ae:	4b08      	ldr	r3, [pc, #32]	; (80089d0 <I2C_TransferConfig+0x60>)
 80089b0:	430b      	orrs	r3, r1
 80089b2:	43db      	mvns	r3, r3
 80089b4:	ea02 0103 	and.w	r1, r2, r3
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	697a      	ldr	r2, [r7, #20]
 80089be:	430a      	orrs	r2, r1
 80089c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80089c2:	bf00      	nop
 80089c4:	371c      	adds	r7, #28
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop
 80089d0:	03ff63ff 	.word	0x03ff63ff

080089d4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b085      	sub	sp, #20
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	460b      	mov	r3, r1
 80089de:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80089e0:	2300      	movs	r3, #0
 80089e2:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089e8:	4a3b      	ldr	r2, [pc, #236]	; (8008ad8 <I2C_Enable_IRQ+0x104>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d032      	beq.n	8008a54 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80089f2:	4a3a      	ldr	r2, [pc, #232]	; (8008adc <I2C_Enable_IRQ+0x108>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d02d      	beq.n	8008a54 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80089fc:	4a38      	ldr	r2, [pc, #224]	; (8008ae0 <I2C_Enable_IRQ+0x10c>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d028      	beq.n	8008a54 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008a02:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	da03      	bge.n	8008a12 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008a10:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008a12:	887b      	ldrh	r3, [r7, #2]
 8008a14:	f003 0301 	and.w	r3, r3, #1
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d003      	beq.n	8008a24 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008a22:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008a24:	887b      	ldrh	r3, [r7, #2]
 8008a26:	f003 0302 	and.w	r3, r3, #2
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d003      	beq.n	8008a36 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008a34:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008a36:	887b      	ldrh	r3, [r7, #2]
 8008a38:	2b10      	cmp	r3, #16
 8008a3a:	d103      	bne.n	8008a44 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008a42:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008a44:	887b      	ldrh	r3, [r7, #2]
 8008a46:	2b20      	cmp	r3, #32
 8008a48:	d138      	bne.n	8008abc <I2C_Enable_IRQ+0xe8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f043 0320 	orr.w	r3, r3, #32
 8008a50:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008a52:	e033      	b.n	8008abc <I2C_Enable_IRQ+0xe8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008a54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	da03      	bge.n	8008a64 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008a62:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008a64:	887b      	ldrh	r3, [r7, #2]
 8008a66:	f003 0301 	and.w	r3, r3, #1
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d003      	beq.n	8008a76 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008a74:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008a76:	887b      	ldrh	r3, [r7, #2]
 8008a78:	f003 0302 	and.w	r3, r3, #2
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d003      	beq.n	8008a88 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008a86:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008a88:	887b      	ldrh	r3, [r7, #2]
 8008a8a:	2b10      	cmp	r3, #16
 8008a8c:	d103      	bne.n	8008a96 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008a94:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008a96:	887b      	ldrh	r3, [r7, #2]
 8008a98:	2b20      	cmp	r3, #32
 8008a9a:	d103      	bne.n	8008aa4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008aa2:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008aa8:	4a0d      	ldr	r2, [pc, #52]	; (8008ae0 <I2C_Enable_IRQ+0x10c>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d006      	beq.n	8008abc <I2C_Enable_IRQ+0xe8>
 8008aae:	887b      	ldrh	r3, [r7, #2]
 8008ab0:	2b40      	cmp	r3, #64	; 0x40
 8008ab2:	d103      	bne.n	8008abc <I2C_Enable_IRQ+0xe8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aba:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	6819      	ldr	r1, [r3, #0]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68fa      	ldr	r2, [r7, #12]
 8008ac8:	430a      	orrs	r2, r1
 8008aca:	601a      	str	r2, [r3, #0]
}
 8008acc:	bf00      	nop
 8008ace:	3714      	adds	r7, #20
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr
 8008ad8:	08007611 	.word	0x08007611
 8008adc:	08007a1d 	.word	0x08007a1d
 8008ae0:	080077e9 	.word	0x080077e9

08008ae4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b085      	sub	sp, #20
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
 8008aec:	460b      	mov	r3, r1
 8008aee:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008af0:	2300      	movs	r3, #0
 8008af2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008af4:	887b      	ldrh	r3, [r7, #2]
 8008af6:	f003 0301 	and.w	r3, r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00f      	beq.n	8008b1e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8008b04:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008b12:	2b28      	cmp	r3, #40	; 0x28
 8008b14:	d003      	beq.n	8008b1e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008b1c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008b1e:	887b      	ldrh	r3, [r7, #2]
 8008b20:	f003 0302 	and.w	r3, r3, #2
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d00f      	beq.n	8008b48 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8008b2e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008b3c:	2b28      	cmp	r3, #40	; 0x28
 8008b3e:	d003      	beq.n	8008b48 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008b46:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008b48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	da03      	bge.n	8008b58 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008b56:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008b58:	887b      	ldrh	r3, [r7, #2]
 8008b5a:	2b10      	cmp	r3, #16
 8008b5c:	d103      	bne.n	8008b66 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008b64:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008b66:	887b      	ldrh	r3, [r7, #2]
 8008b68:	2b20      	cmp	r3, #32
 8008b6a:	d103      	bne.n	8008b74 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f043 0320 	orr.w	r3, r3, #32
 8008b72:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008b74:	887b      	ldrh	r3, [r7, #2]
 8008b76:	2b40      	cmp	r3, #64	; 0x40
 8008b78:	d103      	bne.n	8008b82 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b80:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	6819      	ldr	r1, [r3, #0]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	43da      	mvns	r2, r3
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	400a      	ands	r2, r1
 8008b92:	601a      	str	r2, [r3, #0]
}
 8008b94:	bf00      	nop
 8008b96:	3714      	adds	r7, #20
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	2b20      	cmp	r3, #32
 8008bb4:	d138      	bne.n	8008c28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d101      	bne.n	8008bc4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	e032      	b.n	8008c2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2224      	movs	r2, #36	; 0x24
 8008bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f022 0201 	bic.w	r2, r2, #1
 8008be2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008bf2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	6819      	ldr	r1, [r3, #0]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	683a      	ldr	r2, [r7, #0]
 8008c00:	430a      	orrs	r2, r1
 8008c02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f042 0201 	orr.w	r2, r2, #1
 8008c12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2220      	movs	r2, #32
 8008c18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008c24:	2300      	movs	r3, #0
 8008c26:	e000      	b.n	8008c2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008c28:	2302      	movs	r3, #2
  }
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	370c      	adds	r7, #12
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr

08008c36 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008c36:	b480      	push	{r7}
 8008c38:	b085      	sub	sp, #20
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
 8008c3e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	2b20      	cmp	r3, #32
 8008c4a:	d139      	bne.n	8008cc0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d101      	bne.n	8008c5a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008c56:	2302      	movs	r3, #2
 8008c58:	e033      	b.n	8008cc2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2224      	movs	r2, #36	; 0x24
 8008c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f022 0201 	bic.w	r2, r2, #1
 8008c78:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008c88:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	021b      	lsls	r3, r3, #8
 8008c8e:	68fa      	ldr	r2, [r7, #12]
 8008c90:	4313      	orrs	r3, r2
 8008c92:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f042 0201 	orr.w	r2, r2, #1
 8008caa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2220      	movs	r2, #32
 8008cb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	e000      	b.n	8008cc2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008cc0:	2302      	movs	r3, #2
  }
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3714      	adds	r7, #20
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
	...

08008cd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008cdc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008ce0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008ce2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008ce6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d102      	bne.n	8008cf6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	f001 b823 	b.w	8009d3c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008cf6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008cfa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f003 0301 	and.w	r3, r3, #1
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f000 817d 	beq.w	8009006 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8008d0c:	4bbc      	ldr	r3, [pc, #752]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	f003 030c 	and.w	r3, r3, #12
 8008d14:	2b04      	cmp	r3, #4
 8008d16:	d00c      	beq.n	8008d32 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008d18:	4bb9      	ldr	r3, [pc, #740]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	f003 030c 	and.w	r3, r3, #12
 8008d20:	2b08      	cmp	r3, #8
 8008d22:	d15c      	bne.n	8008dde <HAL_RCC_OscConfig+0x10e>
 8008d24:	4bb6      	ldr	r3, [pc, #728]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d30:	d155      	bne.n	8008dde <HAL_RCC_OscConfig+0x10e>
 8008d32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008d36:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d3a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8008d3e:	fa93 f3a3 	rbit	r3, r3
 8008d42:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008d46:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d4a:	fab3 f383 	clz	r3, r3
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	095b      	lsrs	r3, r3, #5
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	f043 0301 	orr.w	r3, r3, #1
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	2b01      	cmp	r3, #1
 8008d5c:	d102      	bne.n	8008d64 <HAL_RCC_OscConfig+0x94>
 8008d5e:	4ba8      	ldr	r3, [pc, #672]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	e015      	b.n	8008d90 <HAL_RCC_OscConfig+0xc0>
 8008d64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008d68:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d6c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8008d70:	fa93 f3a3 	rbit	r3, r3
 8008d74:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8008d78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008d7c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8008d80:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8008d84:	fa93 f3a3 	rbit	r3, r3
 8008d88:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8008d8c:	4b9c      	ldr	r3, [pc, #624]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d90:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008d94:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8008d98:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8008d9c:	fa92 f2a2 	rbit	r2, r2
 8008da0:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8008da4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8008da8:	fab2 f282 	clz	r2, r2
 8008dac:	b2d2      	uxtb	r2, r2
 8008dae:	f042 0220 	orr.w	r2, r2, #32
 8008db2:	b2d2      	uxtb	r2, r2
 8008db4:	f002 021f 	and.w	r2, r2, #31
 8008db8:	2101      	movs	r1, #1
 8008dba:	fa01 f202 	lsl.w	r2, r1, r2
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	f000 811f 	beq.w	8009004 <HAL_RCC_OscConfig+0x334>
 8008dc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008dca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f040 8116 	bne.w	8009004 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8008dd8:	2301      	movs	r3, #1
 8008dda:	f000 bfaf 	b.w	8009d3c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008dde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008de2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008dee:	d106      	bne.n	8008dfe <HAL_RCC_OscConfig+0x12e>
 8008df0:	4b83      	ldr	r3, [pc, #524]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4a82      	ldr	r2, [pc, #520]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008df6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008dfa:	6013      	str	r3, [r2, #0]
 8008dfc:	e036      	b.n	8008e6c <HAL_RCC_OscConfig+0x19c>
 8008dfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008e02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d10c      	bne.n	8008e28 <HAL_RCC_OscConfig+0x158>
 8008e0e:	4b7c      	ldr	r3, [pc, #496]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a7b      	ldr	r2, [pc, #492]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e18:	6013      	str	r3, [r2, #0]
 8008e1a:	4b79      	ldr	r3, [pc, #484]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	4a78      	ldr	r2, [pc, #480]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e24:	6013      	str	r3, [r2, #0]
 8008e26:	e021      	b.n	8008e6c <HAL_RCC_OscConfig+0x19c>
 8008e28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008e2c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e38:	d10c      	bne.n	8008e54 <HAL_RCC_OscConfig+0x184>
 8008e3a:	4b71      	ldr	r3, [pc, #452]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a70      	ldr	r2, [pc, #448]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e44:	6013      	str	r3, [r2, #0]
 8008e46:	4b6e      	ldr	r3, [pc, #440]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a6d      	ldr	r2, [pc, #436]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e50:	6013      	str	r3, [r2, #0]
 8008e52:	e00b      	b.n	8008e6c <HAL_RCC_OscConfig+0x19c>
 8008e54:	4b6a      	ldr	r3, [pc, #424]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a69      	ldr	r2, [pc, #420]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e5e:	6013      	str	r3, [r2, #0]
 8008e60:	4b67      	ldr	r3, [pc, #412]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a66      	ldr	r2, [pc, #408]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e6a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008e6c:	4b64      	ldr	r3, [pc, #400]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e70:	f023 020f 	bic.w	r2, r3, #15
 8008e74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008e78:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	495f      	ldr	r1, [pc, #380]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008e82:	4313      	orrs	r3, r2
 8008e84:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008e86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008e8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d059      	beq.n	8008f4a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e96:	f7fc ff11 	bl	8005cbc <HAL_GetTick>
 8008e9a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e9e:	e00a      	b.n	8008eb6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008ea0:	f7fc ff0c 	bl	8005cbc <HAL_GetTick>
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008eaa:	1ad3      	subs	r3, r2, r3
 8008eac:	2b64      	cmp	r3, #100	; 0x64
 8008eae:	d902      	bls.n	8008eb6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8008eb0:	2303      	movs	r3, #3
 8008eb2:	f000 bf43 	b.w	8009d3c <HAL_RCC_OscConfig+0x106c>
 8008eb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008eba:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ebe:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8008ec2:	fa93 f3a3 	rbit	r3, r3
 8008ec6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8008eca:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008ece:	fab3 f383 	clz	r3, r3
 8008ed2:	b2db      	uxtb	r3, r3
 8008ed4:	095b      	lsrs	r3, r3, #5
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	f043 0301 	orr.w	r3, r3, #1
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d102      	bne.n	8008ee8 <HAL_RCC_OscConfig+0x218>
 8008ee2:	4b47      	ldr	r3, [pc, #284]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	e015      	b.n	8008f14 <HAL_RCC_OscConfig+0x244>
 8008ee8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008eec:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ef0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8008ef4:	fa93 f3a3 	rbit	r3, r3
 8008ef8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8008efc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008f00:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8008f04:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8008f08:	fa93 f3a3 	rbit	r3, r3
 8008f0c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8008f10:	4b3b      	ldr	r3, [pc, #236]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f14:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008f18:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8008f1c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8008f20:	fa92 f2a2 	rbit	r2, r2
 8008f24:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8008f28:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8008f2c:	fab2 f282 	clz	r2, r2
 8008f30:	b2d2      	uxtb	r2, r2
 8008f32:	f042 0220 	orr.w	r2, r2, #32
 8008f36:	b2d2      	uxtb	r2, r2
 8008f38:	f002 021f 	and.w	r2, r2, #31
 8008f3c:	2101      	movs	r1, #1
 8008f3e:	fa01 f202 	lsl.w	r2, r1, r2
 8008f42:	4013      	ands	r3, r2
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d0ab      	beq.n	8008ea0 <HAL_RCC_OscConfig+0x1d0>
 8008f48:	e05d      	b.n	8009006 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f4a:	f7fc feb7 	bl	8005cbc <HAL_GetTick>
 8008f4e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008f52:	e00a      	b.n	8008f6a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008f54:	f7fc feb2 	bl	8005cbc <HAL_GetTick>
 8008f58:	4602      	mov	r2, r0
 8008f5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	2b64      	cmp	r3, #100	; 0x64
 8008f62:	d902      	bls.n	8008f6a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8008f64:	2303      	movs	r3, #3
 8008f66:	f000 bee9 	b.w	8009d3c <HAL_RCC_OscConfig+0x106c>
 8008f6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008f6e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f72:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8008f76:	fa93 f3a3 	rbit	r3, r3
 8008f7a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8008f7e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008f82:	fab3 f383 	clz	r3, r3
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	095b      	lsrs	r3, r3, #5
 8008f8a:	b2db      	uxtb	r3, r3
 8008f8c:	f043 0301 	orr.w	r3, r3, #1
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	2b01      	cmp	r3, #1
 8008f94:	d102      	bne.n	8008f9c <HAL_RCC_OscConfig+0x2cc>
 8008f96:	4b1a      	ldr	r3, [pc, #104]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	e015      	b.n	8008fc8 <HAL_RCC_OscConfig+0x2f8>
 8008f9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008fa0:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008fa4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8008fa8:	fa93 f3a3 	rbit	r3, r3
 8008fac:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8008fb0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008fb4:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8008fb8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8008fbc:	fa93 f3a3 	rbit	r3, r3
 8008fc0:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8008fc4:	4b0e      	ldr	r3, [pc, #56]	; (8009000 <HAL_RCC_OscConfig+0x330>)
 8008fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008fcc:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8008fd0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8008fd4:	fa92 f2a2 	rbit	r2, r2
 8008fd8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8008fdc:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8008fe0:	fab2 f282 	clz	r2, r2
 8008fe4:	b2d2      	uxtb	r2, r2
 8008fe6:	f042 0220 	orr.w	r2, r2, #32
 8008fea:	b2d2      	uxtb	r2, r2
 8008fec:	f002 021f 	and.w	r2, r2, #31
 8008ff0:	2101      	movs	r1, #1
 8008ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8008ff6:	4013      	ands	r3, r2
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d1ab      	bne.n	8008f54 <HAL_RCC_OscConfig+0x284>
 8008ffc:	e003      	b.n	8009006 <HAL_RCC_OscConfig+0x336>
 8008ffe:	bf00      	nop
 8009000:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009006:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800900a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f003 0302 	and.w	r3, r3, #2
 8009016:	2b00      	cmp	r3, #0
 8009018:	f000 817d 	beq.w	8009316 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800901c:	4ba6      	ldr	r3, [pc, #664]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	f003 030c 	and.w	r3, r3, #12
 8009024:	2b00      	cmp	r3, #0
 8009026:	d00b      	beq.n	8009040 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8009028:	4ba3      	ldr	r3, [pc, #652]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	f003 030c 	and.w	r3, r3, #12
 8009030:	2b08      	cmp	r3, #8
 8009032:	d172      	bne.n	800911a <HAL_RCC_OscConfig+0x44a>
 8009034:	4ba0      	ldr	r3, [pc, #640]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800903c:	2b00      	cmp	r3, #0
 800903e:	d16c      	bne.n	800911a <HAL_RCC_OscConfig+0x44a>
 8009040:	2302      	movs	r3, #2
 8009042:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009046:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800904a:	fa93 f3a3 	rbit	r3, r3
 800904e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8009052:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009056:	fab3 f383 	clz	r3, r3
 800905a:	b2db      	uxtb	r3, r3
 800905c:	095b      	lsrs	r3, r3, #5
 800905e:	b2db      	uxtb	r3, r3
 8009060:	f043 0301 	orr.w	r3, r3, #1
 8009064:	b2db      	uxtb	r3, r3
 8009066:	2b01      	cmp	r3, #1
 8009068:	d102      	bne.n	8009070 <HAL_RCC_OscConfig+0x3a0>
 800906a:	4b93      	ldr	r3, [pc, #588]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	e013      	b.n	8009098 <HAL_RCC_OscConfig+0x3c8>
 8009070:	2302      	movs	r3, #2
 8009072:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009076:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800907a:	fa93 f3a3 	rbit	r3, r3
 800907e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8009082:	2302      	movs	r3, #2
 8009084:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8009088:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800908c:	fa93 f3a3 	rbit	r3, r3
 8009090:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8009094:	4b88      	ldr	r3, [pc, #544]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 8009096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009098:	2202      	movs	r2, #2
 800909a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800909e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80090a2:	fa92 f2a2 	rbit	r2, r2
 80090a6:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80090aa:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80090ae:	fab2 f282 	clz	r2, r2
 80090b2:	b2d2      	uxtb	r2, r2
 80090b4:	f042 0220 	orr.w	r2, r2, #32
 80090b8:	b2d2      	uxtb	r2, r2
 80090ba:	f002 021f 	and.w	r2, r2, #31
 80090be:	2101      	movs	r1, #1
 80090c0:	fa01 f202 	lsl.w	r2, r1, r2
 80090c4:	4013      	ands	r3, r2
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00a      	beq.n	80090e0 <HAL_RCC_OscConfig+0x410>
 80090ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80090ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	691b      	ldr	r3, [r3, #16]
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d002      	beq.n	80090e0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80090da:	2301      	movs	r3, #1
 80090dc:	f000 be2e 	b.w	8009d3c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090e0:	4b75      	ldr	r3, [pc, #468]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80090e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80090ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	695b      	ldr	r3, [r3, #20]
 80090f4:	21f8      	movs	r1, #248	; 0xf8
 80090f6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090fa:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80090fe:	fa91 f1a1 	rbit	r1, r1
 8009102:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8009106:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800910a:	fab1 f181 	clz	r1, r1
 800910e:	b2c9      	uxtb	r1, r1
 8009110:	408b      	lsls	r3, r1
 8009112:	4969      	ldr	r1, [pc, #420]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 8009114:	4313      	orrs	r3, r2
 8009116:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009118:	e0fd      	b.n	8009316 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800911a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800911e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	691b      	ldr	r3, [r3, #16]
 8009126:	2b00      	cmp	r3, #0
 8009128:	f000 8088 	beq.w	800923c <HAL_RCC_OscConfig+0x56c>
 800912c:	2301      	movs	r3, #1
 800912e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009132:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8009136:	fa93 f3a3 	rbit	r3, r3
 800913a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800913e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009142:	fab3 f383 	clz	r3, r3
 8009146:	b2db      	uxtb	r3, r3
 8009148:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800914c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009150:	009b      	lsls	r3, r3, #2
 8009152:	461a      	mov	r2, r3
 8009154:	2301      	movs	r3, #1
 8009156:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009158:	f7fc fdb0 	bl	8005cbc <HAL_GetTick>
 800915c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009160:	e00a      	b.n	8009178 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009162:	f7fc fdab 	bl	8005cbc <HAL_GetTick>
 8009166:	4602      	mov	r2, r0
 8009168:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	2b02      	cmp	r3, #2
 8009170:	d902      	bls.n	8009178 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8009172:	2303      	movs	r3, #3
 8009174:	f000 bde2 	b.w	8009d3c <HAL_RCC_OscConfig+0x106c>
 8009178:	2302      	movs	r3, #2
 800917a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800917e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8009182:	fa93 f3a3 	rbit	r3, r3
 8009186:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800918a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800918e:	fab3 f383 	clz	r3, r3
 8009192:	b2db      	uxtb	r3, r3
 8009194:	095b      	lsrs	r3, r3, #5
 8009196:	b2db      	uxtb	r3, r3
 8009198:	f043 0301 	orr.w	r3, r3, #1
 800919c:	b2db      	uxtb	r3, r3
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d102      	bne.n	80091a8 <HAL_RCC_OscConfig+0x4d8>
 80091a2:	4b45      	ldr	r3, [pc, #276]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	e013      	b.n	80091d0 <HAL_RCC_OscConfig+0x500>
 80091a8:	2302      	movs	r3, #2
 80091aa:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091ae:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80091b2:	fa93 f3a3 	rbit	r3, r3
 80091b6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80091ba:	2302      	movs	r3, #2
 80091bc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80091c0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80091c4:	fa93 f3a3 	rbit	r3, r3
 80091c8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80091cc:	4b3a      	ldr	r3, [pc, #232]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 80091ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091d0:	2202      	movs	r2, #2
 80091d2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80091d6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80091da:	fa92 f2a2 	rbit	r2, r2
 80091de:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80091e2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80091e6:	fab2 f282 	clz	r2, r2
 80091ea:	b2d2      	uxtb	r2, r2
 80091ec:	f042 0220 	orr.w	r2, r2, #32
 80091f0:	b2d2      	uxtb	r2, r2
 80091f2:	f002 021f 	and.w	r2, r2, #31
 80091f6:	2101      	movs	r1, #1
 80091f8:	fa01 f202 	lsl.w	r2, r1, r2
 80091fc:	4013      	ands	r3, r2
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d0af      	beq.n	8009162 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009202:	4b2d      	ldr	r3, [pc, #180]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800920a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800920e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	21f8      	movs	r1, #248	; 0xf8
 8009218:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800921c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8009220:	fa91 f1a1 	rbit	r1, r1
 8009224:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8009228:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800922c:	fab1 f181 	clz	r1, r1
 8009230:	b2c9      	uxtb	r1, r1
 8009232:	408b      	lsls	r3, r1
 8009234:	4920      	ldr	r1, [pc, #128]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 8009236:	4313      	orrs	r3, r2
 8009238:	600b      	str	r3, [r1, #0]
 800923a:	e06c      	b.n	8009316 <HAL_RCC_OscConfig+0x646>
 800923c:	2301      	movs	r3, #1
 800923e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009242:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8009246:	fa93 f3a3 	rbit	r3, r3
 800924a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800924e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009252:	fab3 f383 	clz	r3, r3
 8009256:	b2db      	uxtb	r3, r3
 8009258:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800925c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009260:	009b      	lsls	r3, r3, #2
 8009262:	461a      	mov	r2, r3
 8009264:	2300      	movs	r3, #0
 8009266:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009268:	f7fc fd28 	bl	8005cbc <HAL_GetTick>
 800926c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009270:	e00a      	b.n	8009288 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009272:	f7fc fd23 	bl	8005cbc <HAL_GetTick>
 8009276:	4602      	mov	r2, r0
 8009278:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	2b02      	cmp	r3, #2
 8009280:	d902      	bls.n	8009288 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8009282:	2303      	movs	r3, #3
 8009284:	f000 bd5a 	b.w	8009d3c <HAL_RCC_OscConfig+0x106c>
 8009288:	2302      	movs	r3, #2
 800928a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800928e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009292:	fa93 f3a3 	rbit	r3, r3
 8009296:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800929a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800929e:	fab3 f383 	clz	r3, r3
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	095b      	lsrs	r3, r3, #5
 80092a6:	b2db      	uxtb	r3, r3
 80092a8:	f043 0301 	orr.w	r3, r3, #1
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d104      	bne.n	80092bc <HAL_RCC_OscConfig+0x5ec>
 80092b2:	4b01      	ldr	r3, [pc, #4]	; (80092b8 <HAL_RCC_OscConfig+0x5e8>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	e015      	b.n	80092e4 <HAL_RCC_OscConfig+0x614>
 80092b8:	40021000 	.word	0x40021000
 80092bc:	2302      	movs	r3, #2
 80092be:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80092c6:	fa93 f3a3 	rbit	r3, r3
 80092ca:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80092ce:	2302      	movs	r3, #2
 80092d0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80092d4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80092d8:	fa93 f3a3 	rbit	r3, r3
 80092dc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80092e0:	4bc8      	ldr	r3, [pc, #800]	; (8009604 <HAL_RCC_OscConfig+0x934>)
 80092e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e4:	2202      	movs	r2, #2
 80092e6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80092ea:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80092ee:	fa92 f2a2 	rbit	r2, r2
 80092f2:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80092f6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80092fa:	fab2 f282 	clz	r2, r2
 80092fe:	b2d2      	uxtb	r2, r2
 8009300:	f042 0220 	orr.w	r2, r2, #32
 8009304:	b2d2      	uxtb	r2, r2
 8009306:	f002 021f 	and.w	r2, r2, #31
 800930a:	2101      	movs	r1, #1
 800930c:	fa01 f202 	lsl.w	r2, r1, r2
 8009310:	4013      	ands	r3, r2
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1ad      	bne.n	8009272 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800931a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f003 0308 	and.w	r3, r3, #8
 8009326:	2b00      	cmp	r3, #0
 8009328:	f000 8110 	beq.w	800954c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800932c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009330:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	699b      	ldr	r3, [r3, #24]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d079      	beq.n	8009430 <HAL_RCC_OscConfig+0x760>
 800933c:	2301      	movs	r3, #1
 800933e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009342:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009346:	fa93 f3a3 	rbit	r3, r3
 800934a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800934e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009352:	fab3 f383 	clz	r3, r3
 8009356:	b2db      	uxtb	r3, r3
 8009358:	461a      	mov	r2, r3
 800935a:	4bab      	ldr	r3, [pc, #684]	; (8009608 <HAL_RCC_OscConfig+0x938>)
 800935c:	4413      	add	r3, r2
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	461a      	mov	r2, r3
 8009362:	2301      	movs	r3, #1
 8009364:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009366:	f7fc fca9 	bl	8005cbc <HAL_GetTick>
 800936a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800936e:	e00a      	b.n	8009386 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009370:	f7fc fca4 	bl	8005cbc <HAL_GetTick>
 8009374:	4602      	mov	r2, r0
 8009376:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800937a:	1ad3      	subs	r3, r2, r3
 800937c:	2b02      	cmp	r3, #2
 800937e:	d902      	bls.n	8009386 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8009380:	2303      	movs	r3, #3
 8009382:	f000 bcdb 	b.w	8009d3c <HAL_RCC_OscConfig+0x106c>
 8009386:	2302      	movs	r3, #2
 8009388:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800938c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009390:	fa93 f3a3 	rbit	r3, r3
 8009394:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009398:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800939c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80093a0:	2202      	movs	r2, #2
 80093a2:	601a      	str	r2, [r3, #0]
 80093a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80093a8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	fa93 f2a3 	rbit	r2, r3
 80093b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80093b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80093ba:	601a      	str	r2, [r3, #0]
 80093bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80093c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093c4:	2202      	movs	r2, #2
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80093cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	fa93 f2a3 	rbit	r2, r3
 80093d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80093da:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80093de:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80093e0:	4b88      	ldr	r3, [pc, #544]	; (8009604 <HAL_RCC_OscConfig+0x934>)
 80093e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80093e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80093e8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80093ec:	2102      	movs	r1, #2
 80093ee:	6019      	str	r1, [r3, #0]
 80093f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80093f4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	fa93 f1a3 	rbit	r1, r3
 80093fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009402:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8009406:	6019      	str	r1, [r3, #0]
  return result;
 8009408:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800940c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	fab3 f383 	clz	r3, r3
 8009416:	b2db      	uxtb	r3, r3
 8009418:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800941c:	b2db      	uxtb	r3, r3
 800941e:	f003 031f 	and.w	r3, r3, #31
 8009422:	2101      	movs	r1, #1
 8009424:	fa01 f303 	lsl.w	r3, r1, r3
 8009428:	4013      	ands	r3, r2
 800942a:	2b00      	cmp	r3, #0
 800942c:	d0a0      	beq.n	8009370 <HAL_RCC_OscConfig+0x6a0>
 800942e:	e08d      	b.n	800954c <HAL_RCC_OscConfig+0x87c>
 8009430:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009434:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8009438:	2201      	movs	r2, #1
 800943a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800943c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009440:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	fa93 f2a3 	rbit	r2, r3
 800944a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800944e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8009452:	601a      	str	r2, [r3, #0]
  return result;
 8009454:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009458:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800945c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800945e:	fab3 f383 	clz	r3, r3
 8009462:	b2db      	uxtb	r3, r3
 8009464:	461a      	mov	r2, r3
 8009466:	4b68      	ldr	r3, [pc, #416]	; (8009608 <HAL_RCC_OscConfig+0x938>)
 8009468:	4413      	add	r3, r2
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	461a      	mov	r2, r3
 800946e:	2300      	movs	r3, #0
 8009470:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009472:	f7fc fc23 	bl	8005cbc <HAL_GetTick>
 8009476:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800947a:	e00a      	b.n	8009492 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800947c:	f7fc fc1e 	bl	8005cbc <HAL_GetTick>
 8009480:	4602      	mov	r2, r0
 8009482:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009486:	1ad3      	subs	r3, r2, r3
 8009488:	2b02      	cmp	r3, #2
 800948a:	d902      	bls.n	8009492 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800948c:	2303      	movs	r3, #3
 800948e:	f000 bc55 	b.w	8009d3c <HAL_RCC_OscConfig+0x106c>
 8009492:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009496:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800949a:	2202      	movs	r2, #2
 800949c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800949e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094a2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	fa93 f2a3 	rbit	r2, r3
 80094ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094b0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80094b4:	601a      	str	r2, [r3, #0]
 80094b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094ba:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80094be:	2202      	movs	r2, #2
 80094c0:	601a      	str	r2, [r3, #0]
 80094c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094c6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	fa93 f2a3 	rbit	r2, r3
 80094d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094d4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094d8:	601a      	str	r2, [r3, #0]
 80094da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094e2:	2202      	movs	r2, #2
 80094e4:	601a      	str	r2, [r3, #0]
 80094e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	fa93 f2a3 	rbit	r2, r3
 80094f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094f8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80094fc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80094fe:	4b41      	ldr	r3, [pc, #260]	; (8009604 <HAL_RCC_OscConfig+0x934>)
 8009500:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009502:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009506:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800950a:	2102      	movs	r1, #2
 800950c:	6019      	str	r1, [r3, #0]
 800950e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009512:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	fa93 f1a3 	rbit	r1, r3
 800951c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009520:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8009524:	6019      	str	r1, [r3, #0]
  return result;
 8009526:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800952a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	fab3 f383 	clz	r3, r3
 8009534:	b2db      	uxtb	r3, r3
 8009536:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800953a:	b2db      	uxtb	r3, r3
 800953c:	f003 031f 	and.w	r3, r3, #31
 8009540:	2101      	movs	r1, #1
 8009542:	fa01 f303 	lsl.w	r3, r1, r3
 8009546:	4013      	ands	r3, r2
 8009548:	2b00      	cmp	r3, #0
 800954a:	d197      	bne.n	800947c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800954c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009550:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f003 0304 	and.w	r3, r3, #4
 800955c:	2b00      	cmp	r3, #0
 800955e:	f000 81a1 	beq.w	80098a4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009562:	2300      	movs	r3, #0
 8009564:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009568:	4b26      	ldr	r3, [pc, #152]	; (8009604 <HAL_RCC_OscConfig+0x934>)
 800956a:	69db      	ldr	r3, [r3, #28]
 800956c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009570:	2b00      	cmp	r3, #0
 8009572:	d116      	bne.n	80095a2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009574:	4b23      	ldr	r3, [pc, #140]	; (8009604 <HAL_RCC_OscConfig+0x934>)
 8009576:	69db      	ldr	r3, [r3, #28]
 8009578:	4a22      	ldr	r2, [pc, #136]	; (8009604 <HAL_RCC_OscConfig+0x934>)
 800957a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800957e:	61d3      	str	r3, [r2, #28]
 8009580:	4b20      	ldr	r3, [pc, #128]	; (8009604 <HAL_RCC_OscConfig+0x934>)
 8009582:	69db      	ldr	r3, [r3, #28]
 8009584:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8009588:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800958c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8009590:	601a      	str	r2, [r3, #0]
 8009592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009596:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800959a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800959c:	2301      	movs	r3, #1
 800959e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80095a2:	4b1a      	ldr	r3, [pc, #104]	; (800960c <HAL_RCC_OscConfig+0x93c>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d11a      	bne.n	80095e4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80095ae:	4b17      	ldr	r3, [pc, #92]	; (800960c <HAL_RCC_OscConfig+0x93c>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a16      	ldr	r2, [pc, #88]	; (800960c <HAL_RCC_OscConfig+0x93c>)
 80095b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80095b8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80095ba:	f7fc fb7f 	bl	8005cbc <HAL_GetTick>
 80095be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80095c2:	e009      	b.n	80095d8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80095c4:	f7fc fb7a 	bl	8005cbc <HAL_GetTick>
 80095c8:	4602      	mov	r2, r0
 80095ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80095ce:	1ad3      	subs	r3, r2, r3
 80095d0:	2b64      	cmp	r3, #100	; 0x64
 80095d2:	d901      	bls.n	80095d8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	e3b1      	b.n	8009d3c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80095d8:	4b0c      	ldr	r3, [pc, #48]	; (800960c <HAL_RCC_OscConfig+0x93c>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d0ef      	beq.n	80095c4 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80095e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80095e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	68db      	ldr	r3, [r3, #12]
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d10d      	bne.n	8009610 <HAL_RCC_OscConfig+0x940>
 80095f4:	4b03      	ldr	r3, [pc, #12]	; (8009604 <HAL_RCC_OscConfig+0x934>)
 80095f6:	6a1b      	ldr	r3, [r3, #32]
 80095f8:	4a02      	ldr	r2, [pc, #8]	; (8009604 <HAL_RCC_OscConfig+0x934>)
 80095fa:	f043 0301 	orr.w	r3, r3, #1
 80095fe:	6213      	str	r3, [r2, #32]
 8009600:	e03c      	b.n	800967c <HAL_RCC_OscConfig+0x9ac>
 8009602:	bf00      	nop
 8009604:	40021000 	.word	0x40021000
 8009608:	10908120 	.word	0x10908120
 800960c:	40007000 	.word	0x40007000
 8009610:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009614:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d10c      	bne.n	800963a <HAL_RCC_OscConfig+0x96a>
 8009620:	4bc1      	ldr	r3, [pc, #772]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009622:	6a1b      	ldr	r3, [r3, #32]
 8009624:	4ac0      	ldr	r2, [pc, #768]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009626:	f023 0301 	bic.w	r3, r3, #1
 800962a:	6213      	str	r3, [r2, #32]
 800962c:	4bbe      	ldr	r3, [pc, #760]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 800962e:	6a1b      	ldr	r3, [r3, #32]
 8009630:	4abd      	ldr	r2, [pc, #756]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009632:	f023 0304 	bic.w	r3, r3, #4
 8009636:	6213      	str	r3, [r2, #32]
 8009638:	e020      	b.n	800967c <HAL_RCC_OscConfig+0x9ac>
 800963a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800963e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	68db      	ldr	r3, [r3, #12]
 8009646:	2b05      	cmp	r3, #5
 8009648:	d10c      	bne.n	8009664 <HAL_RCC_OscConfig+0x994>
 800964a:	4bb7      	ldr	r3, [pc, #732]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 800964c:	6a1b      	ldr	r3, [r3, #32]
 800964e:	4ab6      	ldr	r2, [pc, #728]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009650:	f043 0304 	orr.w	r3, r3, #4
 8009654:	6213      	str	r3, [r2, #32]
 8009656:	4bb4      	ldr	r3, [pc, #720]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009658:	6a1b      	ldr	r3, [r3, #32]
 800965a:	4ab3      	ldr	r2, [pc, #716]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 800965c:	f043 0301 	orr.w	r3, r3, #1
 8009660:	6213      	str	r3, [r2, #32]
 8009662:	e00b      	b.n	800967c <HAL_RCC_OscConfig+0x9ac>
 8009664:	4bb0      	ldr	r3, [pc, #704]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009666:	6a1b      	ldr	r3, [r3, #32]
 8009668:	4aaf      	ldr	r2, [pc, #700]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 800966a:	f023 0301 	bic.w	r3, r3, #1
 800966e:	6213      	str	r3, [r2, #32]
 8009670:	4bad      	ldr	r3, [pc, #692]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009672:	6a1b      	ldr	r3, [r3, #32]
 8009674:	4aac      	ldr	r2, [pc, #688]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009676:	f023 0304 	bic.w	r3, r3, #4
 800967a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800967c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009680:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	68db      	ldr	r3, [r3, #12]
 8009688:	2b00      	cmp	r3, #0
 800968a:	f000 8081 	beq.w	8009790 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800968e:	f7fc fb15 	bl	8005cbc <HAL_GetTick>
 8009692:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009696:	e00b      	b.n	80096b0 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009698:	f7fc fb10 	bl	8005cbc <HAL_GetTick>
 800969c:	4602      	mov	r2, r0
 800969e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80096a2:	1ad3      	subs	r3, r2, r3
 80096a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d901      	bls.n	80096b0 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80096ac:	2303      	movs	r3, #3
 80096ae:	e345      	b.n	8009d3c <HAL_RCC_OscConfig+0x106c>
 80096b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096b4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80096b8:	2202      	movs	r2, #2
 80096ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096c0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	fa93 f2a3 	rbit	r2, r3
 80096ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096ce:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80096d2:	601a      	str	r2, [r3, #0]
 80096d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096d8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80096dc:	2202      	movs	r2, #2
 80096de:	601a      	str	r2, [r3, #0]
 80096e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096e4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	fa93 f2a3 	rbit	r2, r3
 80096ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096f2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80096f6:	601a      	str	r2, [r3, #0]
  return result;
 80096f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096fc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8009700:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009702:	fab3 f383 	clz	r3, r3
 8009706:	b2db      	uxtb	r3, r3
 8009708:	095b      	lsrs	r3, r3, #5
 800970a:	b2db      	uxtb	r3, r3
 800970c:	f043 0302 	orr.w	r3, r3, #2
 8009710:	b2db      	uxtb	r3, r3
 8009712:	2b02      	cmp	r3, #2
 8009714:	d102      	bne.n	800971c <HAL_RCC_OscConfig+0xa4c>
 8009716:	4b84      	ldr	r3, [pc, #528]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009718:	6a1b      	ldr	r3, [r3, #32]
 800971a:	e013      	b.n	8009744 <HAL_RCC_OscConfig+0xa74>
 800971c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009720:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8009724:	2202      	movs	r2, #2
 8009726:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009728:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800972c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	fa93 f2a3 	rbit	r2, r3
 8009736:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800973a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800973e:	601a      	str	r2, [r3, #0]
 8009740:	4b79      	ldr	r3, [pc, #484]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009744:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009748:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800974c:	2102      	movs	r1, #2
 800974e:	6011      	str	r1, [r2, #0]
 8009750:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009754:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8009758:	6812      	ldr	r2, [r2, #0]
 800975a:	fa92 f1a2 	rbit	r1, r2
 800975e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009762:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8009766:	6011      	str	r1, [r2, #0]
  return result;
 8009768:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800976c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8009770:	6812      	ldr	r2, [r2, #0]
 8009772:	fab2 f282 	clz	r2, r2
 8009776:	b2d2      	uxtb	r2, r2
 8009778:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800977c:	b2d2      	uxtb	r2, r2
 800977e:	f002 021f 	and.w	r2, r2, #31
 8009782:	2101      	movs	r1, #1
 8009784:	fa01 f202 	lsl.w	r2, r1, r2
 8009788:	4013      	ands	r3, r2
 800978a:	2b00      	cmp	r3, #0
 800978c:	d084      	beq.n	8009698 <HAL_RCC_OscConfig+0x9c8>
 800978e:	e07f      	b.n	8009890 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009790:	f7fc fa94 	bl	8005cbc <HAL_GetTick>
 8009794:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009798:	e00b      	b.n	80097b2 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800979a:	f7fc fa8f 	bl	8005cbc <HAL_GetTick>
 800979e:	4602      	mov	r2, r0
 80097a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80097a4:	1ad3      	subs	r3, r2, r3
 80097a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d901      	bls.n	80097b2 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80097ae:	2303      	movs	r3, #3
 80097b0:	e2c4      	b.n	8009d3c <HAL_RCC_OscConfig+0x106c>
 80097b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097b6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80097ba:	2202      	movs	r2, #2
 80097bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80097be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097c2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	fa93 f2a3 	rbit	r2, r3
 80097cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097d0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80097d4:	601a      	str	r2, [r3, #0]
 80097d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097da:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80097de:	2202      	movs	r2, #2
 80097e0:	601a      	str	r2, [r3, #0]
 80097e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097e6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	fa93 f2a3 	rbit	r2, r3
 80097f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097f4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80097f8:	601a      	str	r2, [r3, #0]
  return result;
 80097fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097fe:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8009802:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009804:	fab3 f383 	clz	r3, r3
 8009808:	b2db      	uxtb	r3, r3
 800980a:	095b      	lsrs	r3, r3, #5
 800980c:	b2db      	uxtb	r3, r3
 800980e:	f043 0302 	orr.w	r3, r3, #2
 8009812:	b2db      	uxtb	r3, r3
 8009814:	2b02      	cmp	r3, #2
 8009816:	d102      	bne.n	800981e <HAL_RCC_OscConfig+0xb4e>
 8009818:	4b43      	ldr	r3, [pc, #268]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 800981a:	6a1b      	ldr	r3, [r3, #32]
 800981c:	e013      	b.n	8009846 <HAL_RCC_OscConfig+0xb76>
 800981e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009822:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8009826:	2202      	movs	r2, #2
 8009828:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800982a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800982e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	fa93 f2a3 	rbit	r2, r3
 8009838:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800983c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8009840:	601a      	str	r2, [r3, #0]
 8009842:	4b39      	ldr	r3, [pc, #228]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 8009844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009846:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800984a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800984e:	2102      	movs	r1, #2
 8009850:	6011      	str	r1, [r2, #0]
 8009852:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009856:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800985a:	6812      	ldr	r2, [r2, #0]
 800985c:	fa92 f1a2 	rbit	r1, r2
 8009860:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009864:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8009868:	6011      	str	r1, [r2, #0]
  return result;
 800986a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800986e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8009872:	6812      	ldr	r2, [r2, #0]
 8009874:	fab2 f282 	clz	r2, r2
 8009878:	b2d2      	uxtb	r2, r2
 800987a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800987e:	b2d2      	uxtb	r2, r2
 8009880:	f002 021f 	and.w	r2, r2, #31
 8009884:	2101      	movs	r1, #1
 8009886:	fa01 f202 	lsl.w	r2, r1, r2
 800988a:	4013      	ands	r3, r2
 800988c:	2b00      	cmp	r3, #0
 800988e:	d184      	bne.n	800979a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8009890:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8009894:	2b01      	cmp	r3, #1
 8009896:	d105      	bne.n	80098a4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009898:	4b23      	ldr	r3, [pc, #140]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 800989a:	69db      	ldr	r3, [r3, #28]
 800989c:	4a22      	ldr	r2, [pc, #136]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 800989e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80098a2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80098a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	69db      	ldr	r3, [r3, #28]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f000 8242 	beq.w	8009d3a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80098b6:	4b1c      	ldr	r3, [pc, #112]	; (8009928 <HAL_RCC_OscConfig+0xc58>)
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	f003 030c 	and.w	r3, r3, #12
 80098be:	2b08      	cmp	r3, #8
 80098c0:	f000 8213 	beq.w	8009cea <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80098c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	69db      	ldr	r3, [r3, #28]
 80098d0:	2b02      	cmp	r3, #2
 80098d2:	f040 8162 	bne.w	8009b9a <HAL_RCC_OscConfig+0xeca>
 80098d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098da:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80098de:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80098e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098e8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	fa93 f2a3 	rbit	r2, r3
 80098f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098f6:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80098fa:	601a      	str	r2, [r3, #0]
  return result;
 80098fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009900:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8009904:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009906:	fab3 f383 	clz	r3, r3
 800990a:	b2db      	uxtb	r3, r3
 800990c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009910:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	461a      	mov	r2, r3
 8009918:	2300      	movs	r3, #0
 800991a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800991c:	f7fc f9ce 	bl	8005cbc <HAL_GetTick>
 8009920:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009924:	e00c      	b.n	8009940 <HAL_RCC_OscConfig+0xc70>
 8009926:	bf00      	nop
 8009928:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800992c:	f7fc f9c6 	bl	8005cbc <HAL_GetTick>
 8009930:	4602      	mov	r2, r0
 8009932:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009936:	1ad3      	subs	r3, r2, r3
 8009938:	2b02      	cmp	r3, #2
 800993a:	d901      	bls.n	8009940 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800993c:	2303      	movs	r3, #3
 800993e:	e1fd      	b.n	8009d3c <HAL_RCC_OscConfig+0x106c>
 8009940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009944:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8009948:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800994c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800994e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009952:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	fa93 f2a3 	rbit	r2, r3
 800995c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009960:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8009964:	601a      	str	r2, [r3, #0]
  return result;
 8009966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800996a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800996e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009970:	fab3 f383 	clz	r3, r3
 8009974:	b2db      	uxtb	r3, r3
 8009976:	095b      	lsrs	r3, r3, #5
 8009978:	b2db      	uxtb	r3, r3
 800997a:	f043 0301 	orr.w	r3, r3, #1
 800997e:	b2db      	uxtb	r3, r3
 8009980:	2b01      	cmp	r3, #1
 8009982:	d102      	bne.n	800998a <HAL_RCC_OscConfig+0xcba>
 8009984:	4bb0      	ldr	r3, [pc, #704]	; (8009c48 <HAL_RCC_OscConfig+0xf78>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	e027      	b.n	80099da <HAL_RCC_OscConfig+0xd0a>
 800998a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800998e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8009992:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009996:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009998:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800999c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	fa93 f2a3 	rbit	r2, r3
 80099a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80099aa:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80099ae:	601a      	str	r2, [r3, #0]
 80099b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80099b4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80099b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80099bc:	601a      	str	r2, [r3, #0]
 80099be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80099c2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	fa93 f2a3 	rbit	r2, r3
 80099cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80099d0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80099d4:	601a      	str	r2, [r3, #0]
 80099d6:	4b9c      	ldr	r3, [pc, #624]	; (8009c48 <HAL_RCC_OscConfig+0xf78>)
 80099d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80099de:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80099e2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80099e6:	6011      	str	r1, [r2, #0]
 80099e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80099ec:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80099f0:	6812      	ldr	r2, [r2, #0]
 80099f2:	fa92 f1a2 	rbit	r1, r2
 80099f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80099fa:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80099fe:	6011      	str	r1, [r2, #0]
  return result;
 8009a00:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009a04:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8009a08:	6812      	ldr	r2, [r2, #0]
 8009a0a:	fab2 f282 	clz	r2, r2
 8009a0e:	b2d2      	uxtb	r2, r2
 8009a10:	f042 0220 	orr.w	r2, r2, #32
 8009a14:	b2d2      	uxtb	r2, r2
 8009a16:	f002 021f 	and.w	r2, r2, #31
 8009a1a:	2101      	movs	r1, #1
 8009a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8009a20:	4013      	ands	r3, r2
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d182      	bne.n	800992c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009a26:	4b88      	ldr	r3, [pc, #544]	; (8009c48 <HAL_RCC_OscConfig+0xf78>)
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8009a2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009a3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a3e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	6a1b      	ldr	r3, [r3, #32]
 8009a46:	430b      	orrs	r3, r1
 8009a48:	497f      	ldr	r1, [pc, #508]	; (8009c48 <HAL_RCC_OscConfig+0xf78>)
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	604b      	str	r3, [r1, #4]
 8009a4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a52:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8009a56:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009a5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a60:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	fa93 f2a3 	rbit	r2, r3
 8009a6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a6e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8009a72:	601a      	str	r2, [r3, #0]
  return result;
 8009a74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a78:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8009a7c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009a7e:	fab3 f383 	clz	r3, r3
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009a88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	461a      	mov	r2, r3
 8009a90:	2301      	movs	r3, #1
 8009a92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a94:	f7fc f912 	bl	8005cbc <HAL_GetTick>
 8009a98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009a9c:	e009      	b.n	8009ab2 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009a9e:	f7fc f90d 	bl	8005cbc <HAL_GetTick>
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009aa8:	1ad3      	subs	r3, r2, r3
 8009aaa:	2b02      	cmp	r3, #2
 8009aac:	d901      	bls.n	8009ab2 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8009aae:	2303      	movs	r3, #3
 8009ab0:	e144      	b.n	8009d3c <HAL_RCC_OscConfig+0x106c>
 8009ab2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ab6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8009aba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009abe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ac0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ac4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	fa93 f2a3 	rbit	r2, r3
 8009ace:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ad2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8009ad6:	601a      	str	r2, [r3, #0]
  return result;
 8009ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009adc:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8009ae0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009ae2:	fab3 f383 	clz	r3, r3
 8009ae6:	b2db      	uxtb	r3, r3
 8009ae8:	095b      	lsrs	r3, r3, #5
 8009aea:	b2db      	uxtb	r3, r3
 8009aec:	f043 0301 	orr.w	r3, r3, #1
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d102      	bne.n	8009afc <HAL_RCC_OscConfig+0xe2c>
 8009af6:	4b54      	ldr	r3, [pc, #336]	; (8009c48 <HAL_RCC_OscConfig+0xf78>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	e027      	b.n	8009b4c <HAL_RCC_OscConfig+0xe7c>
 8009afc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b00:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8009b04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009b08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b0e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	fa93 f2a3 	rbit	r2, r3
 8009b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b1c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8009b20:	601a      	str	r2, [r3, #0]
 8009b22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b26:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8009b2a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009b2e:	601a      	str	r2, [r3, #0]
 8009b30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b34:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	fa93 f2a3 	rbit	r2, r3
 8009b3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b42:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8009b46:	601a      	str	r2, [r3, #0]
 8009b48:	4b3f      	ldr	r3, [pc, #252]	; (8009c48 <HAL_RCC_OscConfig+0xf78>)
 8009b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b4c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009b50:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8009b54:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8009b58:	6011      	str	r1, [r2, #0]
 8009b5a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009b5e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8009b62:	6812      	ldr	r2, [r2, #0]
 8009b64:	fa92 f1a2 	rbit	r1, r2
 8009b68:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009b6c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8009b70:	6011      	str	r1, [r2, #0]
  return result;
 8009b72:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009b76:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8009b7a:	6812      	ldr	r2, [r2, #0]
 8009b7c:	fab2 f282 	clz	r2, r2
 8009b80:	b2d2      	uxtb	r2, r2
 8009b82:	f042 0220 	orr.w	r2, r2, #32
 8009b86:	b2d2      	uxtb	r2, r2
 8009b88:	f002 021f 	and.w	r2, r2, #31
 8009b8c:	2101      	movs	r1, #1
 8009b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8009b92:	4013      	ands	r3, r2
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d082      	beq.n	8009a9e <HAL_RCC_OscConfig+0xdce>
 8009b98:	e0cf      	b.n	8009d3a <HAL_RCC_OscConfig+0x106a>
 8009b9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b9e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8009ba2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009ba6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ba8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009bac:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	fa93 f2a3 	rbit	r2, r3
 8009bb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009bba:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8009bbe:	601a      	str	r2, [r3, #0]
  return result;
 8009bc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009bc4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8009bc8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009bca:	fab3 f383 	clz	r3, r3
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009bd4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009bd8:	009b      	lsls	r3, r3, #2
 8009bda:	461a      	mov	r2, r3
 8009bdc:	2300      	movs	r3, #0
 8009bde:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009be0:	f7fc f86c 	bl	8005cbc <HAL_GetTick>
 8009be4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009be8:	e009      	b.n	8009bfe <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009bea:	f7fc f867 	bl	8005cbc <HAL_GetTick>
 8009bee:	4602      	mov	r2, r0
 8009bf0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009bf4:	1ad3      	subs	r3, r2, r3
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	d901      	bls.n	8009bfe <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8009bfa:	2303      	movs	r3, #3
 8009bfc:	e09e      	b.n	8009d3c <HAL_RCC_OscConfig+0x106c>
 8009bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c02:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8009c06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009c0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c10:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	fa93 f2a3 	rbit	r2, r3
 8009c1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c1e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8009c22:	601a      	str	r2, [r3, #0]
  return result;
 8009c24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c28:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8009c2c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009c2e:	fab3 f383 	clz	r3, r3
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	095b      	lsrs	r3, r3, #5
 8009c36:	b2db      	uxtb	r3, r3
 8009c38:	f043 0301 	orr.w	r3, r3, #1
 8009c3c:	b2db      	uxtb	r3, r3
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d104      	bne.n	8009c4c <HAL_RCC_OscConfig+0xf7c>
 8009c42:	4b01      	ldr	r3, [pc, #4]	; (8009c48 <HAL_RCC_OscConfig+0xf78>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	e029      	b.n	8009c9c <HAL_RCC_OscConfig+0xfcc>
 8009c48:	40021000 	.word	0x40021000
 8009c4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c50:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8009c54:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009c58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c5e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	fa93 f2a3 	rbit	r2, r3
 8009c68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c6c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8009c70:	601a      	str	r2, [r3, #0]
 8009c72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c76:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8009c7a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009c7e:	601a      	str	r2, [r3, #0]
 8009c80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c84:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	fa93 f2a3 	rbit	r2, r3
 8009c8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009c92:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8009c96:	601a      	str	r2, [r3, #0]
 8009c98:	4b2b      	ldr	r3, [pc, #172]	; (8009d48 <HAL_RCC_OscConfig+0x1078>)
 8009c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c9c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009ca0:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8009ca4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8009ca8:	6011      	str	r1, [r2, #0]
 8009caa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009cae:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8009cb2:	6812      	ldr	r2, [r2, #0]
 8009cb4:	fa92 f1a2 	rbit	r1, r2
 8009cb8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009cbc:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8009cc0:	6011      	str	r1, [r2, #0]
  return result;
 8009cc2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009cc6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8009cca:	6812      	ldr	r2, [r2, #0]
 8009ccc:	fab2 f282 	clz	r2, r2
 8009cd0:	b2d2      	uxtb	r2, r2
 8009cd2:	f042 0220 	orr.w	r2, r2, #32
 8009cd6:	b2d2      	uxtb	r2, r2
 8009cd8:	f002 021f 	and.w	r2, r2, #31
 8009cdc:	2101      	movs	r1, #1
 8009cde:	fa01 f202 	lsl.w	r2, r1, r2
 8009ce2:	4013      	ands	r3, r2
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d180      	bne.n	8009bea <HAL_RCC_OscConfig+0xf1a>
 8009ce8:	e027      	b.n	8009d3a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009cea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009cee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	69db      	ldr	r3, [r3, #28]
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d101      	bne.n	8009cfe <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	e01e      	b.n	8009d3c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009cfe:	4b12      	ldr	r3, [pc, #72]	; (8009d48 <HAL_RCC_OscConfig+0x1078>)
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8009d06:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8009d0a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009d0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009d12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	6a1b      	ldr	r3, [r3, #32]
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d10b      	bne.n	8009d36 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8009d1e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8009d22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8009d26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009d2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d001      	beq.n	8009d3a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8009d36:	2301      	movs	r3, #1
 8009d38:	e000      	b.n	8009d3c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}
 8009d46:	bf00      	nop
 8009d48:	40021000 	.word	0x40021000

08009d4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b09e      	sub	sp, #120	; 0x78
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8009d56:	2300      	movs	r3, #0
 8009d58:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d101      	bne.n	8009d64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009d60:	2301      	movs	r3, #1
 8009d62:	e162      	b.n	800a02a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009d64:	4b90      	ldr	r3, [pc, #576]	; (8009fa8 <HAL_RCC_ClockConfig+0x25c>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f003 0307 	and.w	r3, r3, #7
 8009d6c:	683a      	ldr	r2, [r7, #0]
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	d910      	bls.n	8009d94 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d72:	4b8d      	ldr	r3, [pc, #564]	; (8009fa8 <HAL_RCC_ClockConfig+0x25c>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f023 0207 	bic.w	r2, r3, #7
 8009d7a:	498b      	ldr	r1, [pc, #556]	; (8009fa8 <HAL_RCC_ClockConfig+0x25c>)
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d82:	4b89      	ldr	r3, [pc, #548]	; (8009fa8 <HAL_RCC_ClockConfig+0x25c>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f003 0307 	and.w	r3, r3, #7
 8009d8a:	683a      	ldr	r2, [r7, #0]
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	d001      	beq.n	8009d94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	e14a      	b.n	800a02a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f003 0302 	and.w	r3, r3, #2
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d008      	beq.n	8009db2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009da0:	4b82      	ldr	r3, [pc, #520]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009da2:	685b      	ldr	r3, [r3, #4]
 8009da4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	497f      	ldr	r1, [pc, #508]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009dae:	4313      	orrs	r3, r2
 8009db0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f003 0301 	and.w	r3, r3, #1
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	f000 80dc 	beq.w	8009f78 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d13c      	bne.n	8009e42 <HAL_RCC_ClockConfig+0xf6>
 8009dc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009dcc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009dd0:	fa93 f3a3 	rbit	r3, r3
 8009dd4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8009dd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009dd8:	fab3 f383 	clz	r3, r3
 8009ddc:	b2db      	uxtb	r3, r3
 8009dde:	095b      	lsrs	r3, r3, #5
 8009de0:	b2db      	uxtb	r3, r3
 8009de2:	f043 0301 	orr.w	r3, r3, #1
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d102      	bne.n	8009df2 <HAL_RCC_ClockConfig+0xa6>
 8009dec:	4b6f      	ldr	r3, [pc, #444]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	e00f      	b.n	8009e12 <HAL_RCC_ClockConfig+0xc6>
 8009df2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009df6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009df8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009dfa:	fa93 f3a3 	rbit	r3, r3
 8009dfe:	667b      	str	r3, [r7, #100]	; 0x64
 8009e00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009e04:	663b      	str	r3, [r7, #96]	; 0x60
 8009e06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009e08:	fa93 f3a3 	rbit	r3, r3
 8009e0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009e0e:	4b67      	ldr	r3, [pc, #412]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009e16:	65ba      	str	r2, [r7, #88]	; 0x58
 8009e18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e1a:	fa92 f2a2 	rbit	r2, r2
 8009e1e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8009e20:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009e22:	fab2 f282 	clz	r2, r2
 8009e26:	b2d2      	uxtb	r2, r2
 8009e28:	f042 0220 	orr.w	r2, r2, #32
 8009e2c:	b2d2      	uxtb	r2, r2
 8009e2e:	f002 021f 	and.w	r2, r2, #31
 8009e32:	2101      	movs	r1, #1
 8009e34:	fa01 f202 	lsl.w	r2, r1, r2
 8009e38:	4013      	ands	r3, r2
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d17b      	bne.n	8009f36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	e0f3      	b.n	800a02a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	2b02      	cmp	r3, #2
 8009e48:	d13c      	bne.n	8009ec4 <HAL_RCC_ClockConfig+0x178>
 8009e4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009e4e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e52:	fa93 f3a3 	rbit	r3, r3
 8009e56:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8009e58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009e5a:	fab3 f383 	clz	r3, r3
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	095b      	lsrs	r3, r3, #5
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	f043 0301 	orr.w	r3, r3, #1
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	2b01      	cmp	r3, #1
 8009e6c:	d102      	bne.n	8009e74 <HAL_RCC_ClockConfig+0x128>
 8009e6e:	4b4f      	ldr	r3, [pc, #316]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	e00f      	b.n	8009e94 <HAL_RCC_ClockConfig+0x148>
 8009e74:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009e78:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e7c:	fa93 f3a3 	rbit	r3, r3
 8009e80:	647b      	str	r3, [r7, #68]	; 0x44
 8009e82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009e86:	643b      	str	r3, [r7, #64]	; 0x40
 8009e88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e8a:	fa93 f3a3 	rbit	r3, r3
 8009e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e90:	4b46      	ldr	r3, [pc, #280]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009e98:	63ba      	str	r2, [r7, #56]	; 0x38
 8009e9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e9c:	fa92 f2a2 	rbit	r2, r2
 8009ea0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8009ea2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ea4:	fab2 f282 	clz	r2, r2
 8009ea8:	b2d2      	uxtb	r2, r2
 8009eaa:	f042 0220 	orr.w	r2, r2, #32
 8009eae:	b2d2      	uxtb	r2, r2
 8009eb0:	f002 021f 	and.w	r2, r2, #31
 8009eb4:	2101      	movs	r1, #1
 8009eb6:	fa01 f202 	lsl.w	r2, r1, r2
 8009eba:	4013      	ands	r3, r2
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d13a      	bne.n	8009f36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e0b2      	b.n	800a02a <HAL_RCC_ClockConfig+0x2de>
 8009ec4:	2302      	movs	r3, #2
 8009ec6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eca:	fa93 f3a3 	rbit	r3, r3
 8009ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009ed2:	fab3 f383 	clz	r3, r3
 8009ed6:	b2db      	uxtb	r3, r3
 8009ed8:	095b      	lsrs	r3, r3, #5
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	f043 0301 	orr.w	r3, r3, #1
 8009ee0:	b2db      	uxtb	r3, r3
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d102      	bne.n	8009eec <HAL_RCC_ClockConfig+0x1a0>
 8009ee6:	4b31      	ldr	r3, [pc, #196]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	e00d      	b.n	8009f08 <HAL_RCC_ClockConfig+0x1bc>
 8009eec:	2302      	movs	r3, #2
 8009eee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ef2:	fa93 f3a3 	rbit	r3, r3
 8009ef6:	627b      	str	r3, [r7, #36]	; 0x24
 8009ef8:	2302      	movs	r3, #2
 8009efa:	623b      	str	r3, [r7, #32]
 8009efc:	6a3b      	ldr	r3, [r7, #32]
 8009efe:	fa93 f3a3 	rbit	r3, r3
 8009f02:	61fb      	str	r3, [r7, #28]
 8009f04:	4b29      	ldr	r3, [pc, #164]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f08:	2202      	movs	r2, #2
 8009f0a:	61ba      	str	r2, [r7, #24]
 8009f0c:	69ba      	ldr	r2, [r7, #24]
 8009f0e:	fa92 f2a2 	rbit	r2, r2
 8009f12:	617a      	str	r2, [r7, #20]
  return result;
 8009f14:	697a      	ldr	r2, [r7, #20]
 8009f16:	fab2 f282 	clz	r2, r2
 8009f1a:	b2d2      	uxtb	r2, r2
 8009f1c:	f042 0220 	orr.w	r2, r2, #32
 8009f20:	b2d2      	uxtb	r2, r2
 8009f22:	f002 021f 	and.w	r2, r2, #31
 8009f26:	2101      	movs	r1, #1
 8009f28:	fa01 f202 	lsl.w	r2, r1, r2
 8009f2c:	4013      	ands	r3, r2
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d101      	bne.n	8009f36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8009f32:	2301      	movs	r3, #1
 8009f34:	e079      	b.n	800a02a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009f36:	4b1d      	ldr	r3, [pc, #116]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	f023 0203 	bic.w	r2, r3, #3
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	491a      	ldr	r1, [pc, #104]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009f44:	4313      	orrs	r3, r2
 8009f46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009f48:	f7fb feb8 	bl	8005cbc <HAL_GetTick>
 8009f4c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f4e:	e00a      	b.n	8009f66 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f50:	f7fb feb4 	bl	8005cbc <HAL_GetTick>
 8009f54:	4602      	mov	r2, r0
 8009f56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f58:	1ad3      	subs	r3, r2, r3
 8009f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d901      	bls.n	8009f66 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8009f62:	2303      	movs	r3, #3
 8009f64:	e061      	b.n	800a02a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f66:	4b11      	ldr	r3, [pc, #68]	; (8009fac <HAL_RCC_ClockConfig+0x260>)
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	f003 020c 	and.w	r2, r3, #12
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	429a      	cmp	r2, r3
 8009f76:	d1eb      	bne.n	8009f50 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009f78:	4b0b      	ldr	r3, [pc, #44]	; (8009fa8 <HAL_RCC_ClockConfig+0x25c>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f003 0307 	and.w	r3, r3, #7
 8009f80:	683a      	ldr	r2, [r7, #0]
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d214      	bcs.n	8009fb0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f86:	4b08      	ldr	r3, [pc, #32]	; (8009fa8 <HAL_RCC_ClockConfig+0x25c>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f023 0207 	bic.w	r2, r3, #7
 8009f8e:	4906      	ldr	r1, [pc, #24]	; (8009fa8 <HAL_RCC_ClockConfig+0x25c>)
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	4313      	orrs	r3, r2
 8009f94:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f96:	4b04      	ldr	r3, [pc, #16]	; (8009fa8 <HAL_RCC_ClockConfig+0x25c>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f003 0307 	and.w	r3, r3, #7
 8009f9e:	683a      	ldr	r2, [r7, #0]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d005      	beq.n	8009fb0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	e040      	b.n	800a02a <HAL_RCC_ClockConfig+0x2de>
 8009fa8:	40022000 	.word	0x40022000
 8009fac:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f003 0304 	and.w	r3, r3, #4
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d008      	beq.n	8009fce <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009fbc:	4b1d      	ldr	r3, [pc, #116]	; (800a034 <HAL_RCC_ClockConfig+0x2e8>)
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	68db      	ldr	r3, [r3, #12]
 8009fc8:	491a      	ldr	r1, [pc, #104]	; (800a034 <HAL_RCC_ClockConfig+0x2e8>)
 8009fca:	4313      	orrs	r3, r2
 8009fcc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f003 0308 	and.w	r3, r3, #8
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d009      	beq.n	8009fee <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009fda:	4b16      	ldr	r3, [pc, #88]	; (800a034 <HAL_RCC_ClockConfig+0x2e8>)
 8009fdc:	685b      	ldr	r3, [r3, #4]
 8009fde:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	691b      	ldr	r3, [r3, #16]
 8009fe6:	00db      	lsls	r3, r3, #3
 8009fe8:	4912      	ldr	r1, [pc, #72]	; (800a034 <HAL_RCC_ClockConfig+0x2e8>)
 8009fea:	4313      	orrs	r3, r2
 8009fec:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8009fee:	f000 f829 	bl	800a044 <HAL_RCC_GetSysClockFreq>
 8009ff2:	4601      	mov	r1, r0
 8009ff4:	4b0f      	ldr	r3, [pc, #60]	; (800a034 <HAL_RCC_ClockConfig+0x2e8>)
 8009ff6:	685b      	ldr	r3, [r3, #4]
 8009ff8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009ffc:	22f0      	movs	r2, #240	; 0xf0
 8009ffe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a000:	693a      	ldr	r2, [r7, #16]
 800a002:	fa92 f2a2 	rbit	r2, r2
 800a006:	60fa      	str	r2, [r7, #12]
  return result;
 800a008:	68fa      	ldr	r2, [r7, #12]
 800a00a:	fab2 f282 	clz	r2, r2
 800a00e:	b2d2      	uxtb	r2, r2
 800a010:	40d3      	lsrs	r3, r2
 800a012:	4a09      	ldr	r2, [pc, #36]	; (800a038 <HAL_RCC_ClockConfig+0x2ec>)
 800a014:	5cd3      	ldrb	r3, [r2, r3]
 800a016:	fa21 f303 	lsr.w	r3, r1, r3
 800a01a:	4a08      	ldr	r2, [pc, #32]	; (800a03c <HAL_RCC_ClockConfig+0x2f0>)
 800a01c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800a01e:	4b08      	ldr	r3, [pc, #32]	; (800a040 <HAL_RCC_ClockConfig+0x2f4>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4618      	mov	r0, r3
 800a024:	f7fb f844 	bl	80050b0 <HAL_InitTick>
  
  return HAL_OK;
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3778      	adds	r7, #120	; 0x78
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}
 800a032:	bf00      	nop
 800a034:	40021000 	.word	0x40021000
 800a038:	080107d8 	.word	0x080107d8
 800a03c:	20000038 	.word	0x20000038
 800a040:	200000b4 	.word	0x200000b4

0800a044 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a044:	b480      	push	{r7}
 800a046:	b08b      	sub	sp, #44	; 0x2c
 800a048:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800a04a:	2300      	movs	r3, #0
 800a04c:	61fb      	str	r3, [r7, #28]
 800a04e:	2300      	movs	r3, #0
 800a050:	61bb      	str	r3, [r7, #24]
 800a052:	2300      	movs	r3, #0
 800a054:	627b      	str	r3, [r7, #36]	; 0x24
 800a056:	2300      	movs	r3, #0
 800a058:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800a05a:	2300      	movs	r3, #0
 800a05c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800a05e:	4b29      	ldr	r3, [pc, #164]	; (800a104 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800a064:	69fb      	ldr	r3, [r7, #28]
 800a066:	f003 030c 	and.w	r3, r3, #12
 800a06a:	2b04      	cmp	r3, #4
 800a06c:	d002      	beq.n	800a074 <HAL_RCC_GetSysClockFreq+0x30>
 800a06e:	2b08      	cmp	r3, #8
 800a070:	d003      	beq.n	800a07a <HAL_RCC_GetSysClockFreq+0x36>
 800a072:	e03c      	b.n	800a0ee <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800a074:	4b24      	ldr	r3, [pc, #144]	; (800a108 <HAL_RCC_GetSysClockFreq+0xc4>)
 800a076:	623b      	str	r3, [r7, #32]
      break;
 800a078:	e03c      	b.n	800a0f4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800a07a:	69fb      	ldr	r3, [r7, #28]
 800a07c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800a080:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800a084:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a086:	68ba      	ldr	r2, [r7, #8]
 800a088:	fa92 f2a2 	rbit	r2, r2
 800a08c:	607a      	str	r2, [r7, #4]
  return result;
 800a08e:	687a      	ldr	r2, [r7, #4]
 800a090:	fab2 f282 	clz	r2, r2
 800a094:	b2d2      	uxtb	r2, r2
 800a096:	40d3      	lsrs	r3, r2
 800a098:	4a1c      	ldr	r2, [pc, #112]	; (800a10c <HAL_RCC_GetSysClockFreq+0xc8>)
 800a09a:	5cd3      	ldrb	r3, [r2, r3]
 800a09c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800a09e:	4b19      	ldr	r3, [pc, #100]	; (800a104 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a0a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0a2:	f003 030f 	and.w	r3, r3, #15
 800a0a6:	220f      	movs	r2, #15
 800a0a8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0aa:	693a      	ldr	r2, [r7, #16]
 800a0ac:	fa92 f2a2 	rbit	r2, r2
 800a0b0:	60fa      	str	r2, [r7, #12]
  return result;
 800a0b2:	68fa      	ldr	r2, [r7, #12]
 800a0b4:	fab2 f282 	clz	r2, r2
 800a0b8:	b2d2      	uxtb	r2, r2
 800a0ba:	40d3      	lsrs	r3, r2
 800a0bc:	4a14      	ldr	r2, [pc, #80]	; (800a110 <HAL_RCC_GetSysClockFreq+0xcc>)
 800a0be:	5cd3      	ldrb	r3, [r2, r3]
 800a0c0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800a0c2:	69fb      	ldr	r3, [r7, #28]
 800a0c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d008      	beq.n	800a0de <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800a0cc:	4a0e      	ldr	r2, [pc, #56]	; (800a108 <HAL_RCC_GetSysClockFreq+0xc4>)
 800a0ce:	69bb      	ldr	r3, [r7, #24]
 800a0d0:	fbb2 f2f3 	udiv	r2, r2, r3
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	fb02 f303 	mul.w	r3, r2, r3
 800a0da:	627b      	str	r3, [r7, #36]	; 0x24
 800a0dc:	e004      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	4a0c      	ldr	r2, [pc, #48]	; (800a114 <HAL_RCC_GetSysClockFreq+0xd0>)
 800a0e2:	fb02 f303 	mul.w	r3, r2, r3
 800a0e6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800a0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ea:	623b      	str	r3, [r7, #32]
      break;
 800a0ec:	e002      	b.n	800a0f4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800a0ee:	4b0a      	ldr	r3, [pc, #40]	; (800a118 <HAL_RCC_GetSysClockFreq+0xd4>)
 800a0f0:	623b      	str	r3, [r7, #32]
      break;
 800a0f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a0f4:	6a3b      	ldr	r3, [r7, #32]
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	372c      	adds	r7, #44	; 0x2c
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a100:	4770      	bx	lr
 800a102:	bf00      	nop
 800a104:	40021000 	.word	0x40021000
 800a108:	016e3600 	.word	0x016e3600
 800a10c:	080107f0 	.word	0x080107f0
 800a110:	08010800 	.word	0x08010800
 800a114:	003d0900 	.word	0x003d0900
 800a118:	007a1200 	.word	0x007a1200

0800a11c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a11c:	b480      	push	{r7}
 800a11e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a120:	4b03      	ldr	r3, [pc, #12]	; (800a130 <HAL_RCC_GetHCLKFreq+0x14>)
 800a122:	681b      	ldr	r3, [r3, #0]
}
 800a124:	4618      	mov	r0, r3
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr
 800a12e:	bf00      	nop
 800a130:	20000038 	.word	0x20000038

0800a134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b082      	sub	sp, #8
 800a138:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800a13a:	f7ff ffef 	bl	800a11c <HAL_RCC_GetHCLKFreq>
 800a13e:	4601      	mov	r1, r0
 800a140:	4b0b      	ldr	r3, [pc, #44]	; (800a170 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800a142:	685b      	ldr	r3, [r3, #4]
 800a144:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a148:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800a14c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a14e:	687a      	ldr	r2, [r7, #4]
 800a150:	fa92 f2a2 	rbit	r2, r2
 800a154:	603a      	str	r2, [r7, #0]
  return result;
 800a156:	683a      	ldr	r2, [r7, #0]
 800a158:	fab2 f282 	clz	r2, r2
 800a15c:	b2d2      	uxtb	r2, r2
 800a15e:	40d3      	lsrs	r3, r2
 800a160:	4a04      	ldr	r2, [pc, #16]	; (800a174 <HAL_RCC_GetPCLK1Freq+0x40>)
 800a162:	5cd3      	ldrb	r3, [r2, r3]
 800a164:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800a168:	4618      	mov	r0, r3
 800a16a:	3708      	adds	r7, #8
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}
 800a170:	40021000 	.word	0x40021000
 800a174:	080107e8 	.word	0x080107e8

0800a178 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b082      	sub	sp, #8
 800a17c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800a17e:	f7ff ffcd 	bl	800a11c <HAL_RCC_GetHCLKFreq>
 800a182:	4601      	mov	r1, r0
 800a184:	4b0b      	ldr	r3, [pc, #44]	; (800a1b4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800a18c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800a190:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a192:	687a      	ldr	r2, [r7, #4]
 800a194:	fa92 f2a2 	rbit	r2, r2
 800a198:	603a      	str	r2, [r7, #0]
  return result;
 800a19a:	683a      	ldr	r2, [r7, #0]
 800a19c:	fab2 f282 	clz	r2, r2
 800a1a0:	b2d2      	uxtb	r2, r2
 800a1a2:	40d3      	lsrs	r3, r2
 800a1a4:	4a04      	ldr	r2, [pc, #16]	; (800a1b8 <HAL_RCC_GetPCLK2Freq+0x40>)
 800a1a6:	5cd3      	ldrb	r3, [r2, r3]
 800a1a8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	3708      	adds	r7, #8
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bd80      	pop	{r7, pc}
 800a1b4:	40021000 	.word	0x40021000
 800a1b8:	080107e8 	.word	0x080107e8

0800a1bc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b083      	sub	sp, #12
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	220f      	movs	r2, #15
 800a1ca:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a1cc:	4b12      	ldr	r3, [pc, #72]	; (800a218 <HAL_RCC_GetClockConfig+0x5c>)
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	f003 0203 	and.w	r2, r3, #3
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800a1d8:	4b0f      	ldr	r3, [pc, #60]	; (800a218 <HAL_RCC_GetClockConfig+0x5c>)
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800a1e4:	4b0c      	ldr	r3, [pc, #48]	; (800a218 <HAL_RCC_GetClockConfig+0x5c>)
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a1f0:	4b09      	ldr	r3, [pc, #36]	; (800a218 <HAL_RCC_GetClockConfig+0x5c>)
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	08db      	lsrs	r3, r3, #3
 800a1f6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800a1fe:	4b07      	ldr	r3, [pc, #28]	; (800a21c <HAL_RCC_GetClockConfig+0x60>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f003 0207 	and.w	r2, r3, #7
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	601a      	str	r2, [r3, #0]
}
 800a20a:	bf00      	nop
 800a20c:	370c      	adds	r7, #12
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr
 800a216:	bf00      	nop
 800a218:	40021000 	.word	0x40021000
 800a21c:	40022000 	.word	0x40022000

0800a220 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b092      	sub	sp, #72	; 0x48
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a228:	2300      	movs	r3, #0
 800a22a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800a22c:	2300      	movs	r3, #0
 800a22e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800a230:	2300      	movs	r3, #0
 800a232:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a23e:	2b00      	cmp	r3, #0
 800a240:	f000 80d4 	beq.w	800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a244:	4b4e      	ldr	r3, [pc, #312]	; (800a380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a246:	69db      	ldr	r3, [r3, #28]
 800a248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d10e      	bne.n	800a26e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a250:	4b4b      	ldr	r3, [pc, #300]	; (800a380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a252:	69db      	ldr	r3, [r3, #28]
 800a254:	4a4a      	ldr	r2, [pc, #296]	; (800a380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a256:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a25a:	61d3      	str	r3, [r2, #28]
 800a25c:	4b48      	ldr	r3, [pc, #288]	; (800a380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a25e:	69db      	ldr	r3, [r3, #28]
 800a260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a264:	60bb      	str	r3, [r7, #8]
 800a266:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a268:	2301      	movs	r3, #1
 800a26a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a26e:	4b45      	ldr	r3, [pc, #276]	; (800a384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a276:	2b00      	cmp	r3, #0
 800a278:	d118      	bne.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a27a:	4b42      	ldr	r3, [pc, #264]	; (800a384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a41      	ldr	r2, [pc, #260]	; (800a384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a280:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a284:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a286:	f7fb fd19 	bl	8005cbc <HAL_GetTick>
 800a28a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a28c:	e008      	b.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a28e:	f7fb fd15 	bl	8005cbc <HAL_GetTick>
 800a292:	4602      	mov	r2, r0
 800a294:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a296:	1ad3      	subs	r3, r2, r3
 800a298:	2b64      	cmp	r3, #100	; 0x64
 800a29a:	d901      	bls.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800a29c:	2303      	movs	r3, #3
 800a29e:	e169      	b.n	800a574 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a2a0:	4b38      	ldr	r3, [pc, #224]	; (800a384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d0f0      	beq.n	800a28e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a2ac:	4b34      	ldr	r3, [pc, #208]	; (800a380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a2ae:	6a1b      	ldr	r3, [r3, #32]
 800a2b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a2b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a2b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	f000 8084 	beq.w	800a3c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a2c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d07c      	beq.n	800a3c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a2cc:	4b2c      	ldr	r3, [pc, #176]	; (800a380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a2ce:	6a1b      	ldr	r3, [r3, #32]
 800a2d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a2da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2de:	fa93 f3a3 	rbit	r3, r3
 800a2e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800a2e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a2e6:	fab3 f383 	clz	r3, r3
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	4b26      	ldr	r3, [pc, #152]	; (800a388 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a2f0:	4413      	add	r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	6013      	str	r3, [r2, #0]
 800a2fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a2fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a302:	fa93 f3a3 	rbit	r3, r3
 800a306:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800a308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a30a:	fab3 f383 	clz	r3, r3
 800a30e:	b2db      	uxtb	r3, r3
 800a310:	461a      	mov	r2, r3
 800a312:	4b1d      	ldr	r3, [pc, #116]	; (800a388 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a314:	4413      	add	r3, r2
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	461a      	mov	r2, r3
 800a31a:	2300      	movs	r3, #0
 800a31c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800a31e:	4a18      	ldr	r2, [pc, #96]	; (800a380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a320:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a322:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a324:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a326:	f003 0301 	and.w	r3, r3, #1
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d04b      	beq.n	800a3c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a32e:	f7fb fcc5 	bl	8005cbc <HAL_GetTick>
 800a332:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a334:	e00a      	b.n	800a34c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a336:	f7fb fcc1 	bl	8005cbc <HAL_GetTick>
 800a33a:	4602      	mov	r2, r0
 800a33c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a33e:	1ad3      	subs	r3, r2, r3
 800a340:	f241 3288 	movw	r2, #5000	; 0x1388
 800a344:	4293      	cmp	r3, r2
 800a346:	d901      	bls.n	800a34c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800a348:	2303      	movs	r3, #3
 800a34a:	e113      	b.n	800a574 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800a34c:	2302      	movs	r3, #2
 800a34e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a352:	fa93 f3a3 	rbit	r3, r3
 800a356:	627b      	str	r3, [r7, #36]	; 0x24
 800a358:	2302      	movs	r3, #2
 800a35a:	623b      	str	r3, [r7, #32]
 800a35c:	6a3b      	ldr	r3, [r7, #32]
 800a35e:	fa93 f3a3 	rbit	r3, r3
 800a362:	61fb      	str	r3, [r7, #28]
  return result;
 800a364:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a366:	fab3 f383 	clz	r3, r3
 800a36a:	b2db      	uxtb	r3, r3
 800a36c:	095b      	lsrs	r3, r3, #5
 800a36e:	b2db      	uxtb	r3, r3
 800a370:	f043 0302 	orr.w	r3, r3, #2
 800a374:	b2db      	uxtb	r3, r3
 800a376:	2b02      	cmp	r3, #2
 800a378:	d108      	bne.n	800a38c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800a37a:	4b01      	ldr	r3, [pc, #4]	; (800a380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a37c:	6a1b      	ldr	r3, [r3, #32]
 800a37e:	e00d      	b.n	800a39c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800a380:	40021000 	.word	0x40021000
 800a384:	40007000 	.word	0x40007000
 800a388:	10908100 	.word	0x10908100
 800a38c:	2302      	movs	r3, #2
 800a38e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a390:	69bb      	ldr	r3, [r7, #24]
 800a392:	fa93 f3a3 	rbit	r3, r3
 800a396:	617b      	str	r3, [r7, #20]
 800a398:	4b78      	ldr	r3, [pc, #480]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a39a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a39c:	2202      	movs	r2, #2
 800a39e:	613a      	str	r2, [r7, #16]
 800a3a0:	693a      	ldr	r2, [r7, #16]
 800a3a2:	fa92 f2a2 	rbit	r2, r2
 800a3a6:	60fa      	str	r2, [r7, #12]
  return result;
 800a3a8:	68fa      	ldr	r2, [r7, #12]
 800a3aa:	fab2 f282 	clz	r2, r2
 800a3ae:	b2d2      	uxtb	r2, r2
 800a3b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a3b4:	b2d2      	uxtb	r2, r2
 800a3b6:	f002 021f 	and.w	r2, r2, #31
 800a3ba:	2101      	movs	r1, #1
 800a3bc:	fa01 f202 	lsl.w	r2, r1, r2
 800a3c0:	4013      	ands	r3, r2
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d0b7      	beq.n	800a336 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800a3c6:	4b6d      	ldr	r3, [pc, #436]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a3c8:	6a1b      	ldr	r3, [r3, #32]
 800a3ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	685b      	ldr	r3, [r3, #4]
 800a3d2:	496a      	ldr	r1, [pc, #424]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a3d4:	4313      	orrs	r3, r2
 800a3d6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800a3d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d105      	bne.n	800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a3e0:	4b66      	ldr	r3, [pc, #408]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a3e2:	69db      	ldr	r3, [r3, #28]
 800a3e4:	4a65      	ldr	r2, [pc, #404]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a3e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a3ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f003 0301 	and.w	r3, r3, #1
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d008      	beq.n	800a40a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a3f8:	4b60      	ldr	r3, [pc, #384]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a3fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3fc:	f023 0203 	bic.w	r2, r3, #3
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	689b      	ldr	r3, [r3, #8]
 800a404:	495d      	ldr	r1, [pc, #372]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a406:	4313      	orrs	r3, r2
 800a408:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f003 0302 	and.w	r3, r3, #2
 800a412:	2b00      	cmp	r3, #0
 800a414:	d008      	beq.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a416:	4b59      	ldr	r3, [pc, #356]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a41a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	68db      	ldr	r3, [r3, #12]
 800a422:	4956      	ldr	r1, [pc, #344]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a424:	4313      	orrs	r3, r2
 800a426:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f003 0304 	and.w	r3, r3, #4
 800a430:	2b00      	cmp	r3, #0
 800a432:	d008      	beq.n	800a446 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a434:	4b51      	ldr	r3, [pc, #324]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a438:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	691b      	ldr	r3, [r3, #16]
 800a440:	494e      	ldr	r1, [pc, #312]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a442:	4313      	orrs	r3, r2
 800a444:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f003 0320 	and.w	r3, r3, #32
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d008      	beq.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a452:	4b4a      	ldr	r3, [pc, #296]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a456:	f023 0210 	bic.w	r2, r3, #16
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	69db      	ldr	r3, [r3, #28]
 800a45e:	4947      	ldr	r1, [pc, #284]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a460:	4313      	orrs	r3, r2
 800a462:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d008      	beq.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800a470:	4b42      	ldr	r3, [pc, #264]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a47c:	493f      	ldr	r1, [pc, #252]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a47e:	4313      	orrs	r3, r2
 800a480:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d008      	beq.n	800a4a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a48e:	4b3b      	ldr	r3, [pc, #236]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a492:	f023 0220 	bic.w	r2, r3, #32
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6a1b      	ldr	r3, [r3, #32]
 800a49a:	4938      	ldr	r1, [pc, #224]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a49c:	4313      	orrs	r3, r2
 800a49e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f003 0308 	and.w	r3, r3, #8
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d008      	beq.n	800a4be <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a4ac:	4b33      	ldr	r3, [pc, #204]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a4ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	695b      	ldr	r3, [r3, #20]
 800a4b8:	4930      	ldr	r1, [pc, #192]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f003 0310 	and.w	r3, r3, #16
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d008      	beq.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a4ca:	4b2c      	ldr	r3, [pc, #176]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a4cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	699b      	ldr	r3, [r3, #24]
 800a4d6:	4929      	ldr	r1, [pc, #164]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d008      	beq.n	800a4fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a4e8:	4b24      	ldr	r3, [pc, #144]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4f4:	4921      	ldr	r1, [pc, #132]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a502:	2b00      	cmp	r3, #0
 800a504:	d008      	beq.n	800a518 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a506:	4b1d      	ldr	r3, [pc, #116]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a50a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a512:	491a      	ldr	r1, [pc, #104]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a514:	4313      	orrs	r3, r2
 800a516:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a520:	2b00      	cmp	r3, #0
 800a522:	d008      	beq.n	800a536 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800a524:	4b15      	ldr	r3, [pc, #84]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a528:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a530:	4912      	ldr	r1, [pc, #72]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a532:	4313      	orrs	r3, r2
 800a534:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d008      	beq.n	800a554 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a542:	4b0e      	ldr	r3, [pc, #56]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a546:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a54e:	490b      	ldr	r1, [pc, #44]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a550:	4313      	orrs	r3, r2
 800a552:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d008      	beq.n	800a572 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800a560:	4b06      	ldr	r3, [pc, #24]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a564:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a56c:	4903      	ldr	r1, [pc, #12]	; (800a57c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800a56e:	4313      	orrs	r3, r2
 800a570:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800a572:	2300      	movs	r3, #0
}
 800a574:	4618      	mov	r0, r3
 800a576:	3748      	adds	r7, #72	; 0x48
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	40021000 	.word	0x40021000

0800a580 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b082      	sub	sp, #8
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d101      	bne.n	800a592 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a58e:	2301      	movs	r3, #1
 800a590:	e049      	b.n	800a626 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a598:	b2db      	uxtb	r3, r3
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d106      	bne.n	800a5ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f7fb f8a6 	bl	80056f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2202      	movs	r2, #2
 800a5b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681a      	ldr	r2, [r3, #0]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	3304      	adds	r3, #4
 800a5bc:	4619      	mov	r1, r3
 800a5be:	4610      	mov	r0, r2
 800a5c0:	f000 f9e8 	bl	800a994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2201      	movs	r2, #1
 800a5d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2201      	movs	r2, #1
 800a5e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2201      	movs	r2, #1
 800a600:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2201      	movs	r2, #1
 800a608:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2201      	movs	r2, #1
 800a610:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2201      	movs	r2, #1
 800a618:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2201      	movs	r2, #1
 800a620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a624:	2300      	movs	r3, #0
}
 800a626:	4618      	mov	r0, r3
 800a628:	3708      	adds	r7, #8
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
	...

0800a630 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a630:	b480      	push	{r7}
 800a632:	b085      	sub	sp, #20
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a63e:	b2db      	uxtb	r3, r3
 800a640:	2b01      	cmp	r3, #1
 800a642:	d001      	beq.n	800a648 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a644:	2301      	movs	r3, #1
 800a646:	e04a      	b.n	800a6de <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2202      	movs	r2, #2
 800a64c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	68da      	ldr	r2, [r3, #12]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f042 0201 	orr.w	r2, r2, #1
 800a65e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4a21      	ldr	r2, [pc, #132]	; (800a6ec <HAL_TIM_Base_Start_IT+0xbc>)
 800a666:	4293      	cmp	r3, r2
 800a668:	d018      	beq.n	800a69c <HAL_TIM_Base_Start_IT+0x6c>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a672:	d013      	beq.n	800a69c <HAL_TIM_Base_Start_IT+0x6c>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a1d      	ldr	r2, [pc, #116]	; (800a6f0 <HAL_TIM_Base_Start_IT+0xc0>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d00e      	beq.n	800a69c <HAL_TIM_Base_Start_IT+0x6c>
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	4a1c      	ldr	r2, [pc, #112]	; (800a6f4 <HAL_TIM_Base_Start_IT+0xc4>)
 800a684:	4293      	cmp	r3, r2
 800a686:	d009      	beq.n	800a69c <HAL_TIM_Base_Start_IT+0x6c>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a1a      	ldr	r2, [pc, #104]	; (800a6f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d004      	beq.n	800a69c <HAL_TIM_Base_Start_IT+0x6c>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	4a19      	ldr	r2, [pc, #100]	; (800a6fc <HAL_TIM_Base_Start_IT+0xcc>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d115      	bne.n	800a6c8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	689a      	ldr	r2, [r3, #8]
 800a6a2:	4b17      	ldr	r3, [pc, #92]	; (800a700 <HAL_TIM_Base_Start_IT+0xd0>)
 800a6a4:	4013      	ands	r3, r2
 800a6a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	2b06      	cmp	r3, #6
 800a6ac:	d015      	beq.n	800a6da <HAL_TIM_Base_Start_IT+0xaa>
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6b4:	d011      	beq.n	800a6da <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	681a      	ldr	r2, [r3, #0]
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f042 0201 	orr.w	r2, r2, #1
 800a6c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6c6:	e008      	b.n	800a6da <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f042 0201 	orr.w	r2, r2, #1
 800a6d6:	601a      	str	r2, [r3, #0]
 800a6d8:	e000      	b.n	800a6dc <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a6dc:	2300      	movs	r3, #0
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3714      	adds	r7, #20
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e8:	4770      	bx	lr
 800a6ea:	bf00      	nop
 800a6ec:	40012c00 	.word	0x40012c00
 800a6f0:	40000400 	.word	0x40000400
 800a6f4:	40000800 	.word	0x40000800
 800a6f8:	40013400 	.word	0x40013400
 800a6fc:	40014000 	.word	0x40014000
 800a700:	00010007 	.word	0x00010007

0800a704 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	691b      	ldr	r3, [r3, #16]
 800a712:	f003 0302 	and.w	r3, r3, #2
 800a716:	2b02      	cmp	r3, #2
 800a718:	d122      	bne.n	800a760 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	68db      	ldr	r3, [r3, #12]
 800a720:	f003 0302 	and.w	r3, r3, #2
 800a724:	2b02      	cmp	r3, #2
 800a726:	d11b      	bne.n	800a760 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f06f 0202 	mvn.w	r2, #2
 800a730:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2201      	movs	r2, #1
 800a736:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	699b      	ldr	r3, [r3, #24]
 800a73e:	f003 0303 	and.w	r3, r3, #3
 800a742:	2b00      	cmp	r3, #0
 800a744:	d003      	beq.n	800a74e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 f905 	bl	800a956 <HAL_TIM_IC_CaptureCallback>
 800a74c:	e005      	b.n	800a75a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	f000 f8f7 	bl	800a942 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a754:	6878      	ldr	r0, [r7, #4]
 800a756:	f000 f908 	bl	800a96a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2200      	movs	r2, #0
 800a75e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	691b      	ldr	r3, [r3, #16]
 800a766:	f003 0304 	and.w	r3, r3, #4
 800a76a:	2b04      	cmp	r3, #4
 800a76c:	d122      	bne.n	800a7b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	68db      	ldr	r3, [r3, #12]
 800a774:	f003 0304 	and.w	r3, r3, #4
 800a778:	2b04      	cmp	r3, #4
 800a77a:	d11b      	bne.n	800a7b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f06f 0204 	mvn.w	r2, #4
 800a784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2202      	movs	r2, #2
 800a78a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	699b      	ldr	r3, [r3, #24]
 800a792:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a796:	2b00      	cmp	r3, #0
 800a798:	d003      	beq.n	800a7a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f000 f8db 	bl	800a956 <HAL_TIM_IC_CaptureCallback>
 800a7a0:	e005      	b.n	800a7ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f000 f8cd 	bl	800a942 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 f8de 	bl	800a96a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	691b      	ldr	r3, [r3, #16]
 800a7ba:	f003 0308 	and.w	r3, r3, #8
 800a7be:	2b08      	cmp	r3, #8
 800a7c0:	d122      	bne.n	800a808 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	68db      	ldr	r3, [r3, #12]
 800a7c8:	f003 0308 	and.w	r3, r3, #8
 800a7cc:	2b08      	cmp	r3, #8
 800a7ce:	d11b      	bne.n	800a808 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f06f 0208 	mvn.w	r2, #8
 800a7d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2204      	movs	r2, #4
 800a7de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	69db      	ldr	r3, [r3, #28]
 800a7e6:	f003 0303 	and.w	r3, r3, #3
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d003      	beq.n	800a7f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 f8b1 	bl	800a956 <HAL_TIM_IC_CaptureCallback>
 800a7f4:	e005      	b.n	800a802 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 f8a3 	bl	800a942 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f000 f8b4 	bl	800a96a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2200      	movs	r2, #0
 800a806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	691b      	ldr	r3, [r3, #16]
 800a80e:	f003 0310 	and.w	r3, r3, #16
 800a812:	2b10      	cmp	r3, #16
 800a814:	d122      	bne.n	800a85c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	68db      	ldr	r3, [r3, #12]
 800a81c:	f003 0310 	and.w	r3, r3, #16
 800a820:	2b10      	cmp	r3, #16
 800a822:	d11b      	bne.n	800a85c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f06f 0210 	mvn.w	r2, #16
 800a82c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2208      	movs	r2, #8
 800a832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	69db      	ldr	r3, [r3, #28]
 800a83a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d003      	beq.n	800a84a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f000 f887 	bl	800a956 <HAL_TIM_IC_CaptureCallback>
 800a848:	e005      	b.n	800a856 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 f879 	bl	800a942 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f000 f88a 	bl	800a96a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2200      	movs	r2, #0
 800a85a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	691b      	ldr	r3, [r3, #16]
 800a862:	f003 0301 	and.w	r3, r3, #1
 800a866:	2b01      	cmp	r3, #1
 800a868:	d10e      	bne.n	800a888 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	68db      	ldr	r3, [r3, #12]
 800a870:	f003 0301 	and.w	r3, r3, #1
 800a874:	2b01      	cmp	r3, #1
 800a876:	d107      	bne.n	800a888 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	f06f 0201 	mvn.w	r2, #1
 800a880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f7f9 fcc6 	bl	8004214 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	691b      	ldr	r3, [r3, #16]
 800a88e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a892:	2b80      	cmp	r3, #128	; 0x80
 800a894:	d10e      	bne.n	800a8b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	68db      	ldr	r3, [r3, #12]
 800a89c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8a0:	2b80      	cmp	r3, #128	; 0x80
 800a8a2:	d107      	bne.n	800a8b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a8ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f000 f98a 	bl	800abc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	691b      	ldr	r3, [r3, #16]
 800a8ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a8c2:	d10e      	bne.n	800a8e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	68db      	ldr	r3, [r3, #12]
 800a8ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8ce:	2b80      	cmp	r3, #128	; 0x80
 800a8d0:	d107      	bne.n	800a8e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a8da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f000 f97d 	bl	800abdc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	691b      	ldr	r3, [r3, #16]
 800a8e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8ec:	2b40      	cmp	r3, #64	; 0x40
 800a8ee:	d10e      	bne.n	800a90e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	68db      	ldr	r3, [r3, #12]
 800a8f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8fa:	2b40      	cmp	r3, #64	; 0x40
 800a8fc:	d107      	bne.n	800a90e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a906:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f000 f838 	bl	800a97e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	691b      	ldr	r3, [r3, #16]
 800a914:	f003 0320 	and.w	r3, r3, #32
 800a918:	2b20      	cmp	r3, #32
 800a91a:	d10e      	bne.n	800a93a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	68db      	ldr	r3, [r3, #12]
 800a922:	f003 0320 	and.w	r3, r3, #32
 800a926:	2b20      	cmp	r3, #32
 800a928:	d107      	bne.n	800a93a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f06f 0220 	mvn.w	r2, #32
 800a932:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 f93d 	bl	800abb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a93a:	bf00      	nop
 800a93c:	3708      	adds	r7, #8
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}

0800a942 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a942:	b480      	push	{r7}
 800a944:	b083      	sub	sp, #12
 800a946:	af00      	add	r7, sp, #0
 800a948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a94a:	bf00      	nop
 800a94c:	370c      	adds	r7, #12
 800a94e:	46bd      	mov	sp, r7
 800a950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a954:	4770      	bx	lr

0800a956 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a956:	b480      	push	{r7}
 800a958:	b083      	sub	sp, #12
 800a95a:	af00      	add	r7, sp, #0
 800a95c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a95e:	bf00      	nop
 800a960:	370c      	adds	r7, #12
 800a962:	46bd      	mov	sp, r7
 800a964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a968:	4770      	bx	lr

0800a96a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a96a:	b480      	push	{r7}
 800a96c:	b083      	sub	sp, #12
 800a96e:	af00      	add	r7, sp, #0
 800a970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a972:	bf00      	nop
 800a974:	370c      	adds	r7, #12
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr

0800a97e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a97e:	b480      	push	{r7}
 800a980:	b083      	sub	sp, #12
 800a982:	af00      	add	r7, sp, #0
 800a984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a986:	bf00      	nop
 800a988:	370c      	adds	r7, #12
 800a98a:	46bd      	mov	sp, r7
 800a98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a990:	4770      	bx	lr
	...

0800a994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a994:	b480      	push	{r7}
 800a996:	b085      	sub	sp, #20
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
 800a99c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	4a3c      	ldr	r2, [pc, #240]	; (800aa98 <TIM_Base_SetConfig+0x104>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d00f      	beq.n	800a9cc <TIM_Base_SetConfig+0x38>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9b2:	d00b      	beq.n	800a9cc <TIM_Base_SetConfig+0x38>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	4a39      	ldr	r2, [pc, #228]	; (800aa9c <TIM_Base_SetConfig+0x108>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d007      	beq.n	800a9cc <TIM_Base_SetConfig+0x38>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	4a38      	ldr	r2, [pc, #224]	; (800aaa0 <TIM_Base_SetConfig+0x10c>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d003      	beq.n	800a9cc <TIM_Base_SetConfig+0x38>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	4a37      	ldr	r2, [pc, #220]	; (800aaa4 <TIM_Base_SetConfig+0x110>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d108      	bne.n	800a9de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	68fa      	ldr	r2, [r7, #12]
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	4a2d      	ldr	r2, [pc, #180]	; (800aa98 <TIM_Base_SetConfig+0x104>)
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d01b      	beq.n	800aa1e <TIM_Base_SetConfig+0x8a>
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9ec:	d017      	beq.n	800aa1e <TIM_Base_SetConfig+0x8a>
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	4a2a      	ldr	r2, [pc, #168]	; (800aa9c <TIM_Base_SetConfig+0x108>)
 800a9f2:	4293      	cmp	r3, r2
 800a9f4:	d013      	beq.n	800aa1e <TIM_Base_SetConfig+0x8a>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	4a29      	ldr	r2, [pc, #164]	; (800aaa0 <TIM_Base_SetConfig+0x10c>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d00f      	beq.n	800aa1e <TIM_Base_SetConfig+0x8a>
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	4a28      	ldr	r2, [pc, #160]	; (800aaa4 <TIM_Base_SetConfig+0x110>)
 800aa02:	4293      	cmp	r3, r2
 800aa04:	d00b      	beq.n	800aa1e <TIM_Base_SetConfig+0x8a>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	4a27      	ldr	r2, [pc, #156]	; (800aaa8 <TIM_Base_SetConfig+0x114>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d007      	beq.n	800aa1e <TIM_Base_SetConfig+0x8a>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	4a26      	ldr	r2, [pc, #152]	; (800aaac <TIM_Base_SetConfig+0x118>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d003      	beq.n	800aa1e <TIM_Base_SetConfig+0x8a>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	4a25      	ldr	r2, [pc, #148]	; (800aab0 <TIM_Base_SetConfig+0x11c>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d108      	bne.n	800aa30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	68db      	ldr	r3, [r3, #12]
 800aa2a:	68fa      	ldr	r2, [r7, #12]
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	695b      	ldr	r3, [r3, #20]
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	68fa      	ldr	r2, [r7, #12]
 800aa42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	689a      	ldr	r2, [r3, #8]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	681a      	ldr	r2, [r3, #0]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	4a10      	ldr	r2, [pc, #64]	; (800aa98 <TIM_Base_SetConfig+0x104>)
 800aa58:	4293      	cmp	r3, r2
 800aa5a:	d00f      	beq.n	800aa7c <TIM_Base_SetConfig+0xe8>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	4a11      	ldr	r2, [pc, #68]	; (800aaa4 <TIM_Base_SetConfig+0x110>)
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d00b      	beq.n	800aa7c <TIM_Base_SetConfig+0xe8>
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	4a10      	ldr	r2, [pc, #64]	; (800aaa8 <TIM_Base_SetConfig+0x114>)
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	d007      	beq.n	800aa7c <TIM_Base_SetConfig+0xe8>
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	4a0f      	ldr	r2, [pc, #60]	; (800aaac <TIM_Base_SetConfig+0x118>)
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d003      	beq.n	800aa7c <TIM_Base_SetConfig+0xe8>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	4a0e      	ldr	r2, [pc, #56]	; (800aab0 <TIM_Base_SetConfig+0x11c>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d103      	bne.n	800aa84 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	691a      	ldr	r2, [r3, #16]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2201      	movs	r2, #1
 800aa88:	615a      	str	r2, [r3, #20]
}
 800aa8a:	bf00      	nop
 800aa8c:	3714      	adds	r7, #20
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa94:	4770      	bx	lr
 800aa96:	bf00      	nop
 800aa98:	40012c00 	.word	0x40012c00
 800aa9c:	40000400 	.word	0x40000400
 800aaa0:	40000800 	.word	0x40000800
 800aaa4:	40013400 	.word	0x40013400
 800aaa8:	40014000 	.word	0x40014000
 800aaac:	40014400 	.word	0x40014400
 800aab0:	40014800 	.word	0x40014800

0800aab4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b085      	sub	sp, #20
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d101      	bne.n	800aacc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aac8:	2302      	movs	r3, #2
 800aaca:	e063      	b.n	800ab94 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2201      	movs	r2, #1
 800aad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2202      	movs	r2, #2
 800aad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	685b      	ldr	r3, [r3, #4]
 800aae2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	689b      	ldr	r3, [r3, #8]
 800aaea:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4a2b      	ldr	r2, [pc, #172]	; (800aba0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	d004      	beq.n	800ab00 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	4a2a      	ldr	r2, [pc, #168]	; (800aba4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d108      	bne.n	800ab12 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ab06:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	68fa      	ldr	r2, [r7, #12]
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab18:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	68fa      	ldr	r2, [r7, #12]
 800ab20:	4313      	orrs	r3, r2
 800ab22:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	68fa      	ldr	r2, [r7, #12]
 800ab2a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a1b      	ldr	r2, [pc, #108]	; (800aba0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d018      	beq.n	800ab68 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab3e:	d013      	beq.n	800ab68 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4a18      	ldr	r2, [pc, #96]	; (800aba8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d00e      	beq.n	800ab68 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4a17      	ldr	r2, [pc, #92]	; (800abac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d009      	beq.n	800ab68 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a12      	ldr	r2, [pc, #72]	; (800aba4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d004      	beq.n	800ab68 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4a13      	ldr	r2, [pc, #76]	; (800abb0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d10c      	bne.n	800ab82 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab6e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	689b      	ldr	r3, [r3, #8]
 800ab74:	68ba      	ldr	r2, [r7, #8]
 800ab76:	4313      	orrs	r3, r2
 800ab78:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	68ba      	ldr	r2, [r7, #8]
 800ab80:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2201      	movs	r2, #1
 800ab86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ab92:	2300      	movs	r3, #0
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3714      	adds	r7, #20
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9e:	4770      	bx	lr
 800aba0:	40012c00 	.word	0x40012c00
 800aba4:	40013400 	.word	0x40013400
 800aba8:	40000400 	.word	0x40000400
 800abac:	40000800 	.word	0x40000800
 800abb0:	40014000 	.word	0x40014000

0800abb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b083      	sub	sp, #12
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800abbc:	bf00      	nop
 800abbe:	370c      	adds	r7, #12
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr

0800abc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800abc8:	b480      	push	{r7}
 800abca:	b083      	sub	sp, #12
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800abd0:	bf00      	nop
 800abd2:	370c      	adds	r7, #12
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr

0800abdc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800abdc:	b480      	push	{r7}
 800abde:	b083      	sub	sp, #12
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800abe4:	bf00      	nop
 800abe6:	370c      	adds	r7, #12
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr

0800abf0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d101      	bne.n	800ac02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800abfe:	2301      	movs	r3, #1
 800ac00:	e040      	b.n	800ac84 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d106      	bne.n	800ac18 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f7fa fe54 	bl	80058c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2224      	movs	r2, #36	; 0x24
 800ac1c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	681a      	ldr	r2, [r3, #0]
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f022 0201 	bic.w	r2, r2, #1
 800ac2c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f000 fdf2 	bl	800b818 <UART_SetConfig>
 800ac34:	4603      	mov	r3, r0
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	d101      	bne.n	800ac3e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	e022      	b.n	800ac84 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d002      	beq.n	800ac4c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f000 ffba 	bl	800bbc0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	685a      	ldr	r2, [r3, #4]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ac5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	689a      	ldr	r2, [r3, #8]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ac6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	681a      	ldr	r2, [r3, #0]
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f042 0201 	orr.w	r2, r2, #1
 800ac7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f001 f841 	bl	800bd04 <UART_CheckIdleState>
 800ac82:	4603      	mov	r3, r0
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3708      	adds	r7, #8
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b08b      	sub	sp, #44	; 0x2c
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	60f8      	str	r0, [r7, #12]
 800ac94:	60b9      	str	r1, [r7, #8]
 800ac96:	4613      	mov	r3, r2
 800ac98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac9e:	2b20      	cmp	r3, #32
 800aca0:	d147      	bne.n	800ad32 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d002      	beq.n	800acae <HAL_UART_Transmit_IT+0x22>
 800aca8:	88fb      	ldrh	r3, [r7, #6]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d101      	bne.n	800acb2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800acae:	2301      	movs	r3, #1
 800acb0:	e040      	b.n	800ad34 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	68ba      	ldr	r2, [r7, #8]
 800acb6:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	88fa      	ldrh	r2, [r7, #6]
 800acbc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	88fa      	ldrh	r2, [r7, #6]
 800acc4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	2200      	movs	r2, #0
 800accc:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2200      	movs	r2, #0
 800acd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	2221      	movs	r2, #33	; 0x21
 800acda:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	689b      	ldr	r3, [r3, #8]
 800ace0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ace4:	d107      	bne.n	800acf6 <HAL_UART_Transmit_IT+0x6a>
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	691b      	ldr	r3, [r3, #16]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d103      	bne.n	800acf6 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	4a13      	ldr	r2, [pc, #76]	; (800ad40 <HAL_UART_Transmit_IT+0xb4>)
 800acf2:	66da      	str	r2, [r3, #108]	; 0x6c
 800acf4:	e002      	b.n	800acfc <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	4a12      	ldr	r2, [pc, #72]	; (800ad44 <HAL_UART_Transmit_IT+0xb8>)
 800acfa:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	e853 3f00 	ldrex	r3, [r3]
 800ad08:	613b      	str	r3, [r7, #16]
   return(result);
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad10:	627b      	str	r3, [r7, #36]	; 0x24
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	461a      	mov	r2, r3
 800ad18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad1a:	623b      	str	r3, [r7, #32]
 800ad1c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad1e:	69f9      	ldr	r1, [r7, #28]
 800ad20:	6a3a      	ldr	r2, [r7, #32]
 800ad22:	e841 2300 	strex	r3, r2, [r1]
 800ad26:	61bb      	str	r3, [r7, #24]
   return(result);
 800ad28:	69bb      	ldr	r3, [r7, #24]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d1e6      	bne.n	800acfc <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	e000      	b.n	800ad34 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800ad32:	2302      	movs	r3, #2
  }
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	372c      	adds	r7, #44	; 0x2c
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr
 800ad40:	0800c6cb 	.word	0x0800c6cb
 800ad44:	0800c613 	.word	0x0800c613

0800ad48 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b08a      	sub	sp, #40	; 0x28
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	60f8      	str	r0, [r7, #12]
 800ad50:	60b9      	str	r1, [r7, #8]
 800ad52:	4613      	mov	r3, r2
 800ad54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad5c:	2b20      	cmp	r3, #32
 800ad5e:	d132      	bne.n	800adc6 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d002      	beq.n	800ad6c <HAL_UART_Receive_IT+0x24>
 800ad66:	88fb      	ldrh	r3, [r7, #6]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d101      	bne.n	800ad70 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	e02b      	b.n	800adc8 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	2200      	movs	r2, #0
 800ad74:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d018      	beq.n	800adb6 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	e853 3f00 	ldrex	r3, [r3]
 800ad90:	613b      	str	r3, [r7, #16]
   return(result);
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ad98:	627b      	str	r3, [r7, #36]	; 0x24
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	461a      	mov	r2, r3
 800ada0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada2:	623b      	str	r3, [r7, #32]
 800ada4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ada6:	69f9      	ldr	r1, [r7, #28]
 800ada8:	6a3a      	ldr	r2, [r7, #32]
 800adaa:	e841 2300 	strex	r3, r2, [r1]
 800adae:	61bb      	str	r3, [r7, #24]
   return(result);
 800adb0:	69bb      	ldr	r3, [r7, #24]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d1e6      	bne.n	800ad84 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800adb6:	88fb      	ldrh	r3, [r7, #6]
 800adb8:	461a      	mov	r2, r3
 800adba:	68b9      	ldr	r1, [r7, #8]
 800adbc:	68f8      	ldr	r0, [r7, #12]
 800adbe:	f001 f8b1 	bl	800bf24 <UART_Start_Receive_IT>
 800adc2:	4603      	mov	r3, r0
 800adc4:	e000      	b.n	800adc8 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800adc6:	2302      	movs	r3, #2
  }
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3728      	adds	r7, #40	; 0x28
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}

0800add0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b08a      	sub	sp, #40	; 0x28
 800add4:	af00      	add	r7, sp, #0
 800add6:	60f8      	str	r0, [r7, #12]
 800add8:	60b9      	str	r1, [r7, #8]
 800adda:	4613      	mov	r3, r2
 800addc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ade2:	2b20      	cmp	r3, #32
 800ade4:	d165      	bne.n	800aeb2 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d002      	beq.n	800adf2 <HAL_UART_Transmit_DMA+0x22>
 800adec:	88fb      	ldrh	r3, [r7, #6]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d101      	bne.n	800adf6 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800adf2:	2301      	movs	r3, #1
 800adf4:	e05e      	b.n	800aeb4 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	68ba      	ldr	r2, [r7, #8]
 800adfa:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	88fa      	ldrh	r2, [r7, #6]
 800ae00:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	88fa      	ldrh	r2, [r7, #6]
 800ae08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2221      	movs	r2, #33	; 0x21
 800ae18:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d027      	beq.n	800ae72 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae26:	4a25      	ldr	r2, [pc, #148]	; (800aebc <HAL_UART_Transmit_DMA+0xec>)
 800ae28:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae2e:	4a24      	ldr	r2, [pc, #144]	; (800aec0 <HAL_UART_Transmit_DMA+0xf0>)
 800ae30:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae36:	4a23      	ldr	r2, [pc, #140]	; (800aec4 <HAL_UART_Transmit_DMA+0xf4>)
 800ae38:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae3e:	2200      	movs	r2, #0
 800ae40:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae4a:	4619      	mov	r1, r3
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	3328      	adds	r3, #40	; 0x28
 800ae52:	461a      	mov	r2, r3
 800ae54:	88fb      	ldrh	r3, [r7, #6]
 800ae56:	f7fb f88a 	bl	8005f6e <HAL_DMA_Start_IT>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d008      	beq.n	800ae72 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	2210      	movs	r2, #16
 800ae64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	2220      	movs	r2, #32
 800ae6c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 800ae6e:	2301      	movs	r3, #1
 800ae70:	e020      	b.n	800aeb4 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	2240      	movs	r2, #64	; 0x40
 800ae78:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	3308      	adds	r3, #8
 800ae80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	e853 3f00 	ldrex	r3, [r3]
 800ae88:	613b      	str	r3, [r7, #16]
   return(result);
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae90:	627b      	str	r3, [r7, #36]	; 0x24
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	3308      	adds	r3, #8
 800ae98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae9a:	623a      	str	r2, [r7, #32]
 800ae9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae9e:	69f9      	ldr	r1, [r7, #28]
 800aea0:	6a3a      	ldr	r2, [r7, #32]
 800aea2:	e841 2300 	strex	r3, r2, [r1]
 800aea6:	61bb      	str	r3, [r7, #24]
   return(result);
 800aea8:	69bb      	ldr	r3, [r7, #24]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d1e5      	bne.n	800ae7a <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	e000      	b.n	800aeb4 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800aeb2:	2302      	movs	r3, #2
  }
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3728      	adds	r7, #40	; 0x28
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}
 800aebc:	0800c2e1 	.word	0x0800c2e1
 800aec0:	0800c375 	.word	0x0800c375
 800aec4:	0800c4f5 	.word	0x0800c4f5

0800aec8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b08a      	sub	sp, #40	; 0x28
 800aecc:	af00      	add	r7, sp, #0
 800aece:	60f8      	str	r0, [r7, #12]
 800aed0:	60b9      	str	r1, [r7, #8]
 800aed2:	4613      	mov	r3, r2
 800aed4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aedc:	2b20      	cmp	r3, #32
 800aede:	d132      	bne.n	800af46 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d002      	beq.n	800aeec <HAL_UART_Receive_DMA+0x24>
 800aee6:	88fb      	ldrh	r3, [r7, #6]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d101      	bne.n	800aef0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800aeec:	2301      	movs	r3, #1
 800aeee:	e02b      	b.n	800af48 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2200      	movs	r2, #0
 800aef4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800af00:	2b00      	cmp	r3, #0
 800af02:	d018      	beq.n	800af36 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	e853 3f00 	ldrex	r3, [r3]
 800af10:	613b      	str	r3, [r7, #16]
   return(result);
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800af18:	627b      	str	r3, [r7, #36]	; 0x24
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	461a      	mov	r2, r3
 800af20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af22:	623b      	str	r3, [r7, #32]
 800af24:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af26:	69f9      	ldr	r1, [r7, #28]
 800af28:	6a3a      	ldr	r2, [r7, #32]
 800af2a:	e841 2300 	strex	r3, r2, [r1]
 800af2e:	61bb      	str	r3, [r7, #24]
   return(result);
 800af30:	69bb      	ldr	r3, [r7, #24]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d1e6      	bne.n	800af04 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800af36:	88fb      	ldrh	r3, [r7, #6]
 800af38:	461a      	mov	r2, r3
 800af3a:	68b9      	ldr	r1, [r7, #8]
 800af3c:	68f8      	ldr	r0, [r7, #12]
 800af3e:	f001 f8a5 	bl	800c08c <UART_Start_Receive_DMA>
 800af42:	4603      	mov	r3, r0
 800af44:	e000      	b.n	800af48 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800af46:	2302      	movs	r3, #2
  }
}
 800af48:	4618      	mov	r0, r3
 800af4a:	3728      	adds	r7, #40	; 0x28
 800af4c:	46bd      	mov	sp, r7
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b08e      	sub	sp, #56	; 0x38
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af5e:	6a3b      	ldr	r3, [r7, #32]
 800af60:	e853 3f00 	ldrex	r3, [r3]
 800af64:	61fb      	str	r3, [r7, #28]
   return(result);
 800af66:	69fb      	ldr	r3, [r7, #28]
 800af68:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800af6c:	637b      	str	r3, [r7, #52]	; 0x34
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	461a      	mov	r2, r3
 800af74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af76:	62fb      	str	r3, [r7, #44]	; 0x2c
 800af78:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800af7e:	e841 2300 	strex	r3, r2, [r1]
 800af82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800af84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af86:	2b00      	cmp	r3, #0
 800af88:	d1e6      	bne.n	800af58 <HAL_UART_AbortTransmit_IT+0x8>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	689b      	ldr	r3, [r3, #8]
 800af90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af94:	2b80      	cmp	r3, #128	; 0x80
 800af96:	d13f      	bne.n	800b018 <HAL_UART_AbortTransmit_IT+0xc8>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	3308      	adds	r3, #8
 800af9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	e853 3f00 	ldrex	r3, [r3]
 800afa6:	60bb      	str	r3, [r7, #8]
   return(result);
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800afae:	633b      	str	r3, [r7, #48]	; 0x30
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	3308      	adds	r3, #8
 800afb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afb8:	61ba      	str	r2, [r7, #24]
 800afba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afbc:	6979      	ldr	r1, [r7, #20]
 800afbe:	69ba      	ldr	r2, [r7, #24]
 800afc0:	e841 2300 	strex	r3, r2, [r1]
 800afc4:	613b      	str	r3, [r7, #16]
   return(result);
 800afc6:	693b      	ldr	r3, [r7, #16]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d1e5      	bne.n	800af98 <HAL_UART_AbortTransmit_IT+0x48>

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d013      	beq.n	800affc <HAL_UART_AbortTransmit_IT+0xac>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afd8:	4a18      	ldr	r2, [pc, #96]	; (800b03c <HAL_UART_AbortTransmit_IT+0xec>)
 800afda:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800afe0:	4618      	mov	r0, r3
 800afe2:	f7fb f85c 	bl	800609e <HAL_DMA_Abort_IT>
 800afe6:	4603      	mov	r3, r0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d022      	beq.n	800b032 <HAL_UART_AbortTransmit_IT+0xe2>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aff2:	687a      	ldr	r2, [r7, #4]
 800aff4:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800aff6:	4610      	mov	r0, r2
 800aff8:	4798      	blx	r3
 800affa:	e01a      	b.n	800b032 <HAL_UART_AbortTransmit_IT+0xe2>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2200      	movs	r2, #0
 800b000:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2200      	movs	r2, #0
 800b008:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2220      	movs	r2, #32
 800b00e:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 fbe1 	bl	800b7d8 <HAL_UART_AbortTransmitCpltCallback>
 800b016:	e00c      	b.n	800b032 <HAL_UART_AbortTransmit_IT+0xe2>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2200      	movs	r2, #0
 800b01c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2200      	movs	r2, #0
 800b024:	66da      	str	r2, [r3, #108]	; 0x6c


    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2220      	movs	r2, #32
 800b02a:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 fbd3 	bl	800b7d8 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800b032:	2300      	movs	r3, #0
}
 800b034:	4618      	mov	r0, r3
 800b036:	3738      	adds	r7, #56	; 0x38
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}
 800b03c:	0800c59f 	.word	0x0800c59f

0800b040 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b09a      	sub	sp, #104	; 0x68
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b04e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b050:	e853 3f00 	ldrex	r3, [r3]
 800b054:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800b056:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b058:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b05c:	667b      	str	r3, [r7, #100]	; 0x64
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	461a      	mov	r2, r3
 800b064:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b066:	657b      	str	r3, [r7, #84]	; 0x54
 800b068:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b06a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b06c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b06e:	e841 2300 	strex	r3, r2, [r1]
 800b072:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b074:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b076:	2b00      	cmp	r3, #0
 800b078:	d1e6      	bne.n	800b048 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	3308      	adds	r3, #8
 800b080:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b082:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b084:	e853 3f00 	ldrex	r3, [r3]
 800b088:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b08a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b08c:	f023 0301 	bic.w	r3, r3, #1
 800b090:	663b      	str	r3, [r7, #96]	; 0x60
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	3308      	adds	r3, #8
 800b098:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b09a:	643a      	str	r2, [r7, #64]	; 0x40
 800b09c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b09e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b0a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b0a2:	e841 2300 	strex	r3, r2, [r1]
 800b0a6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d1e5      	bne.n	800b07a <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0b2:	2b01      	cmp	r3, #1
 800b0b4:	d118      	bne.n	800b0e8 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0bc:	6a3b      	ldr	r3, [r7, #32]
 800b0be:	e853 3f00 	ldrex	r3, [r3]
 800b0c2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b0c4:	69fb      	ldr	r3, [r7, #28]
 800b0c6:	f023 0310 	bic.w	r3, r3, #16
 800b0ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b0d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b0d6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b0da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b0dc:	e841 2300 	strex	r3, r2, [r1]
 800b0e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b0e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d1e6      	bne.n	800b0b6 <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0f2:	2b40      	cmp	r3, #64	; 0x40
 800b0f4:	d14f      	bne.n	800b196 <HAL_UART_AbortReceive_IT+0x156>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	3308      	adds	r3, #8
 800b0fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	e853 3f00 	ldrex	r3, [r3]
 800b104:	60bb      	str	r3, [r7, #8]
   return(result);
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b10c:	65bb      	str	r3, [r7, #88]	; 0x58
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	3308      	adds	r3, #8
 800b114:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b116:	61ba      	str	r2, [r7, #24]
 800b118:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b11a:	6979      	ldr	r1, [r7, #20]
 800b11c:	69ba      	ldr	r2, [r7, #24]
 800b11e:	e841 2300 	strex	r3, r2, [r1]
 800b122:	613b      	str	r3, [r7, #16]
   return(result);
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d1e5      	bne.n	800b0f6 <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d013      	beq.n	800b15a <HAL_UART_AbortReceive_IT+0x11a>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b136:	4a25      	ldr	r2, [pc, #148]	; (800b1cc <HAL_UART_AbortReceive_IT+0x18c>)
 800b138:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b13e:	4618      	mov	r0, r3
 800b140:	f7fa ffad 	bl	800609e <HAL_DMA_Abort_IT>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	d03a      	beq.n	800b1c0 <HAL_UART_AbortReceive_IT+0x180>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b14e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800b154:	4610      	mov	r0, r2
 800b156:	4798      	blx	r3
 800b158:	e032      	b.n	800b1c0 <HAL_UART_AbortReceive_IT+0x180>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2200      	movs	r2, #0
 800b15e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2200      	movs	r2, #0
 800b166:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	220f      	movs	r2, #15
 800b16e:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	699a      	ldr	r2, [r3, #24]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f042 0208 	orr.w	r2, r2, #8
 800b17e:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2220      	movs	r2, #32
 800b184:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2200      	movs	r2, #0
 800b18c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 fb2c 	bl	800b7ec <HAL_UART_AbortReceiveCpltCallback>
 800b194:	e014      	b.n	800b1c0 <HAL_UART_AbortReceive_IT+0x180>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2200      	movs	r2, #0
 800b19a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	220f      	movs	r2, #15
 800b1aa:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2220      	movs	r2, #32
 800b1b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	f000 fb16 	bl	800b7ec <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800b1c0:	2300      	movs	r3, #0
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3768      	adds	r7, #104	; 0x68
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}
 800b1ca:	bf00      	nop
 800b1cc:	0800c5c9 	.word	0x0800c5c9

0800b1d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b0ba      	sub	sp, #232	; 0xe8
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	69db      	ldr	r3, [r3, #28]
 800b1de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b1f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800b1fa:	f640 030f 	movw	r3, #2063	; 0x80f
 800b1fe:	4013      	ands	r3, r2
 800b200:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800b204:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d115      	bne.n	800b238 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800b20c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b210:	f003 0320 	and.w	r3, r3, #32
 800b214:	2b00      	cmp	r3, #0
 800b216:	d00f      	beq.n	800b238 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b21c:	f003 0320 	and.w	r3, r3, #32
 800b220:	2b00      	cmp	r3, #0
 800b222:	d009      	beq.n	800b238 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b228:	2b00      	cmp	r3, #0
 800b22a:	f000 82ab 	beq.w	800b784 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b232:	6878      	ldr	r0, [r7, #4]
 800b234:	4798      	blx	r3
      }
      return;
 800b236:	e2a5      	b.n	800b784 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b238:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	f000 8117 	beq.w	800b470 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800b242:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b246:	f003 0301 	and.w	r3, r3, #1
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d106      	bne.n	800b25c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800b24e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800b252:	4b85      	ldr	r3, [pc, #532]	; (800b468 <HAL_UART_IRQHandler+0x298>)
 800b254:	4013      	ands	r3, r2
 800b256:	2b00      	cmp	r3, #0
 800b258:	f000 810a 	beq.w	800b470 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b25c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b260:	f003 0301 	and.w	r3, r3, #1
 800b264:	2b00      	cmp	r3, #0
 800b266:	d011      	beq.n	800b28c <HAL_UART_IRQHandler+0xbc>
 800b268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b26c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b270:	2b00      	cmp	r3, #0
 800b272:	d00b      	beq.n	800b28c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	2201      	movs	r2, #1
 800b27a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b282:	f043 0201 	orr.w	r2, r3, #1
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b28c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b290:	f003 0302 	and.w	r3, r3, #2
 800b294:	2b00      	cmp	r3, #0
 800b296:	d011      	beq.n	800b2bc <HAL_UART_IRQHandler+0xec>
 800b298:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b29c:	f003 0301 	and.w	r3, r3, #1
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d00b      	beq.n	800b2bc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	2202      	movs	r2, #2
 800b2aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b2b2:	f043 0204 	orr.w	r2, r3, #4
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b2bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2c0:	f003 0304 	and.w	r3, r3, #4
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d011      	beq.n	800b2ec <HAL_UART_IRQHandler+0x11c>
 800b2c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b2cc:	f003 0301 	and.w	r3, r3, #1
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d00b      	beq.n	800b2ec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	2204      	movs	r2, #4
 800b2da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b2e2:	f043 0202 	orr.w	r2, r3, #2
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b2ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2f0:	f003 0308 	and.w	r3, r3, #8
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d017      	beq.n	800b328 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b2f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b2fc:	f003 0320 	and.w	r3, r3, #32
 800b300:	2b00      	cmp	r3, #0
 800b302:	d105      	bne.n	800b310 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800b304:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b308:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d00b      	beq.n	800b328 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	2208      	movs	r2, #8
 800b316:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b31e:	f043 0208 	orr.w	r2, r3, #8
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b32c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b330:	2b00      	cmp	r3, #0
 800b332:	d012      	beq.n	800b35a <HAL_UART_IRQHandler+0x18a>
 800b334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b338:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d00c      	beq.n	800b35a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b348:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b350:	f043 0220 	orr.w	r2, r3, #32
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b360:	2b00      	cmp	r3, #0
 800b362:	f000 8211 	beq.w	800b788 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800b366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b36a:	f003 0320 	and.w	r3, r3, #32
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d00d      	beq.n	800b38e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b372:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b376:	f003 0320 	and.w	r3, r3, #32
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d007      	beq.n	800b38e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b382:	2b00      	cmp	r3, #0
 800b384:	d003      	beq.n	800b38e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b394:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	689b      	ldr	r3, [r3, #8]
 800b39e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3a2:	2b40      	cmp	r3, #64	; 0x40
 800b3a4:	d005      	beq.n	800b3b2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b3a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b3aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d04f      	beq.n	800b452 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 ff30 	bl	800c218 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	689b      	ldr	r3, [r3, #8]
 800b3be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3c2:	2b40      	cmp	r3, #64	; 0x40
 800b3c4:	d141      	bne.n	800b44a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	3308      	adds	r3, #8
 800b3cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b3d4:	e853 3f00 	ldrex	r3, [r3]
 800b3d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b3dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b3e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b3e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	3308      	adds	r3, #8
 800b3ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b3f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b3f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b3fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b402:	e841 2300 	strex	r3, r2, [r1]
 800b406:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b40a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d1d9      	bne.n	800b3c6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b416:	2b00      	cmp	r3, #0
 800b418:	d013      	beq.n	800b442 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b41e:	4a13      	ldr	r2, [pc, #76]	; (800b46c <HAL_UART_IRQHandler+0x29c>)
 800b420:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b426:	4618      	mov	r0, r3
 800b428:	f7fa fe39 	bl	800609e <HAL_DMA_Abort_IT>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d017      	beq.n	800b462 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b438:	687a      	ldr	r2, [r7, #4]
 800b43a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800b43c:	4610      	mov	r0, r2
 800b43e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b440:	e00f      	b.n	800b462 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f000 f9be 	bl	800b7c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b448:	e00b      	b.n	800b462 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f000 f9ba 	bl	800b7c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b450:	e007      	b.n	800b462 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b452:	6878      	ldr	r0, [r7, #4]
 800b454:	f000 f9b6 	bl	800b7c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	2200      	movs	r2, #0
 800b45c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800b460:	e192      	b.n	800b788 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b462:	bf00      	nop
    return;
 800b464:	e190      	b.n	800b788 <HAL_UART_IRQHandler+0x5b8>
 800b466:	bf00      	nop
 800b468:	04000120 	.word	0x04000120
 800b46c:	0800c573 	.word	0x0800c573

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b474:	2b01      	cmp	r3, #1
 800b476:	f040 814b 	bne.w	800b710 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b47a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b47e:	f003 0310 	and.w	r3, r3, #16
 800b482:	2b00      	cmp	r3, #0
 800b484:	f000 8144 	beq.w	800b710 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b48c:	f003 0310 	and.w	r3, r3, #16
 800b490:	2b00      	cmp	r3, #0
 800b492:	f000 813d 	beq.w	800b710 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	2210      	movs	r2, #16
 800b49c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4a8:	2b40      	cmp	r3, #64	; 0x40
 800b4aa:	f040 80b5 	bne.w	800b618 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b4ba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	f000 8164 	beq.w	800b78c <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b4ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b4ce:	429a      	cmp	r2, r3
 800b4d0:	f080 815c 	bcs.w	800b78c <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b4da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b4e2:	699b      	ldr	r3, [r3, #24]
 800b4e4:	2b20      	cmp	r3, #32
 800b4e6:	f000 8086 	beq.w	800b5f6 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b4f6:	e853 3f00 	ldrex	r3, [r3]
 800b4fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b4fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b502:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b506:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	461a      	mov	r2, r3
 800b510:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b514:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b518:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b51c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b520:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b524:	e841 2300 	strex	r3, r2, [r1]
 800b528:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b52c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b530:	2b00      	cmp	r3, #0
 800b532:	d1da      	bne.n	800b4ea <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	3308      	adds	r3, #8
 800b53a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b53c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b53e:	e853 3f00 	ldrex	r3, [r3]
 800b542:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b544:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b546:	f023 0301 	bic.w	r3, r3, #1
 800b54a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	3308      	adds	r3, #8
 800b554:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b558:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b55c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b55e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b560:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b564:	e841 2300 	strex	r3, r2, [r1]
 800b568:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b56a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d1e1      	bne.n	800b534 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	3308      	adds	r3, #8
 800b576:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b578:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b57a:	e853 3f00 	ldrex	r3, [r3]
 800b57e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b580:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b582:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b586:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	3308      	adds	r3, #8
 800b590:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b594:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b596:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b598:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b59a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b59c:	e841 2300 	strex	r3, r2, [r1]
 800b5a0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b5a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d1e3      	bne.n	800b570 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2220      	movs	r2, #32
 800b5ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5be:	e853 3f00 	ldrex	r3, [r3]
 800b5c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b5c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b5c6:	f023 0310 	bic.w	r3, r3, #16
 800b5ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	461a      	mov	r2, r3
 800b5d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b5d8:	65bb      	str	r3, [r7, #88]	; 0x58
 800b5da:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b5de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b5e0:	e841 2300 	strex	r3, r2, [r1]
 800b5e4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b5e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d1e4      	bne.n	800b5b6 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f7fa fd1b 	bl	800602c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2202      	movs	r2, #2
 800b5fa:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b608:	b29b      	uxth	r3, r3
 800b60a:	1ad3      	subs	r3, r2, r3
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	4619      	mov	r1, r3
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 f8f5 	bl	800b800 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b616:	e0b9      	b.n	800b78c <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b624:	b29b      	uxth	r3, r3
 800b626:	1ad3      	subs	r3, r2, r3
 800b628:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b632:	b29b      	uxth	r3, r3
 800b634:	2b00      	cmp	r3, #0
 800b636:	f000 80ab 	beq.w	800b790 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800b63a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b63e:	2b00      	cmp	r3, #0
 800b640:	f000 80a6 	beq.w	800b790 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b64a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b64c:	e853 3f00 	ldrex	r3, [r3]
 800b650:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b654:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b658:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	461a      	mov	r2, r3
 800b662:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800b666:	647b      	str	r3, [r7, #68]	; 0x44
 800b668:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b66a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b66c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b66e:	e841 2300 	strex	r3, r2, [r1]
 800b672:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b676:	2b00      	cmp	r3, #0
 800b678:	d1e4      	bne.n	800b644 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	3308      	adds	r3, #8
 800b680:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b684:	e853 3f00 	ldrex	r3, [r3]
 800b688:	623b      	str	r3, [r7, #32]
   return(result);
 800b68a:	6a3b      	ldr	r3, [r7, #32]
 800b68c:	f023 0301 	bic.w	r3, r3, #1
 800b690:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	3308      	adds	r3, #8
 800b69a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b69e:	633a      	str	r2, [r7, #48]	; 0x30
 800b6a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b6a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6a6:	e841 2300 	strex	r3, r2, [r1]
 800b6aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b6ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d1e3      	bne.n	800b67a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2220      	movs	r2, #32
 800b6b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2200      	movs	r2, #0
 800b6be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6cc:	693b      	ldr	r3, [r7, #16]
 800b6ce:	e853 3f00 	ldrex	r3, [r3]
 800b6d2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	f023 0310 	bic.w	r3, r3, #16
 800b6da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b6e8:	61fb      	str	r3, [r7, #28]
 800b6ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ec:	69b9      	ldr	r1, [r7, #24]
 800b6ee:	69fa      	ldr	r2, [r7, #28]
 800b6f0:	e841 2300 	strex	r3, r2, [r1]
 800b6f4:	617b      	str	r3, [r7, #20]
   return(result);
 800b6f6:	697b      	ldr	r3, [r7, #20]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d1e4      	bne.n	800b6c6 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2202      	movs	r2, #2
 800b700:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b702:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b706:	4619      	mov	r1, r3
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f000 f879 	bl	800b800 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b70e:	e03f      	b.n	800b790 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d00e      	beq.n	800b73a <HAL_UART_IRQHandler+0x56a>
 800b71c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b724:	2b00      	cmp	r3, #0
 800b726:	d008      	beq.n	800b73a <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b730:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f001 f9fb 	bl	800cb2e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b738:	e02d      	b.n	800b796 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800b73a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b73e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b742:	2b00      	cmp	r3, #0
 800b744:	d00e      	beq.n	800b764 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800b746:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b74a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d008      	beq.n	800b764 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b756:	2b00      	cmp	r3, #0
 800b758:	d01c      	beq.n	800b794 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b75e:	6878      	ldr	r0, [r7, #4]
 800b760:	4798      	blx	r3
    }
    return;
 800b762:	e017      	b.n	800b794 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d012      	beq.n	800b796 <HAL_UART_IRQHandler+0x5c6>
 800b770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d00c      	beq.n	800b796 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f001 f804 	bl	800c78a <UART_EndTransmit_IT>
    return;
 800b782:	e008      	b.n	800b796 <HAL_UART_IRQHandler+0x5c6>
      return;
 800b784:	bf00      	nop
 800b786:	e006      	b.n	800b796 <HAL_UART_IRQHandler+0x5c6>
    return;
 800b788:	bf00      	nop
 800b78a:	e004      	b.n	800b796 <HAL_UART_IRQHandler+0x5c6>
      return;
 800b78c:	bf00      	nop
 800b78e:	e002      	b.n	800b796 <HAL_UART_IRQHandler+0x5c6>
      return;
 800b790:	bf00      	nop
 800b792:	e000      	b.n	800b796 <HAL_UART_IRQHandler+0x5c6>
    return;
 800b794:	bf00      	nop
  }

}
 800b796:	37e8      	adds	r7, #232	; 0xe8
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}

0800b79c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b79c:	b480      	push	{r7}
 800b79e:	b083      	sub	sp, #12
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b7a4:	bf00      	nop
 800b7a6:	370c      	adds	r7, #12
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ae:	4770      	bx	lr

0800b7b0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b083      	sub	sp, #12
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b7b8:	bf00      	nop
 800b7ba:	370c      	adds	r7, #12
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c2:	4770      	bx	lr

0800b7c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b7c4:	b480      	push	{r7}
 800b7c6:	b083      	sub	sp, #12
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b7cc:	bf00      	nop
 800b7ce:	370c      	adds	r7, #12
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d6:	4770      	bx	lr

0800b7d8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b083      	sub	sp, #12
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800b7e0:	bf00      	nop
 800b7e2:	370c      	adds	r7, #12
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ea:	4770      	bx	lr

0800b7ec <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b083      	sub	sp, #12
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800b7f4:	bf00      	nop
 800b7f6:	370c      	adds	r7, #12
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr

0800b800 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b800:	b480      	push	{r7}
 800b802:	b083      	sub	sp, #12
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
 800b808:	460b      	mov	r3, r1
 800b80a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b80c:	bf00      	nop
 800b80e:	370c      	adds	r7, #12
 800b810:	46bd      	mov	sp, r7
 800b812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b816:	4770      	bx	lr

0800b818 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b088      	sub	sp, #32
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b820:	2300      	movs	r3, #0
 800b822:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	689a      	ldr	r2, [r3, #8]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	691b      	ldr	r3, [r3, #16]
 800b82c:	431a      	orrs	r2, r3
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	695b      	ldr	r3, [r3, #20]
 800b832:	431a      	orrs	r2, r3
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	69db      	ldr	r3, [r3, #28]
 800b838:	4313      	orrs	r3, r2
 800b83a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b846:	f023 030c 	bic.w	r3, r3, #12
 800b84a:	687a      	ldr	r2, [r7, #4]
 800b84c:	6812      	ldr	r2, [r2, #0]
 800b84e:	6979      	ldr	r1, [r7, #20]
 800b850:	430b      	orrs	r3, r1
 800b852:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	68da      	ldr	r2, [r3, #12]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	430a      	orrs	r2, r1
 800b868:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	699b      	ldr	r3, [r3, #24]
 800b86e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	6a1b      	ldr	r3, [r3, #32]
 800b874:	697a      	ldr	r2, [r7, #20]
 800b876:	4313      	orrs	r3, r2
 800b878:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	689b      	ldr	r3, [r3, #8]
 800b880:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	697a      	ldr	r2, [r7, #20]
 800b88a:	430a      	orrs	r2, r1
 800b88c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	4aa7      	ldr	r2, [pc, #668]	; (800bb30 <UART_SetConfig+0x318>)
 800b894:	4293      	cmp	r3, r2
 800b896:	d120      	bne.n	800b8da <UART_SetConfig+0xc2>
 800b898:	4ba6      	ldr	r3, [pc, #664]	; (800bb34 <UART_SetConfig+0x31c>)
 800b89a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b89c:	f003 0303 	and.w	r3, r3, #3
 800b8a0:	2b03      	cmp	r3, #3
 800b8a2:	d817      	bhi.n	800b8d4 <UART_SetConfig+0xbc>
 800b8a4:	a201      	add	r2, pc, #4	; (adr r2, 800b8ac <UART_SetConfig+0x94>)
 800b8a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8aa:	bf00      	nop
 800b8ac:	0800b8bd 	.word	0x0800b8bd
 800b8b0:	0800b8c9 	.word	0x0800b8c9
 800b8b4:	0800b8cf 	.word	0x0800b8cf
 800b8b8:	0800b8c3 	.word	0x0800b8c3
 800b8bc:	2301      	movs	r3, #1
 800b8be:	77fb      	strb	r3, [r7, #31]
 800b8c0:	e0b5      	b.n	800ba2e <UART_SetConfig+0x216>
 800b8c2:	2302      	movs	r3, #2
 800b8c4:	77fb      	strb	r3, [r7, #31]
 800b8c6:	e0b2      	b.n	800ba2e <UART_SetConfig+0x216>
 800b8c8:	2304      	movs	r3, #4
 800b8ca:	77fb      	strb	r3, [r7, #31]
 800b8cc:	e0af      	b.n	800ba2e <UART_SetConfig+0x216>
 800b8ce:	2308      	movs	r3, #8
 800b8d0:	77fb      	strb	r3, [r7, #31]
 800b8d2:	e0ac      	b.n	800ba2e <UART_SetConfig+0x216>
 800b8d4:	2310      	movs	r3, #16
 800b8d6:	77fb      	strb	r3, [r7, #31]
 800b8d8:	e0a9      	b.n	800ba2e <UART_SetConfig+0x216>
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	4a96      	ldr	r2, [pc, #600]	; (800bb38 <UART_SetConfig+0x320>)
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d124      	bne.n	800b92e <UART_SetConfig+0x116>
 800b8e4:	4b93      	ldr	r3, [pc, #588]	; (800bb34 <UART_SetConfig+0x31c>)
 800b8e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b8ec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b8f0:	d011      	beq.n	800b916 <UART_SetConfig+0xfe>
 800b8f2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b8f6:	d817      	bhi.n	800b928 <UART_SetConfig+0x110>
 800b8f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b8fc:	d011      	beq.n	800b922 <UART_SetConfig+0x10a>
 800b8fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b902:	d811      	bhi.n	800b928 <UART_SetConfig+0x110>
 800b904:	2b00      	cmp	r3, #0
 800b906:	d003      	beq.n	800b910 <UART_SetConfig+0xf8>
 800b908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b90c:	d006      	beq.n	800b91c <UART_SetConfig+0x104>
 800b90e:	e00b      	b.n	800b928 <UART_SetConfig+0x110>
 800b910:	2300      	movs	r3, #0
 800b912:	77fb      	strb	r3, [r7, #31]
 800b914:	e08b      	b.n	800ba2e <UART_SetConfig+0x216>
 800b916:	2302      	movs	r3, #2
 800b918:	77fb      	strb	r3, [r7, #31]
 800b91a:	e088      	b.n	800ba2e <UART_SetConfig+0x216>
 800b91c:	2304      	movs	r3, #4
 800b91e:	77fb      	strb	r3, [r7, #31]
 800b920:	e085      	b.n	800ba2e <UART_SetConfig+0x216>
 800b922:	2308      	movs	r3, #8
 800b924:	77fb      	strb	r3, [r7, #31]
 800b926:	e082      	b.n	800ba2e <UART_SetConfig+0x216>
 800b928:	2310      	movs	r3, #16
 800b92a:	77fb      	strb	r3, [r7, #31]
 800b92c:	e07f      	b.n	800ba2e <UART_SetConfig+0x216>
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	4a82      	ldr	r2, [pc, #520]	; (800bb3c <UART_SetConfig+0x324>)
 800b934:	4293      	cmp	r3, r2
 800b936:	d124      	bne.n	800b982 <UART_SetConfig+0x16a>
 800b938:	4b7e      	ldr	r3, [pc, #504]	; (800bb34 <UART_SetConfig+0x31c>)
 800b93a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b93c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800b940:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800b944:	d011      	beq.n	800b96a <UART_SetConfig+0x152>
 800b946:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800b94a:	d817      	bhi.n	800b97c <UART_SetConfig+0x164>
 800b94c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b950:	d011      	beq.n	800b976 <UART_SetConfig+0x15e>
 800b952:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b956:	d811      	bhi.n	800b97c <UART_SetConfig+0x164>
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d003      	beq.n	800b964 <UART_SetConfig+0x14c>
 800b95c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b960:	d006      	beq.n	800b970 <UART_SetConfig+0x158>
 800b962:	e00b      	b.n	800b97c <UART_SetConfig+0x164>
 800b964:	2300      	movs	r3, #0
 800b966:	77fb      	strb	r3, [r7, #31]
 800b968:	e061      	b.n	800ba2e <UART_SetConfig+0x216>
 800b96a:	2302      	movs	r3, #2
 800b96c:	77fb      	strb	r3, [r7, #31]
 800b96e:	e05e      	b.n	800ba2e <UART_SetConfig+0x216>
 800b970:	2304      	movs	r3, #4
 800b972:	77fb      	strb	r3, [r7, #31]
 800b974:	e05b      	b.n	800ba2e <UART_SetConfig+0x216>
 800b976:	2308      	movs	r3, #8
 800b978:	77fb      	strb	r3, [r7, #31]
 800b97a:	e058      	b.n	800ba2e <UART_SetConfig+0x216>
 800b97c:	2310      	movs	r3, #16
 800b97e:	77fb      	strb	r3, [r7, #31]
 800b980:	e055      	b.n	800ba2e <UART_SetConfig+0x216>
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	4a6e      	ldr	r2, [pc, #440]	; (800bb40 <UART_SetConfig+0x328>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	d124      	bne.n	800b9d6 <UART_SetConfig+0x1be>
 800b98c:	4b69      	ldr	r3, [pc, #420]	; (800bb34 <UART_SetConfig+0x31c>)
 800b98e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b990:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800b994:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b998:	d011      	beq.n	800b9be <UART_SetConfig+0x1a6>
 800b99a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b99e:	d817      	bhi.n	800b9d0 <UART_SetConfig+0x1b8>
 800b9a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b9a4:	d011      	beq.n	800b9ca <UART_SetConfig+0x1b2>
 800b9a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b9aa:	d811      	bhi.n	800b9d0 <UART_SetConfig+0x1b8>
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d003      	beq.n	800b9b8 <UART_SetConfig+0x1a0>
 800b9b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b9b4:	d006      	beq.n	800b9c4 <UART_SetConfig+0x1ac>
 800b9b6:	e00b      	b.n	800b9d0 <UART_SetConfig+0x1b8>
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	77fb      	strb	r3, [r7, #31]
 800b9bc:	e037      	b.n	800ba2e <UART_SetConfig+0x216>
 800b9be:	2302      	movs	r3, #2
 800b9c0:	77fb      	strb	r3, [r7, #31]
 800b9c2:	e034      	b.n	800ba2e <UART_SetConfig+0x216>
 800b9c4:	2304      	movs	r3, #4
 800b9c6:	77fb      	strb	r3, [r7, #31]
 800b9c8:	e031      	b.n	800ba2e <UART_SetConfig+0x216>
 800b9ca:	2308      	movs	r3, #8
 800b9cc:	77fb      	strb	r3, [r7, #31]
 800b9ce:	e02e      	b.n	800ba2e <UART_SetConfig+0x216>
 800b9d0:	2310      	movs	r3, #16
 800b9d2:	77fb      	strb	r3, [r7, #31]
 800b9d4:	e02b      	b.n	800ba2e <UART_SetConfig+0x216>
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	4a5a      	ldr	r2, [pc, #360]	; (800bb44 <UART_SetConfig+0x32c>)
 800b9dc:	4293      	cmp	r3, r2
 800b9de:	d124      	bne.n	800ba2a <UART_SetConfig+0x212>
 800b9e0:	4b54      	ldr	r3, [pc, #336]	; (800bb34 <UART_SetConfig+0x31c>)
 800b9e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9e4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800b9e8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b9ec:	d011      	beq.n	800ba12 <UART_SetConfig+0x1fa>
 800b9ee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b9f2:	d817      	bhi.n	800ba24 <UART_SetConfig+0x20c>
 800b9f4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b9f8:	d011      	beq.n	800ba1e <UART_SetConfig+0x206>
 800b9fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b9fe:	d811      	bhi.n	800ba24 <UART_SetConfig+0x20c>
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d003      	beq.n	800ba0c <UART_SetConfig+0x1f4>
 800ba04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba08:	d006      	beq.n	800ba18 <UART_SetConfig+0x200>
 800ba0a:	e00b      	b.n	800ba24 <UART_SetConfig+0x20c>
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	77fb      	strb	r3, [r7, #31]
 800ba10:	e00d      	b.n	800ba2e <UART_SetConfig+0x216>
 800ba12:	2302      	movs	r3, #2
 800ba14:	77fb      	strb	r3, [r7, #31]
 800ba16:	e00a      	b.n	800ba2e <UART_SetConfig+0x216>
 800ba18:	2304      	movs	r3, #4
 800ba1a:	77fb      	strb	r3, [r7, #31]
 800ba1c:	e007      	b.n	800ba2e <UART_SetConfig+0x216>
 800ba1e:	2308      	movs	r3, #8
 800ba20:	77fb      	strb	r3, [r7, #31]
 800ba22:	e004      	b.n	800ba2e <UART_SetConfig+0x216>
 800ba24:	2310      	movs	r3, #16
 800ba26:	77fb      	strb	r3, [r7, #31]
 800ba28:	e001      	b.n	800ba2e <UART_SetConfig+0x216>
 800ba2a:	2310      	movs	r3, #16
 800ba2c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	69db      	ldr	r3, [r3, #28]
 800ba32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba36:	d15b      	bne.n	800baf0 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 800ba38:	7ffb      	ldrb	r3, [r7, #31]
 800ba3a:	2b08      	cmp	r3, #8
 800ba3c:	d827      	bhi.n	800ba8e <UART_SetConfig+0x276>
 800ba3e:	a201      	add	r2, pc, #4	; (adr r2, 800ba44 <UART_SetConfig+0x22c>)
 800ba40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba44:	0800ba69 	.word	0x0800ba69
 800ba48:	0800ba71 	.word	0x0800ba71
 800ba4c:	0800ba79 	.word	0x0800ba79
 800ba50:	0800ba8f 	.word	0x0800ba8f
 800ba54:	0800ba7f 	.word	0x0800ba7f
 800ba58:	0800ba8f 	.word	0x0800ba8f
 800ba5c:	0800ba8f 	.word	0x0800ba8f
 800ba60:	0800ba8f 	.word	0x0800ba8f
 800ba64:	0800ba87 	.word	0x0800ba87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba68:	f7fe fb64 	bl	800a134 <HAL_RCC_GetPCLK1Freq>
 800ba6c:	61b8      	str	r0, [r7, #24]
        break;
 800ba6e:	e013      	b.n	800ba98 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ba70:	f7fe fb82 	bl	800a178 <HAL_RCC_GetPCLK2Freq>
 800ba74:	61b8      	str	r0, [r7, #24]
        break;
 800ba76:	e00f      	b.n	800ba98 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ba78:	4b33      	ldr	r3, [pc, #204]	; (800bb48 <UART_SetConfig+0x330>)
 800ba7a:	61bb      	str	r3, [r7, #24]
        break;
 800ba7c:	e00c      	b.n	800ba98 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ba7e:	f7fe fae1 	bl	800a044 <HAL_RCC_GetSysClockFreq>
 800ba82:	61b8      	str	r0, [r7, #24]
        break;
 800ba84:	e008      	b.n	800ba98 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ba8a:	61bb      	str	r3, [r7, #24]
        break;
 800ba8c:	e004      	b.n	800ba98 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800ba92:	2301      	movs	r3, #1
 800ba94:	77bb      	strb	r3, [r7, #30]
        break;
 800ba96:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ba98:	69bb      	ldr	r3, [r7, #24]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	f000 8082 	beq.w	800bba4 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800baa0:	69bb      	ldr	r3, [r7, #24]
 800baa2:	005a      	lsls	r2, r3, #1
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	685b      	ldr	r3, [r3, #4]
 800baa8:	085b      	lsrs	r3, r3, #1
 800baaa:	441a      	add	r2, r3
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	685b      	ldr	r3, [r3, #4]
 800bab0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bab4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	2b0f      	cmp	r3, #15
 800baba:	d916      	bls.n	800baea <UART_SetConfig+0x2d2>
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bac2:	d212      	bcs.n	800baea <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	b29b      	uxth	r3, r3
 800bac8:	f023 030f 	bic.w	r3, r3, #15
 800bacc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	085b      	lsrs	r3, r3, #1
 800bad2:	b29b      	uxth	r3, r3
 800bad4:	f003 0307 	and.w	r3, r3, #7
 800bad8:	b29a      	uxth	r2, r3
 800bada:	89fb      	ldrh	r3, [r7, #14]
 800badc:	4313      	orrs	r3, r2
 800bade:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	89fa      	ldrh	r2, [r7, #14]
 800bae6:	60da      	str	r2, [r3, #12]
 800bae8:	e05c      	b.n	800bba4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800baea:	2301      	movs	r3, #1
 800baec:	77bb      	strb	r3, [r7, #30]
 800baee:	e059      	b.n	800bba4 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800baf0:	7ffb      	ldrb	r3, [r7, #31]
 800baf2:	2b08      	cmp	r3, #8
 800baf4:	d835      	bhi.n	800bb62 <UART_SetConfig+0x34a>
 800baf6:	a201      	add	r2, pc, #4	; (adr r2, 800bafc <UART_SetConfig+0x2e4>)
 800baf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bafc:	0800bb21 	.word	0x0800bb21
 800bb00:	0800bb29 	.word	0x0800bb29
 800bb04:	0800bb4d 	.word	0x0800bb4d
 800bb08:	0800bb63 	.word	0x0800bb63
 800bb0c:	0800bb53 	.word	0x0800bb53
 800bb10:	0800bb63 	.word	0x0800bb63
 800bb14:	0800bb63 	.word	0x0800bb63
 800bb18:	0800bb63 	.word	0x0800bb63
 800bb1c:	0800bb5b 	.word	0x0800bb5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bb20:	f7fe fb08 	bl	800a134 <HAL_RCC_GetPCLK1Freq>
 800bb24:	61b8      	str	r0, [r7, #24]
        break;
 800bb26:	e021      	b.n	800bb6c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bb28:	f7fe fb26 	bl	800a178 <HAL_RCC_GetPCLK2Freq>
 800bb2c:	61b8      	str	r0, [r7, #24]
        break;
 800bb2e:	e01d      	b.n	800bb6c <UART_SetConfig+0x354>
 800bb30:	40013800 	.word	0x40013800
 800bb34:	40021000 	.word	0x40021000
 800bb38:	40004400 	.word	0x40004400
 800bb3c:	40004800 	.word	0x40004800
 800bb40:	40004c00 	.word	0x40004c00
 800bb44:	40005000 	.word	0x40005000
 800bb48:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bb4c:	4b1b      	ldr	r3, [pc, #108]	; (800bbbc <UART_SetConfig+0x3a4>)
 800bb4e:	61bb      	str	r3, [r7, #24]
        break;
 800bb50:	e00c      	b.n	800bb6c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bb52:	f7fe fa77 	bl	800a044 <HAL_RCC_GetSysClockFreq>
 800bb56:	61b8      	str	r0, [r7, #24]
        break;
 800bb58:	e008      	b.n	800bb6c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bb5e:	61bb      	str	r3, [r7, #24]
        break;
 800bb60:	e004      	b.n	800bb6c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800bb62:	2300      	movs	r3, #0
 800bb64:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800bb66:	2301      	movs	r3, #1
 800bb68:	77bb      	strb	r3, [r7, #30]
        break;
 800bb6a:	bf00      	nop
    }

    if (pclk != 0U)
 800bb6c:	69bb      	ldr	r3, [r7, #24]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d018      	beq.n	800bba4 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	085a      	lsrs	r2, r3, #1
 800bb78:	69bb      	ldr	r3, [r7, #24]
 800bb7a:	441a      	add	r2, r3
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	685b      	ldr	r3, [r3, #4]
 800bb80:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb84:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bb86:	693b      	ldr	r3, [r7, #16]
 800bb88:	2b0f      	cmp	r3, #15
 800bb8a:	d909      	bls.n	800bba0 <UART_SetConfig+0x388>
 800bb8c:	693b      	ldr	r3, [r7, #16]
 800bb8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bb92:	d205      	bcs.n	800bba0 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bb94:	693b      	ldr	r3, [r7, #16]
 800bb96:	b29a      	uxth	r2, r3
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	60da      	str	r2, [r3, #12]
 800bb9e:	e001      	b.n	800bba4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800bba0:	2301      	movs	r3, #1
 800bba2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2200      	movs	r2, #0
 800bba8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2200      	movs	r2, #0
 800bbae:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800bbb0:	7fbb      	ldrb	r3, [r7, #30]
}
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	3720      	adds	r7, #32
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bd80      	pop	{r7, pc}
 800bbba:	bf00      	nop
 800bbbc:	007a1200 	.word	0x007a1200

0800bbc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bbc0:	b480      	push	{r7}
 800bbc2:	b083      	sub	sp, #12
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbcc:	f003 0301 	and.w	r3, r3, #1
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d00a      	beq.n	800bbea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	685b      	ldr	r3, [r3, #4]
 800bbda:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	430a      	orrs	r2, r1
 800bbe8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbee:	f003 0302 	and.w	r3, r3, #2
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d00a      	beq.n	800bc0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	685b      	ldr	r3, [r3, #4]
 800bbfc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	430a      	orrs	r2, r1
 800bc0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc10:	f003 0304 	and.w	r3, r3, #4
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d00a      	beq.n	800bc2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	685b      	ldr	r3, [r3, #4]
 800bc1e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	430a      	orrs	r2, r1
 800bc2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc32:	f003 0308 	and.w	r3, r3, #8
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d00a      	beq.n	800bc50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	685b      	ldr	r3, [r3, #4]
 800bc40:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	430a      	orrs	r2, r1
 800bc4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc54:	f003 0310 	and.w	r3, r3, #16
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d00a      	beq.n	800bc72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	689b      	ldr	r3, [r3, #8]
 800bc62:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	430a      	orrs	r2, r1
 800bc70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc76:	f003 0320 	and.w	r3, r3, #32
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d00a      	beq.n	800bc94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	689b      	ldr	r3, [r3, #8]
 800bc84:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	430a      	orrs	r2, r1
 800bc92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d01a      	beq.n	800bcd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	430a      	orrs	r2, r1
 800bcb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bcbe:	d10a      	bne.n	800bcd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	685b      	ldr	r3, [r3, #4]
 800bcc6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	430a      	orrs	r2, r1
 800bcd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d00a      	beq.n	800bcf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	685b      	ldr	r3, [r3, #4]
 800bce8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	430a      	orrs	r2, r1
 800bcf6:	605a      	str	r2, [r3, #4]
  }
}
 800bcf8:	bf00      	nop
 800bcfa:	370c      	adds	r7, #12
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd02:	4770      	bx	lr

0800bd04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b098      	sub	sp, #96	; 0x60
 800bd08:	af02      	add	r7, sp, #8
 800bd0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bd14:	f7f9 ffd2 	bl	8005cbc <HAL_GetTick>
 800bd18:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f003 0308 	and.w	r3, r3, #8
 800bd24:	2b08      	cmp	r3, #8
 800bd26:	d12e      	bne.n	800bd86 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bd2c:	9300      	str	r3, [sp, #0]
 800bd2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bd30:	2200      	movs	r2, #0
 800bd32:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f000 f88c 	bl	800be54 <UART_WaitOnFlagUntilTimeout>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d021      	beq.n	800bd86 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd4a:	e853 3f00 	ldrex	r3, [r3]
 800bd4e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bd50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd56:	653b      	str	r3, [r7, #80]	; 0x50
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	461a      	mov	r2, r3
 800bd5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd60:	647b      	str	r3, [r7, #68]	; 0x44
 800bd62:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd64:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bd66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bd68:	e841 2300 	strex	r3, r2, [r1]
 800bd6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bd6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d1e6      	bne.n	800bd42 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2220      	movs	r2, #32
 800bd78:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd82:	2303      	movs	r3, #3
 800bd84:	e062      	b.n	800be4c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f003 0304 	and.w	r3, r3, #4
 800bd90:	2b04      	cmp	r3, #4
 800bd92:	d149      	bne.n	800be28 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bd98:	9300      	str	r3, [sp, #0]
 800bd9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f000 f856 	bl	800be54 <UART_WaitOnFlagUntilTimeout>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d03c      	beq.n	800be28 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdb6:	e853 3f00 	ldrex	r3, [r3]
 800bdba:	623b      	str	r3, [r7, #32]
   return(result);
 800bdbc:	6a3b      	ldr	r3, [r7, #32]
 800bdbe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bdc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	461a      	mov	r2, r3
 800bdca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bdcc:	633b      	str	r3, [r7, #48]	; 0x30
 800bdce:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdd0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bdd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdd4:	e841 2300 	strex	r3, r2, [r1]
 800bdd8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bdda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d1e6      	bne.n	800bdae <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	3308      	adds	r3, #8
 800bde6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	e853 3f00 	ldrex	r3, [r3]
 800bdee:	60fb      	str	r3, [r7, #12]
   return(result);
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f023 0301 	bic.w	r3, r3, #1
 800bdf6:	64bb      	str	r3, [r7, #72]	; 0x48
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	3308      	adds	r3, #8
 800bdfe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800be00:	61fa      	str	r2, [r7, #28]
 800be02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be04:	69b9      	ldr	r1, [r7, #24]
 800be06:	69fa      	ldr	r2, [r7, #28]
 800be08:	e841 2300 	strex	r3, r2, [r1]
 800be0c:	617b      	str	r3, [r7, #20]
   return(result);
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d1e5      	bne.n	800bde0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2220      	movs	r2, #32
 800be18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2200      	movs	r2, #0
 800be20:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800be24:	2303      	movs	r3, #3
 800be26:	e011      	b.n	800be4c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2220      	movs	r2, #32
 800be2c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	2220      	movs	r2, #32
 800be32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2200      	movs	r2, #0
 800be3a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2200      	movs	r2, #0
 800be40:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	2200      	movs	r2, #0
 800be46:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800be4a:	2300      	movs	r3, #0
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3758      	adds	r7, #88	; 0x58
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}

0800be54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b084      	sub	sp, #16
 800be58:	af00      	add	r7, sp, #0
 800be5a:	60f8      	str	r0, [r7, #12]
 800be5c:	60b9      	str	r1, [r7, #8]
 800be5e:	603b      	str	r3, [r7, #0]
 800be60:	4613      	mov	r3, r2
 800be62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be64:	e049      	b.n	800befa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800be66:	69bb      	ldr	r3, [r7, #24]
 800be68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be6c:	d045      	beq.n	800befa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be6e:	f7f9 ff25 	bl	8005cbc <HAL_GetTick>
 800be72:	4602      	mov	r2, r0
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	1ad3      	subs	r3, r2, r3
 800be78:	69ba      	ldr	r2, [r7, #24]
 800be7a:	429a      	cmp	r2, r3
 800be7c:	d302      	bcc.n	800be84 <UART_WaitOnFlagUntilTimeout+0x30>
 800be7e:	69bb      	ldr	r3, [r7, #24]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d101      	bne.n	800be88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800be84:	2303      	movs	r3, #3
 800be86:	e048      	b.n	800bf1a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f003 0304 	and.w	r3, r3, #4
 800be92:	2b00      	cmp	r3, #0
 800be94:	d031      	beq.n	800befa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	69db      	ldr	r3, [r3, #28]
 800be9c:	f003 0308 	and.w	r3, r3, #8
 800bea0:	2b08      	cmp	r3, #8
 800bea2:	d110      	bne.n	800bec6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	2208      	movs	r2, #8
 800beaa:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800beac:	68f8      	ldr	r0, [r7, #12]
 800beae:	f000 f9b3 	bl	800c218 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	2208      	movs	r2, #8
 800beb6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	2200      	movs	r2, #0
 800bebe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800bec2:	2301      	movs	r3, #1
 800bec4:	e029      	b.n	800bf1a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	69db      	ldr	r3, [r3, #28]
 800becc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bed0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bed4:	d111      	bne.n	800befa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bede:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bee0:	68f8      	ldr	r0, [r7, #12]
 800bee2:	f000 f999 	bl	800c218 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	2220      	movs	r2, #32
 800beea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	2200      	movs	r2, #0
 800bef2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800bef6:	2303      	movs	r3, #3
 800bef8:	e00f      	b.n	800bf1a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	69da      	ldr	r2, [r3, #28]
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	4013      	ands	r3, r2
 800bf04:	68ba      	ldr	r2, [r7, #8]
 800bf06:	429a      	cmp	r2, r3
 800bf08:	bf0c      	ite	eq
 800bf0a:	2301      	moveq	r3, #1
 800bf0c:	2300      	movne	r3, #0
 800bf0e:	b2db      	uxtb	r3, r3
 800bf10:	461a      	mov	r2, r3
 800bf12:	79fb      	ldrb	r3, [r7, #7]
 800bf14:	429a      	cmp	r2, r3
 800bf16:	d0a6      	beq.n	800be66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bf18:	2300      	movs	r3, #0
}
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	3710      	adds	r7, #16
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}
	...

0800bf24 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b097      	sub	sp, #92	; 0x5c
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	60f8      	str	r0, [r7, #12]
 800bf2c:	60b9      	str	r1, [r7, #8]
 800bf2e:	4613      	mov	r3, r2
 800bf30:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	68ba      	ldr	r2, [r7, #8]
 800bf36:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	88fa      	ldrh	r2, [r7, #6]
 800bf3c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	88fa      	ldrh	r2, [r7, #6]
 800bf44:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	689b      	ldr	r3, [r3, #8]
 800bf52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf56:	d10e      	bne.n	800bf76 <UART_Start_Receive_IT+0x52>
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	691b      	ldr	r3, [r3, #16]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d105      	bne.n	800bf6c <UART_Start_Receive_IT+0x48>
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	f240 12ff 	movw	r2, #511	; 0x1ff
 800bf66:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bf6a:	e01a      	b.n	800bfa2 <UART_Start_Receive_IT+0x7e>
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	22ff      	movs	r2, #255	; 0xff
 800bf70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bf74:	e015      	b.n	800bfa2 <UART_Start_Receive_IT+0x7e>
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	689b      	ldr	r3, [r3, #8]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d10d      	bne.n	800bf9a <UART_Start_Receive_IT+0x76>
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	691b      	ldr	r3, [r3, #16]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d104      	bne.n	800bf90 <UART_Start_Receive_IT+0x6c>
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	22ff      	movs	r2, #255	; 0xff
 800bf8a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bf8e:	e008      	b.n	800bfa2 <UART_Start_Receive_IT+0x7e>
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	227f      	movs	r2, #127	; 0x7f
 800bf94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bf98:	e003      	b.n	800bfa2 <UART_Start_Receive_IT+0x7e>
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	2222      	movs	r2, #34	; 0x22
 800bfae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	3308      	adds	r3, #8
 800bfb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfbc:	e853 3f00 	ldrex	r3, [r3]
 800bfc0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bfc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfc4:	f043 0301 	orr.w	r3, r3, #1
 800bfc8:	657b      	str	r3, [r7, #84]	; 0x54
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	3308      	adds	r3, #8
 800bfd0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bfd2:	64ba      	str	r2, [r7, #72]	; 0x48
 800bfd4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfd6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bfd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bfda:	e841 2300 	strex	r3, r2, [r1]
 800bfde:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800bfe0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1e5      	bne.n	800bfb2 <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bfee:	d107      	bne.n	800c000 <UART_Start_Receive_IT+0xdc>
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	691b      	ldr	r3, [r3, #16]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d103      	bne.n	800c000 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	4a22      	ldr	r2, [pc, #136]	; (800c084 <UART_Start_Receive_IT+0x160>)
 800bffc:	669a      	str	r2, [r3, #104]	; 0x68
 800bffe:	e002      	b.n	800c006 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	4a21      	ldr	r2, [pc, #132]	; (800c088 <UART_Start_Receive_IT+0x164>)
 800c004:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	691b      	ldr	r3, [r3, #16]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d019      	beq.n	800c042 <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c016:	e853 3f00 	ldrex	r3, [r3]
 800c01a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c01e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800c022:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	461a      	mov	r2, r3
 800c02a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c02c:	637b      	str	r3, [r7, #52]	; 0x34
 800c02e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c030:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c032:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c034:	e841 2300 	strex	r3, r2, [r1]
 800c038:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c03a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d1e6      	bne.n	800c00e <UART_Start_Receive_IT+0xea>
 800c040:	e018      	b.n	800c074 <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	e853 3f00 	ldrex	r3, [r3]
 800c04e:	613b      	str	r3, [r7, #16]
   return(result);
 800c050:	693b      	ldr	r3, [r7, #16]
 800c052:	f043 0320 	orr.w	r3, r3, #32
 800c056:	653b      	str	r3, [r7, #80]	; 0x50
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	461a      	mov	r2, r3
 800c05e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c060:	623b      	str	r3, [r7, #32]
 800c062:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c064:	69f9      	ldr	r1, [r7, #28]
 800c066:	6a3a      	ldr	r2, [r7, #32]
 800c068:	e841 2300 	strex	r3, r2, [r1]
 800c06c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c06e:	69bb      	ldr	r3, [r7, #24]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d1e6      	bne.n	800c042 <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 800c074:	2300      	movs	r3, #0
}
 800c076:	4618      	mov	r0, r3
 800c078:	375c      	adds	r7, #92	; 0x5c
 800c07a:	46bd      	mov	sp, r7
 800c07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c080:	4770      	bx	lr
 800c082:	bf00      	nop
 800c084:	0800c987 	.word	0x0800c987
 800c088:	0800c7df 	.word	0x0800c7df

0800c08c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b096      	sub	sp, #88	; 0x58
 800c090:	af00      	add	r7, sp, #0
 800c092:	60f8      	str	r0, [r7, #12]
 800c094:	60b9      	str	r1, [r7, #8]
 800c096:	4613      	mov	r3, r2
 800c098:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	68ba      	ldr	r2, [r7, #8]
 800c09e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	88fa      	ldrh	r2, [r7, #6]
 800c0a4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	2222      	movs	r2, #34	; 0x22
 800c0b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d028      	beq.n	800c112 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0c4:	4a3e      	ldr	r2, [pc, #248]	; (800c1c0 <UART_Start_Receive_DMA+0x134>)
 800c0c6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0cc:	4a3d      	ldr	r2, [pc, #244]	; (800c1c4 <UART_Start_Receive_DMA+0x138>)
 800c0ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0d4:	4a3c      	ldr	r2, [pc, #240]	; (800c1c8 <UART_Start_Receive_DMA+0x13c>)
 800c0d6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0dc:	2200      	movs	r2, #0
 800c0de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	3324      	adds	r3, #36	; 0x24
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0f0:	461a      	mov	r2, r3
 800c0f2:	88fb      	ldrh	r3, [r7, #6]
 800c0f4:	f7f9 ff3b 	bl	8005f6e <HAL_DMA_Start_IT>
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d009      	beq.n	800c112 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	2210      	movs	r2, #16
 800c102:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	2220      	movs	r2, #32
 800c10a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 800c10e:	2301      	movs	r3, #1
 800c110:	e051      	b.n	800c1b6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	691b      	ldr	r3, [r3, #16]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d018      	beq.n	800c14c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c122:	e853 3f00 	ldrex	r3, [r3]
 800c126:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c12a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c12e:	657b      	str	r3, [r7, #84]	; 0x54
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	461a      	mov	r2, r3
 800c136:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c138:	64bb      	str	r3, [r7, #72]	; 0x48
 800c13a:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c13c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c13e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c140:	e841 2300 	strex	r3, r2, [r1]
 800c144:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d1e6      	bne.n	800c11a <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	3308      	adds	r3, #8
 800c152:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c156:	e853 3f00 	ldrex	r3, [r3]
 800c15a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c15c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c15e:	f043 0301 	orr.w	r3, r3, #1
 800c162:	653b      	str	r3, [r7, #80]	; 0x50
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	3308      	adds	r3, #8
 800c16a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c16c:	637a      	str	r2, [r7, #52]	; 0x34
 800c16e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c170:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c172:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c174:	e841 2300 	strex	r3, r2, [r1]
 800c178:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c17a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d1e5      	bne.n	800c14c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	3308      	adds	r3, #8
 800c186:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	e853 3f00 	ldrex	r3, [r3]
 800c18e:	613b      	str	r3, [r7, #16]
   return(result);
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c196:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	3308      	adds	r3, #8
 800c19e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c1a0:	623a      	str	r2, [r7, #32]
 800c1a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1a4:	69f9      	ldr	r1, [r7, #28]
 800c1a6:	6a3a      	ldr	r2, [r7, #32]
 800c1a8:	e841 2300 	strex	r3, r2, [r1]
 800c1ac:	61bb      	str	r3, [r7, #24]
   return(result);
 800c1ae:	69bb      	ldr	r3, [r7, #24]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d1e5      	bne.n	800c180 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800c1b4:	2300      	movs	r3, #0
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3758      	adds	r7, #88	; 0x58
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}
 800c1be:	bf00      	nop
 800c1c0:	0800c391 	.word	0x0800c391
 800c1c4:	0800c4b7 	.word	0x0800c4b7
 800c1c8:	0800c4f5 	.word	0x0800c4f5

0800c1cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c1cc:	b480      	push	{r7}
 800c1ce:	b089      	sub	sp, #36	; 0x24
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	e853 3f00 	ldrex	r3, [r3]
 800c1e0:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c1e8:	61fb      	str	r3, [r7, #28]
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	461a      	mov	r2, r3
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	61bb      	str	r3, [r7, #24]
 800c1f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1f6:	6979      	ldr	r1, [r7, #20]
 800c1f8:	69ba      	ldr	r2, [r7, #24]
 800c1fa:	e841 2300 	strex	r3, r2, [r1]
 800c1fe:	613b      	str	r3, [r7, #16]
   return(result);
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d1e6      	bne.n	800c1d4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2220      	movs	r2, #32
 800c20a:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800c20c:	bf00      	nop
 800c20e:	3724      	adds	r7, #36	; 0x24
 800c210:	46bd      	mov	sp, r7
 800c212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c216:	4770      	bx	lr

0800c218 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c218:	b480      	push	{r7}
 800c21a:	b095      	sub	sp, #84	; 0x54
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c228:	e853 3f00 	ldrex	r3, [r3]
 800c22c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c230:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c234:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	461a      	mov	r2, r3
 800c23c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c23e:	643b      	str	r3, [r7, #64]	; 0x40
 800c240:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c242:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c244:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c246:	e841 2300 	strex	r3, r2, [r1]
 800c24a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c24c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d1e6      	bne.n	800c220 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	3308      	adds	r3, #8
 800c258:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c25a:	6a3b      	ldr	r3, [r7, #32]
 800c25c:	e853 3f00 	ldrex	r3, [r3]
 800c260:	61fb      	str	r3, [r7, #28]
   return(result);
 800c262:	69fb      	ldr	r3, [r7, #28]
 800c264:	f023 0301 	bic.w	r3, r3, #1
 800c268:	64bb      	str	r3, [r7, #72]	; 0x48
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	3308      	adds	r3, #8
 800c270:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c272:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c274:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c276:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c278:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c27a:	e841 2300 	strex	r3, r2, [r1]
 800c27e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c282:	2b00      	cmp	r3, #0
 800c284:	d1e5      	bne.n	800c252 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c28a:	2b01      	cmp	r3, #1
 800c28c:	d118      	bne.n	800c2c0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	e853 3f00 	ldrex	r3, [r3]
 800c29a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	f023 0310 	bic.w	r3, r3, #16
 800c2a2:	647b      	str	r3, [r7, #68]	; 0x44
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c2ac:	61bb      	str	r3, [r7, #24]
 800c2ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2b0:	6979      	ldr	r1, [r7, #20]
 800c2b2:	69ba      	ldr	r2, [r7, #24]
 800c2b4:	e841 2300 	strex	r3, r2, [r1]
 800c2b8:	613b      	str	r3, [r7, #16]
   return(result);
 800c2ba:	693b      	ldr	r3, [r7, #16]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d1e6      	bne.n	800c28e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2220      	movs	r2, #32
 800c2c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	669a      	str	r2, [r3, #104]	; 0x68
}
 800c2d4:	bf00      	nop
 800c2d6:	3754      	adds	r7, #84	; 0x54
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2de:	4770      	bx	lr

0800c2e0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b090      	sub	sp, #64	; 0x40
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2ec:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	699b      	ldr	r3, [r3, #24]
 800c2f2:	2b20      	cmp	r3, #32
 800c2f4:	d037      	beq.n	800c366 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800c2f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c2fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	3308      	adds	r3, #8
 800c304:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c308:	e853 3f00 	ldrex	r3, [r3]
 800c30c:	623b      	str	r3, [r7, #32]
   return(result);
 800c30e:	6a3b      	ldr	r3, [r7, #32]
 800c310:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c314:	63bb      	str	r3, [r7, #56]	; 0x38
 800c316:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	3308      	adds	r3, #8
 800c31c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c31e:	633a      	str	r2, [r7, #48]	; 0x30
 800c320:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c322:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c324:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c326:	e841 2300 	strex	r3, r2, [r1]
 800c32a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c32c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d1e5      	bne.n	800c2fe <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c338:	693b      	ldr	r3, [r7, #16]
 800c33a:	e853 3f00 	ldrex	r3, [r3]
 800c33e:	60fb      	str	r3, [r7, #12]
   return(result);
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c346:	637b      	str	r3, [r7, #52]	; 0x34
 800c348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	461a      	mov	r2, r3
 800c34e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c350:	61fb      	str	r3, [r7, #28]
 800c352:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c354:	69b9      	ldr	r1, [r7, #24]
 800c356:	69fa      	ldr	r2, [r7, #28]
 800c358:	e841 2300 	strex	r3, r2, [r1]
 800c35c:	617b      	str	r3, [r7, #20]
   return(result);
 800c35e:	697b      	ldr	r3, [r7, #20]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d1e6      	bne.n	800c332 <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c364:	e002      	b.n	800c36c <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 800c366:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800c368:	f7f5 feb6 	bl	80020d8 <HAL_UART_TxCpltCallback>
}
 800c36c:	bf00      	nop
 800c36e:	3740      	adds	r7, #64	; 0x40
 800c370:	46bd      	mov	sp, r7
 800c372:	bd80      	pop	{r7, pc}

0800c374 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b084      	sub	sp, #16
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c380:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c382:	68f8      	ldr	r0, [r7, #12]
 800c384:	f7ff fa0a 	bl	800b79c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c388:	bf00      	nop
 800c38a:	3710      	adds	r7, #16
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}

0800c390 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b09c      	sub	sp, #112	; 0x70
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c39c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	699b      	ldr	r3, [r3, #24]
 800c3a2:	2b20      	cmp	r3, #32
 800c3a4:	d071      	beq.n	800c48a <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800c3a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c3ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c3b6:	e853 3f00 	ldrex	r3, [r3]
 800c3ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c3bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c3be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c3c2:	66bb      	str	r3, [r7, #104]	; 0x68
 800c3c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	461a      	mov	r2, r3
 800c3ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c3cc:	65bb      	str	r3, [r7, #88]	; 0x58
 800c3ce:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c3d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c3d4:	e841 2300 	strex	r3, r2, [r1]
 800c3d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c3da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d1e6      	bne.n	800c3ae <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	3308      	adds	r3, #8
 800c3e6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3ea:	e853 3f00 	ldrex	r3, [r3]
 800c3ee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c3f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3f2:	f023 0301 	bic.w	r3, r3, #1
 800c3f6:	667b      	str	r3, [r7, #100]	; 0x64
 800c3f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	3308      	adds	r3, #8
 800c3fe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c400:	647a      	str	r2, [r7, #68]	; 0x44
 800c402:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c404:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c406:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c408:	e841 2300 	strex	r3, r2, [r1]
 800c40c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c40e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c410:	2b00      	cmp	r3, #0
 800c412:	d1e5      	bne.n	800c3e0 <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c414:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	3308      	adds	r3, #8
 800c41a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c41e:	e853 3f00 	ldrex	r3, [r3]
 800c422:	623b      	str	r3, [r7, #32]
   return(result);
 800c424:	6a3b      	ldr	r3, [r7, #32]
 800c426:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c42a:	663b      	str	r3, [r7, #96]	; 0x60
 800c42c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	3308      	adds	r3, #8
 800c432:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c434:	633a      	str	r2, [r7, #48]	; 0x30
 800c436:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c438:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c43a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c43c:	e841 2300 	strex	r3, r2, [r1]
 800c440:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c444:	2b00      	cmp	r3, #0
 800c446:	d1e5      	bne.n	800c414 <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c448:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c44a:	2220      	movs	r2, #32
 800c44c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c450:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c452:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c454:	2b01      	cmp	r3, #1
 800c456:	d118      	bne.n	800c48a <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c458:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	e853 3f00 	ldrex	r3, [r3]
 800c464:	60fb      	str	r3, [r7, #12]
   return(result);
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	f023 0310 	bic.w	r3, r3, #16
 800c46c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c46e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	461a      	mov	r2, r3
 800c474:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c476:	61fb      	str	r3, [r7, #28]
 800c478:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c47a:	69b9      	ldr	r1, [r7, #24]
 800c47c:	69fa      	ldr	r2, [r7, #28]
 800c47e:	e841 2300 	strex	r3, r2, [r1]
 800c482:	617b      	str	r3, [r7, #20]
   return(result);
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d1e6      	bne.n	800c458 <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c48a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c48c:	2200      	movs	r2, #0
 800c48e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c490:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c494:	2b01      	cmp	r3, #1
 800c496:	d107      	bne.n	800c4a8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c498:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c49a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c49e:	4619      	mov	r1, r3
 800c4a0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c4a2:	f7ff f9ad 	bl	800b800 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c4a6:	e002      	b.n	800c4ae <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800c4a8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800c4aa:	f7f5 fe4d 	bl	8002148 <HAL_UART_RxCpltCallback>
}
 800c4ae:	bf00      	nop
 800c4b0:	3770      	adds	r7, #112	; 0x70
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	bd80      	pop	{r7, pc}

0800c4b6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c4b6:	b580      	push	{r7, lr}
 800c4b8:	b084      	sub	sp, #16
 800c4ba:	af00      	add	r7, sp, #0
 800c4bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4c2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2201      	movs	r2, #1
 800c4c8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4ce:	2b01      	cmp	r3, #1
 800c4d0:	d109      	bne.n	800c4e6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c4d8:	085b      	lsrs	r3, r3, #1
 800c4da:	b29b      	uxth	r3, r3
 800c4dc:	4619      	mov	r1, r3
 800c4de:	68f8      	ldr	r0, [r7, #12]
 800c4e0:	f7ff f98e 	bl	800b800 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c4e4:	e002      	b.n	800c4ec <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800c4e6:	68f8      	ldr	r0, [r7, #12]
 800c4e8:	f7ff f962 	bl	800b7b0 <HAL_UART_RxHalfCpltCallback>
}
 800c4ec:	bf00      	nop
 800c4ee:	3710      	adds	r7, #16
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}

0800c4f4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b086      	sub	sp, #24
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c500:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c502:	697b      	ldr	r3, [r7, #20]
 800c504:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c506:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c508:	697b      	ldr	r3, [r7, #20]
 800c50a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c50e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c510:	697b      	ldr	r3, [r7, #20]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	689b      	ldr	r3, [r3, #8]
 800c516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c51a:	2b80      	cmp	r3, #128	; 0x80
 800c51c:	d109      	bne.n	800c532 <UART_DMAError+0x3e>
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	2b21      	cmp	r3, #33	; 0x21
 800c522:	d106      	bne.n	800c532 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c524:	697b      	ldr	r3, [r7, #20]
 800c526:	2200      	movs	r2, #0
 800c528:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800c52c:	6978      	ldr	r0, [r7, #20]
 800c52e:	f7ff fe4d 	bl	800c1cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	689b      	ldr	r3, [r3, #8]
 800c538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c53c:	2b40      	cmp	r3, #64	; 0x40
 800c53e:	d109      	bne.n	800c554 <UART_DMAError+0x60>
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	2b22      	cmp	r3, #34	; 0x22
 800c544:	d106      	bne.n	800c554 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c546:	697b      	ldr	r3, [r7, #20]
 800c548:	2200      	movs	r2, #0
 800c54a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800c54e:	6978      	ldr	r0, [r7, #20]
 800c550:	f7ff fe62 	bl	800c218 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c554:	697b      	ldr	r3, [r7, #20]
 800c556:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c55a:	f043 0210 	orr.w	r2, r3, #16
 800c55e:	697b      	ldr	r3, [r7, #20]
 800c560:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c564:	6978      	ldr	r0, [r7, #20]
 800c566:	f7ff f92d 	bl	800b7c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c56a:	bf00      	nop
 800c56c:	3718      	adds	r7, #24
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}

0800c572 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c572:	b580      	push	{r7, lr}
 800c574:	b084      	sub	sp, #16
 800c576:	af00      	add	r7, sp, #0
 800c578:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c57e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	2200      	movs	r2, #0
 800c584:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	2200      	movs	r2, #0
 800c58c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c590:	68f8      	ldr	r0, [r7, #12]
 800c592:	f7ff f917 	bl	800b7c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c596:	bf00      	nop
 800c598:	3710      	adds	r7, #16
 800c59a:	46bd      	mov	sp, r7
 800c59c:	bd80      	pop	{r7, pc}

0800c59e <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800c59e:	b580      	push	{r7, lr}
 800c5a0:	b084      	sub	sp, #16
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5aa:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52


  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	2220      	movs	r2, #32
 800c5b8:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 800c5ba:	68f8      	ldr	r0, [r7, #12]
 800c5bc:	f7ff f90c 	bl	800b7d8 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c5c0:	bf00      	nop
 800c5c2:	3710      	adds	r7, #16
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}

0800c5c8 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b084      	sub	sp, #16
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5d4:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	2200      	movs	r2, #0
 800c5da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	220f      	movs	r2, #15
 800c5e4:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	699a      	ldr	r2, [r3, #24]
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	f042 0208 	orr.w	r2, r2, #8
 800c5f4:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	2220      	movs	r2, #32
 800c5fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	2200      	movs	r2, #0
 800c602:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800c604:	68f8      	ldr	r0, [r7, #12]
 800c606:	f7ff f8f1 	bl	800b7ec <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c60a:	bf00      	nop
 800c60c:	3710      	adds	r7, #16
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}

0800c612 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c612:	b480      	push	{r7}
 800c614:	b08f      	sub	sp, #60	; 0x3c
 800c616:	af00      	add	r7, sp, #0
 800c618:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c61e:	2b21      	cmp	r3, #33	; 0x21
 800c620:	d14d      	bne.n	800c6be <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c628:	b29b      	uxth	r3, r3
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d132      	bne.n	800c694 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c634:	6a3b      	ldr	r3, [r7, #32]
 800c636:	e853 3f00 	ldrex	r3, [r3]
 800c63a:	61fb      	str	r3, [r7, #28]
   return(result);
 800c63c:	69fb      	ldr	r3, [r7, #28]
 800c63e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c642:	637b      	str	r3, [r7, #52]	; 0x34
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	461a      	mov	r2, r3
 800c64a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c64c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c64e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c650:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c652:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c654:	e841 2300 	strex	r3, r2, [r1]
 800c658:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c65a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d1e6      	bne.n	800c62e <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	e853 3f00 	ldrex	r3, [r3]
 800c66c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c674:	633b      	str	r3, [r7, #48]	; 0x30
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	461a      	mov	r2, r3
 800c67c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c67e:	61bb      	str	r3, [r7, #24]
 800c680:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c682:	6979      	ldr	r1, [r7, #20]
 800c684:	69ba      	ldr	r2, [r7, #24]
 800c686:	e841 2300 	strex	r3, r2, [r1]
 800c68a:	613b      	str	r3, [r7, #16]
   return(result);
 800c68c:	693b      	ldr	r3, [r7, #16]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d1e6      	bne.n	800c660 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800c692:	e014      	b.n	800c6be <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c698:	781a      	ldrb	r2, [r3, #0]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	b292      	uxth	r2, r2
 800c6a0:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c6a6:	1c5a      	adds	r2, r3, #1
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c6b2:	b29b      	uxth	r3, r3
 800c6b4:	3b01      	subs	r3, #1
 800c6b6:	b29a      	uxth	r2, r3
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800c6be:	bf00      	nop
 800c6c0:	373c      	adds	r7, #60	; 0x3c
 800c6c2:	46bd      	mov	sp, r7
 800c6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c8:	4770      	bx	lr

0800c6ca <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c6ca:	b480      	push	{r7}
 800c6cc:	b091      	sub	sp, #68	; 0x44
 800c6ce:	af00      	add	r7, sp, #0
 800c6d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c6d6:	2b21      	cmp	r3, #33	; 0x21
 800c6d8:	d151      	bne.n	800c77e <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c6e0:	b29b      	uxth	r3, r3
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d132      	bne.n	800c74c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ee:	e853 3f00 	ldrex	r3, [r3]
 800c6f2:	623b      	str	r3, [r7, #32]
   return(result);
 800c6f4:	6a3b      	ldr	r3, [r7, #32]
 800c6f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c6fa:	63bb      	str	r3, [r7, #56]	; 0x38
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	461a      	mov	r2, r3
 800c702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c704:	633b      	str	r3, [r7, #48]	; 0x30
 800c706:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c708:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c70a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c70c:	e841 2300 	strex	r3, r2, [r1]
 800c710:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c714:	2b00      	cmp	r3, #0
 800c716:	d1e6      	bne.n	800c6e6 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c71e:	693b      	ldr	r3, [r7, #16]
 800c720:	e853 3f00 	ldrex	r3, [r3]
 800c724:	60fb      	str	r3, [r7, #12]
   return(result);
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c72c:	637b      	str	r3, [r7, #52]	; 0x34
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	461a      	mov	r2, r3
 800c734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c736:	61fb      	str	r3, [r7, #28]
 800c738:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c73a:	69b9      	ldr	r1, [r7, #24]
 800c73c:	69fa      	ldr	r2, [r7, #28]
 800c73e:	e841 2300 	strex	r3, r2, [r1]
 800c742:	617b      	str	r3, [r7, #20]
   return(result);
 800c744:	697b      	ldr	r3, [r7, #20]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d1e6      	bne.n	800c718 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800c74a:	e018      	b.n	800c77e <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c750:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c754:	881a      	ldrh	r2, [r3, #0]
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c75e:	b292      	uxth	r2, r2
 800c760:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c766:	1c9a      	adds	r2, r3, #2
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c772:	b29b      	uxth	r3, r3
 800c774:	3b01      	subs	r3, #1
 800c776:	b29a      	uxth	r2, r3
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800c77e:	bf00      	nop
 800c780:	3744      	adds	r7, #68	; 0x44
 800c782:	46bd      	mov	sp, r7
 800c784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c788:	4770      	bx	lr

0800c78a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c78a:	b580      	push	{r7, lr}
 800c78c:	b088      	sub	sp, #32
 800c78e:	af00      	add	r7, sp, #0
 800c790:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	e853 3f00 	ldrex	r3, [r3]
 800c79e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c7a6:	61fb      	str	r3, [r7, #28]
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	461a      	mov	r2, r3
 800c7ae:	69fb      	ldr	r3, [r7, #28]
 800c7b0:	61bb      	str	r3, [r7, #24]
 800c7b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7b4:	6979      	ldr	r1, [r7, #20]
 800c7b6:	69ba      	ldr	r2, [r7, #24]
 800c7b8:	e841 2300 	strex	r3, r2, [r1]
 800c7bc:	613b      	str	r3, [r7, #16]
   return(result);
 800c7be:	693b      	ldr	r3, [r7, #16]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d1e6      	bne.n	800c792 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	2220      	movs	r2, #32
 800c7c8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	f7f5 fc81 	bl	80020d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c7d6:	bf00      	nop
 800c7d8:	3720      	adds	r7, #32
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}

0800c7de <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c7de:	b580      	push	{r7, lr}
 800c7e0:	b09c      	sub	sp, #112	; 0x70
 800c7e2:	af00      	add	r7, sp, #0
 800c7e4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c7ec:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c7f6:	2b22      	cmp	r3, #34	; 0x22
 800c7f8:	f040 80b9 	bne.w	800c96e <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c802:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c806:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800c80a:	b2d9      	uxtb	r1, r3
 800c80c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800c810:	b2da      	uxtb	r2, r3
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c816:	400a      	ands	r2, r1
 800c818:	b2d2      	uxtb	r2, r2
 800c81a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c820:	1c5a      	adds	r2, r3, #1
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c82c:	b29b      	uxth	r3, r3
 800c82e:	3b01      	subs	r3, #1
 800c830:	b29a      	uxth	r2, r3
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c83e:	b29b      	uxth	r3, r3
 800c840:	2b00      	cmp	r3, #0
 800c842:	f040 809c 	bne.w	800c97e <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c84c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c84e:	e853 3f00 	ldrex	r3, [r3]
 800c852:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c854:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c856:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c85a:	66bb      	str	r3, [r7, #104]	; 0x68
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	461a      	mov	r2, r3
 800c862:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c864:	65bb      	str	r3, [r7, #88]	; 0x58
 800c866:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c868:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c86a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c86c:	e841 2300 	strex	r3, r2, [r1]
 800c870:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c872:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c874:	2b00      	cmp	r3, #0
 800c876:	d1e6      	bne.n	800c846 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	3308      	adds	r3, #8
 800c87e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c882:	e853 3f00 	ldrex	r3, [r3]
 800c886:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c88a:	f023 0301 	bic.w	r3, r3, #1
 800c88e:	667b      	str	r3, [r7, #100]	; 0x64
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	3308      	adds	r3, #8
 800c896:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c898:	647a      	str	r2, [r7, #68]	; 0x44
 800c89a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c89c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c89e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c8a0:	e841 2300 	strex	r3, r2, [r1]
 800c8a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c8a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d1e5      	bne.n	800c878 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2220      	movs	r2, #32
 800c8b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	685b      	ldr	r3, [r3, #4]
 800c8c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d018      	beq.n	800c900 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8d6:	e853 3f00 	ldrex	r3, [r3]
 800c8da:	623b      	str	r3, [r7, #32]
   return(result);
 800c8dc:	6a3b      	ldr	r3, [r7, #32]
 800c8de:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c8e2:	663b      	str	r3, [r7, #96]	; 0x60
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	461a      	mov	r2, r3
 800c8ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c8ec:	633b      	str	r3, [r7, #48]	; 0x30
 800c8ee:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c8f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c8f4:	e841 2300 	strex	r3, r2, [r1]
 800c8f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c8fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d1e6      	bne.n	800c8ce <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c904:	2b01      	cmp	r3, #1
 800c906:	d12e      	bne.n	800c966 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2200      	movs	r2, #0
 800c90c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	e853 3f00 	ldrex	r3, [r3]
 800c91a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	f023 0310 	bic.w	r3, r3, #16
 800c922:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	461a      	mov	r2, r3
 800c92a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c92c:	61fb      	str	r3, [r7, #28]
 800c92e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c930:	69b9      	ldr	r1, [r7, #24]
 800c932:	69fa      	ldr	r2, [r7, #28]
 800c934:	e841 2300 	strex	r3, r2, [r1]
 800c938:	617b      	str	r3, [r7, #20]
   return(result);
 800c93a:	697b      	ldr	r3, [r7, #20]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d1e6      	bne.n	800c90e <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	69db      	ldr	r3, [r3, #28]
 800c946:	f003 0310 	and.w	r3, r3, #16
 800c94a:	2b10      	cmp	r3, #16
 800c94c:	d103      	bne.n	800c956 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	2210      	movs	r2, #16
 800c954:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c95c:	4619      	mov	r1, r3
 800c95e:	6878      	ldr	r0, [r7, #4]
 800c960:	f7fe ff4e 	bl	800b800 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c964:	e00b      	b.n	800c97e <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800c966:	6878      	ldr	r0, [r7, #4]
 800c968:	f7f5 fbee 	bl	8002148 <HAL_UART_RxCpltCallback>
}
 800c96c:	e007      	b.n	800c97e <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	699a      	ldr	r2, [r3, #24]
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	f042 0208 	orr.w	r2, r2, #8
 800c97c:	619a      	str	r2, [r3, #24]
}
 800c97e:	bf00      	nop
 800c980:	3770      	adds	r7, #112	; 0x70
 800c982:	46bd      	mov	sp, r7
 800c984:	bd80      	pop	{r7, pc}

0800c986 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c986:	b580      	push	{r7, lr}
 800c988:	b09c      	sub	sp, #112	; 0x70
 800c98a:	af00      	add	r7, sp, #0
 800c98c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c994:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c99e:	2b22      	cmp	r3, #34	; 0x22
 800c9a0:	f040 80b9 	bne.w	800cb16 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c9aa:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9b2:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800c9b4:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800c9b8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800c9bc:	4013      	ands	r3, r2
 800c9be:	b29a      	uxth	r2, r3
 800c9c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c9c2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9c8:	1c9a      	adds	r2, r3, #2
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c9d4:	b29b      	uxth	r3, r3
 800c9d6:	3b01      	subs	r3, #1
 800c9d8:	b29a      	uxth	r2, r3
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c9e6:	b29b      	uxth	r3, r3
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	f040 809c 	bne.w	800cb26 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c9f6:	e853 3f00 	ldrex	r3, [r3]
 800c9fa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800c9fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c9fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ca02:	667b      	str	r3, [r7, #100]	; 0x64
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	461a      	mov	r2, r3
 800ca0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca0c:	657b      	str	r3, [r7, #84]	; 0x54
 800ca0e:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca10:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ca12:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ca14:	e841 2300 	strex	r3, r2, [r1]
 800ca18:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ca1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d1e6      	bne.n	800c9ee <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	3308      	adds	r3, #8
 800ca26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca2a:	e853 3f00 	ldrex	r3, [r3]
 800ca2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ca30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca32:	f023 0301 	bic.w	r3, r3, #1
 800ca36:	663b      	str	r3, [r7, #96]	; 0x60
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	3308      	adds	r3, #8
 800ca3e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ca40:	643a      	str	r2, [r7, #64]	; 0x40
 800ca42:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ca46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ca48:	e841 2300 	strex	r3, r2, [r1]
 800ca4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ca4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d1e5      	bne.n	800ca20 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	2220      	movs	r2, #32
 800ca58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	2200      	movs	r2, #0
 800ca60:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2200      	movs	r2, #0
 800ca66:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	685b      	ldr	r3, [r3, #4]
 800ca6e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d018      	beq.n	800caa8 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca7c:	6a3b      	ldr	r3, [r7, #32]
 800ca7e:	e853 3f00 	ldrex	r3, [r3]
 800ca82:	61fb      	str	r3, [r7, #28]
   return(result);
 800ca84:	69fb      	ldr	r3, [r7, #28]
 800ca86:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ca8a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	461a      	mov	r2, r3
 800ca92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ca94:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ca96:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ca9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ca9c:	e841 2300 	strex	r3, r2, [r1]
 800caa0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800caa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d1e6      	bne.n	800ca76 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800caac:	2b01      	cmp	r3, #1
 800caae:	d12e      	bne.n	800cb0e <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2200      	movs	r2, #0
 800cab4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	e853 3f00 	ldrex	r3, [r3]
 800cac2:	60bb      	str	r3, [r7, #8]
   return(result);
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	f023 0310 	bic.w	r3, r3, #16
 800caca:	65bb      	str	r3, [r7, #88]	; 0x58
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	461a      	mov	r2, r3
 800cad2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cad4:	61bb      	str	r3, [r7, #24]
 800cad6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cad8:	6979      	ldr	r1, [r7, #20]
 800cada:	69ba      	ldr	r2, [r7, #24]
 800cadc:	e841 2300 	strex	r3, r2, [r1]
 800cae0:	613b      	str	r3, [r7, #16]
   return(result);
 800cae2:	693b      	ldr	r3, [r7, #16]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d1e6      	bne.n	800cab6 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	69db      	ldr	r3, [r3, #28]
 800caee:	f003 0310 	and.w	r3, r3, #16
 800caf2:	2b10      	cmp	r3, #16
 800caf4:	d103      	bne.n	800cafe <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	2210      	movs	r2, #16
 800cafc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cb04:	4619      	mov	r1, r3
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f7fe fe7a 	bl	800b800 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cb0c:	e00b      	b.n	800cb26 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f7f5 fb1a 	bl	8002148 <HAL_UART_RxCpltCallback>
}
 800cb14:	e007      	b.n	800cb26 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	699a      	ldr	r2, [r3, #24]
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	f042 0208 	orr.w	r2, r2, #8
 800cb24:	619a      	str	r2, [r3, #24]
}
 800cb26:	bf00      	nop
 800cb28:	3770      	adds	r7, #112	; 0x70
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}

0800cb2e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cb2e:	b480      	push	{r7}
 800cb30:	b083      	sub	sp, #12
 800cb32:	af00      	add	r7, sp, #0
 800cb34:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cb36:	bf00      	nop
 800cb38:	370c      	adds	r7, #12
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb40:	4770      	bx	lr

0800cb42 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800cb42:	b480      	push	{r7}
 800cb44:	b085      	sub	sp, #20
 800cb46:	af00      	add	r7, sp, #0
 800cb48:	4603      	mov	r3, r0
 800cb4a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800cb50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cb54:	2b84      	cmp	r3, #132	; 0x84
 800cb56:	d005      	beq.n	800cb64 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800cb58:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	4413      	add	r3, r2
 800cb60:	3303      	adds	r3, #3
 800cb62:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800cb64:	68fb      	ldr	r3, [r7, #12]
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3714      	adds	r7, #20
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb70:	4770      	bx	lr

0800cb72 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800cb72:	b480      	push	{r7}
 800cb74:	b083      	sub	sp, #12
 800cb76:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb78:	f3ef 8305 	mrs	r3, IPSR
 800cb7c:	607b      	str	r3, [r7, #4]
  return(result);
 800cb7e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	bf14      	ite	ne
 800cb84:	2301      	movne	r3, #1
 800cb86:	2300      	moveq	r3, #0
 800cb88:	b2db      	uxtb	r3, r3
}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	370c      	adds	r7, #12
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb94:	4770      	bx	lr

0800cb96 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800cb96:	b580      	push	{r7, lr}
 800cb98:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800cb9a:	f001 fa6f 	bl	800e07c <vTaskStartScheduler>
  
  return osOK;
 800cb9e:	2300      	movs	r3, #0
}
 800cba0:	4618      	mov	r0, r3
 800cba2:	bd80      	pop	{r7, pc}

0800cba4 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800cba8:	f7ff ffe3 	bl	800cb72 <inHandlerMode>
 800cbac:	4603      	mov	r3, r0
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d003      	beq.n	800cbba <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800cbb2:	f001 fb8d 	bl	800e2d0 <xTaskGetTickCountFromISR>
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	e002      	b.n	800cbc0 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800cbba:	f001 fb79 	bl	800e2b0 <xTaskGetTickCount>
 800cbbe:	4603      	mov	r3, r0
  }
}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	bd80      	pop	{r7, pc}

0800cbc4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800cbc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbc6:	b089      	sub	sp, #36	; 0x24
 800cbc8:	af04      	add	r7, sp, #16
 800cbca:	6078      	str	r0, [r7, #4]
 800cbcc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	695b      	ldr	r3, [r3, #20]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d020      	beq.n	800cc18 <osThreadCreate+0x54>
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	699b      	ldr	r3, [r3, #24]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d01c      	beq.n	800cc18 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	685c      	ldr	r4, [r3, #4]
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	691e      	ldr	r6, [r3, #16]
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	f7ff ffa6 	bl	800cb42 <makeFreeRtosPriority>
 800cbf6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	695b      	ldr	r3, [r3, #20]
 800cbfc:	687a      	ldr	r2, [r7, #4]
 800cbfe:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cc00:	9202      	str	r2, [sp, #8]
 800cc02:	9301      	str	r3, [sp, #4]
 800cc04:	9100      	str	r1, [sp, #0]
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	4632      	mov	r2, r6
 800cc0a:	4629      	mov	r1, r5
 800cc0c:	4620      	mov	r0, r4
 800cc0e:	f000 ffe1 	bl	800dbd4 <xTaskCreateStatic>
 800cc12:	4603      	mov	r3, r0
 800cc14:	60fb      	str	r3, [r7, #12]
 800cc16:	e01c      	b.n	800cc52 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	685c      	ldr	r4, [r3, #4]
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cc24:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	f7ff ff88 	bl	800cb42 <makeFreeRtosPriority>
 800cc32:	4602      	mov	r2, r0
 800cc34:	f107 030c 	add.w	r3, r7, #12
 800cc38:	9301      	str	r3, [sp, #4]
 800cc3a:	9200      	str	r2, [sp, #0]
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	4632      	mov	r2, r6
 800cc40:	4629      	mov	r1, r5
 800cc42:	4620      	mov	r0, r4
 800cc44:	f001 f822 	bl	800dc8c <xTaskCreate>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	2b01      	cmp	r3, #1
 800cc4c:	d001      	beq.n	800cc52 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800cc4e:	2300      	movs	r3, #0
 800cc50:	e000      	b.n	800cc54 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800cc52:	68fb      	ldr	r3, [r7, #12]
}
 800cc54:	4618      	mov	r0, r3
 800cc56:	3714      	adds	r7, #20
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cc5c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b084      	sub	sp, #16
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d001      	beq.n	800cc72 <osDelay+0x16>
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	e000      	b.n	800cc74 <osDelay+0x18>
 800cc72:	2301      	movs	r3, #1
 800cc74:	4618      	mov	r0, r3
 800cc76:	f001 f9cd 	bl	800e014 <vTaskDelay>
  
  return osOK;
 800cc7a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	3710      	adds	r7, #16
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}

0800cc84 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b086      	sub	sp, #24
 800cc88:	af02      	add	r7, sp, #8
 800cc8a:	60f8      	str	r0, [r7, #12]
 800cc8c:	460b      	mov	r3, r1
 800cc8e:	607a      	str	r2, [r7, #4]
 800cc90:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	685b      	ldr	r3, [r3, #4]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d013      	beq.n	800ccc2 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 800cc9a:	7afb      	ldrb	r3, [r7, #11]
 800cc9c:	2b01      	cmp	r3, #1
 800cc9e:	d101      	bne.n	800cca4 <osTimerCreate+0x20>
 800cca0:	2101      	movs	r1, #1
 800cca2:	e000      	b.n	800cca6 <osTimerCreate+0x22>
 800cca4:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 800ccaa:	68fa      	ldr	r2, [r7, #12]
 800ccac:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 800ccae:	9201      	str	r2, [sp, #4]
 800ccb0:	9300      	str	r3, [sp, #0]
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	460a      	mov	r2, r1
 800ccb6:	2101      	movs	r1, #1
 800ccb8:	480b      	ldr	r0, [pc, #44]	; (800cce8 <osTimerCreate+0x64>)
 800ccba:	f002 f8fe 	bl	800eeba <xTimerCreateStatic>
 800ccbe:	4603      	mov	r3, r0
 800ccc0:	e00e      	b.n	800cce0 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 800ccc2:	7afb      	ldrb	r3, [r7, #11]
 800ccc4:	2b01      	cmp	r3, #1
 800ccc6:	d101      	bne.n	800cccc <osTimerCreate+0x48>
 800ccc8:	2201      	movs	r2, #1
 800ccca:	e000      	b.n	800ccce <osTimerCreate+0x4a>
 800cccc:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800ccd2:	9300      	str	r3, [sp, #0]
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2101      	movs	r1, #1
 800ccd8:	4803      	ldr	r0, [pc, #12]	; (800cce8 <osTimerCreate+0x64>)
 800ccda:	f002 f8cd 	bl	800ee78 <xTimerCreate>
 800ccde:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 800cce0:	4618      	mov	r0, r3
 800cce2:	3710      	adds	r7, #16
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}
 800cce8:	080107b0 	.word	0x080107b0

0800ccec <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b082      	sub	sp, #8
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d007      	beq.n	800cd0c <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	685b      	ldr	r3, [r3, #4]
 800cd00:	4619      	mov	r1, r3
 800cd02:	2001      	movs	r0, #1
 800cd04:	f000 fa42 	bl	800d18c <xQueueCreateMutexStatic>
 800cd08:	4603      	mov	r3, r0
 800cd0a:	e003      	b.n	800cd14 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800cd0c:	2001      	movs	r0, #1
 800cd0e:	f000 fa25 	bl	800d15c <xQueueCreateMutex>
 800cd12:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800cd14:	4618      	mov	r0, r3
 800cd16:	3708      	adds	r7, #8
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	bd80      	pop	{r7, pc}

0800cd1c <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b084      	sub	sp, #16
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
 800cd24:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 800cd26:	683b      	ldr	r3, [r7, #0]
 800cd28:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d001      	beq.n	800cd34 <osDelayUntil+0x18>
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	e000      	b.n	800cd36 <osDelayUntil+0x1a>
 800cd34:	2301      	movs	r3, #1
 800cd36:	4619      	mov	r1, r3
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f001 f8ed 	bl	800df18 <vTaskDelayUntil>
  
  return osOK;
 800cd3e:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 800cd40:	4618      	mov	r0, r3
 800cd42:	3710      	adds	r7, #16
 800cd44:	46bd      	mov	sp, r7
 800cd46:	bd80      	pop	{r7, pc}

0800cd48 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cd48:	b480      	push	{r7}
 800cd4a:	b083      	sub	sp, #12
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	f103 0208 	add.w	r2, r3, #8
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f04f 32ff 	mov.w	r2, #4294967295
 800cd60:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f103 0208 	add.w	r2, r3, #8
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f103 0208 	add.w	r2, r3, #8
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cd7c:	bf00      	nop
 800cd7e:	370c      	adds	r7, #12
 800cd80:	46bd      	mov	sp, r7
 800cd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd86:	4770      	bx	lr

0800cd88 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cd88:	b480      	push	{r7}
 800cd8a:	b083      	sub	sp, #12
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2200      	movs	r2, #0
 800cd94:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cd96:	bf00      	nop
 800cd98:	370c      	adds	r7, #12
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda0:	4770      	bx	lr

0800cda2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cda2:	b480      	push	{r7}
 800cda4:	b085      	sub	sp, #20
 800cda6:	af00      	add	r7, sp, #0
 800cda8:	6078      	str	r0, [r7, #4]
 800cdaa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	685b      	ldr	r3, [r3, #4]
 800cdb0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cdb2:	683b      	ldr	r3, [r7, #0]
 800cdb4:	68fa      	ldr	r2, [r7, #12]
 800cdb6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	689a      	ldr	r2, [r3, #8]
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	689b      	ldr	r3, [r3, #8]
 800cdc4:	683a      	ldr	r2, [r7, #0]
 800cdc6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	683a      	ldr	r2, [r7, #0]
 800cdcc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800cdce:	683b      	ldr	r3, [r7, #0]
 800cdd0:	687a      	ldr	r2, [r7, #4]
 800cdd2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	1c5a      	adds	r2, r3, #1
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	601a      	str	r2, [r3, #0]
}
 800cdde:	bf00      	nop
 800cde0:	3714      	adds	r7, #20
 800cde2:	46bd      	mov	sp, r7
 800cde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde8:	4770      	bx	lr

0800cdea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cdea:	b480      	push	{r7}
 800cdec:	b085      	sub	sp, #20
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	6078      	str	r0, [r7, #4]
 800cdf2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cdfa:	68bb      	ldr	r3, [r7, #8]
 800cdfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce00:	d103      	bne.n	800ce0a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	691b      	ldr	r3, [r3, #16]
 800ce06:	60fb      	str	r3, [r7, #12]
 800ce08:	e00c      	b.n	800ce24 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	3308      	adds	r3, #8
 800ce0e:	60fb      	str	r3, [r7, #12]
 800ce10:	e002      	b.n	800ce18 <vListInsert+0x2e>
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	685b      	ldr	r3, [r3, #4]
 800ce16:	60fb      	str	r3, [r7, #12]
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	685b      	ldr	r3, [r3, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	68ba      	ldr	r2, [r7, #8]
 800ce20:	429a      	cmp	r2, r3
 800ce22:	d2f6      	bcs.n	800ce12 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	685a      	ldr	r2, [r3, #4]
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	685b      	ldr	r3, [r3, #4]
 800ce30:	683a      	ldr	r2, [r7, #0]
 800ce32:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ce34:	683b      	ldr	r3, [r7, #0]
 800ce36:	68fa      	ldr	r2, [r7, #12]
 800ce38:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	683a      	ldr	r2, [r7, #0]
 800ce3e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	687a      	ldr	r2, [r7, #4]
 800ce44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	1c5a      	adds	r2, r3, #1
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	601a      	str	r2, [r3, #0]
}
 800ce50:	bf00      	nop
 800ce52:	3714      	adds	r7, #20
 800ce54:	46bd      	mov	sp, r7
 800ce56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5a:	4770      	bx	lr

0800ce5c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	b085      	sub	sp, #20
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	691b      	ldr	r3, [r3, #16]
 800ce68:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	685b      	ldr	r3, [r3, #4]
 800ce6e:	687a      	ldr	r2, [r7, #4]
 800ce70:	6892      	ldr	r2, [r2, #8]
 800ce72:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	689b      	ldr	r3, [r3, #8]
 800ce78:	687a      	ldr	r2, [r7, #4]
 800ce7a:	6852      	ldr	r2, [r2, #4]
 800ce7c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	687a      	ldr	r2, [r7, #4]
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d103      	bne.n	800ce90 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	689a      	ldr	r2, [r3, #8]
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2200      	movs	r2, #0
 800ce94:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	1e5a      	subs	r2, r3, #1
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	681b      	ldr	r3, [r3, #0]
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3714      	adds	r7, #20
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceae:	4770      	bx	lr

0800ceb0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b084      	sub	sp, #16
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
 800ceb8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d10a      	bne.n	800ceda <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800cec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cec8:	f383 8811 	msr	BASEPRI, r3
 800cecc:	f3bf 8f6f 	isb	sy
 800ced0:	f3bf 8f4f 	dsb	sy
 800ced4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ced6:	bf00      	nop
 800ced8:	e7fe      	b.n	800ced8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ceda:	f002 fc3b 	bl	800f754 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	681a      	ldr	r2, [r3, #0]
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cee6:	68f9      	ldr	r1, [r7, #12]
 800cee8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ceea:	fb01 f303 	mul.w	r3, r1, r3
 800ceee:	441a      	add	r2, r3
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	2200      	movs	r2, #0
 800cef8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681a      	ldr	r2, [r3, #0]
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	681a      	ldr	r2, [r3, #0]
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf0a:	3b01      	subs	r3, #1
 800cf0c:	68f9      	ldr	r1, [r7, #12]
 800cf0e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800cf10:	fb01 f303 	mul.w	r3, r1, r3
 800cf14:	441a      	add	r2, r3
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	22ff      	movs	r2, #255	; 0xff
 800cf1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	22ff      	movs	r2, #255	; 0xff
 800cf26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d114      	bne.n	800cf5a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	691b      	ldr	r3, [r3, #16]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d01a      	beq.n	800cf6e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	3310      	adds	r3, #16
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	f001 fb49 	bl	800e5d4 <xTaskRemoveFromEventList>
 800cf42:	4603      	mov	r3, r0
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d012      	beq.n	800cf6e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cf48:	4b0c      	ldr	r3, [pc, #48]	; (800cf7c <xQueueGenericReset+0xcc>)
 800cf4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf4e:	601a      	str	r2, [r3, #0]
 800cf50:	f3bf 8f4f 	dsb	sy
 800cf54:	f3bf 8f6f 	isb	sy
 800cf58:	e009      	b.n	800cf6e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	3310      	adds	r3, #16
 800cf5e:	4618      	mov	r0, r3
 800cf60:	f7ff fef2 	bl	800cd48 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	3324      	adds	r3, #36	; 0x24
 800cf68:	4618      	mov	r0, r3
 800cf6a:	f7ff feed 	bl	800cd48 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cf6e:	f002 fc21 	bl	800f7b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cf72:	2301      	movs	r3, #1
}
 800cf74:	4618      	mov	r0, r3
 800cf76:	3710      	adds	r7, #16
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}
 800cf7c:	e000ed04 	.word	0xe000ed04

0800cf80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b08e      	sub	sp, #56	; 0x38
 800cf84:	af02      	add	r7, sp, #8
 800cf86:	60f8      	str	r0, [r7, #12]
 800cf88:	60b9      	str	r1, [r7, #8]
 800cf8a:	607a      	str	r2, [r7, #4]
 800cf8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d10a      	bne.n	800cfaa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800cf94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf98:	f383 8811 	msr	BASEPRI, r3
 800cf9c:	f3bf 8f6f 	isb	sy
 800cfa0:	f3bf 8f4f 	dsb	sy
 800cfa4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cfa6:	bf00      	nop
 800cfa8:	e7fe      	b.n	800cfa8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d10a      	bne.n	800cfc6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800cfb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb4:	f383 8811 	msr	BASEPRI, r3
 800cfb8:	f3bf 8f6f 	isb	sy
 800cfbc:	f3bf 8f4f 	dsb	sy
 800cfc0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cfc2:	bf00      	nop
 800cfc4:	e7fe      	b.n	800cfc4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d002      	beq.n	800cfd2 <xQueueGenericCreateStatic+0x52>
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d001      	beq.n	800cfd6 <xQueueGenericCreateStatic+0x56>
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	e000      	b.n	800cfd8 <xQueueGenericCreateStatic+0x58>
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d10a      	bne.n	800cff2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800cfdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfe0:	f383 8811 	msr	BASEPRI, r3
 800cfe4:	f3bf 8f6f 	isb	sy
 800cfe8:	f3bf 8f4f 	dsb	sy
 800cfec:	623b      	str	r3, [r7, #32]
}
 800cfee:	bf00      	nop
 800cff0:	e7fe      	b.n	800cff0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d102      	bne.n	800cffe <xQueueGenericCreateStatic+0x7e>
 800cff8:	68bb      	ldr	r3, [r7, #8]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d101      	bne.n	800d002 <xQueueGenericCreateStatic+0x82>
 800cffe:	2301      	movs	r3, #1
 800d000:	e000      	b.n	800d004 <xQueueGenericCreateStatic+0x84>
 800d002:	2300      	movs	r3, #0
 800d004:	2b00      	cmp	r3, #0
 800d006:	d10a      	bne.n	800d01e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d00c:	f383 8811 	msr	BASEPRI, r3
 800d010:	f3bf 8f6f 	isb	sy
 800d014:	f3bf 8f4f 	dsb	sy
 800d018:	61fb      	str	r3, [r7, #28]
}
 800d01a:	bf00      	nop
 800d01c:	e7fe      	b.n	800d01c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d01e:	2348      	movs	r3, #72	; 0x48
 800d020:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d022:	697b      	ldr	r3, [r7, #20]
 800d024:	2b48      	cmp	r3, #72	; 0x48
 800d026:	d00a      	beq.n	800d03e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d02c:	f383 8811 	msr	BASEPRI, r3
 800d030:	f3bf 8f6f 	isb	sy
 800d034:	f3bf 8f4f 	dsb	sy
 800d038:	61bb      	str	r3, [r7, #24]
}
 800d03a:	bf00      	nop
 800d03c:	e7fe      	b.n	800d03c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d044:	2b00      	cmp	r3, #0
 800d046:	d00d      	beq.n	800d064 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d04a:	2201      	movs	r2, #1
 800d04c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d050:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d056:	9300      	str	r3, [sp, #0]
 800d058:	4613      	mov	r3, r2
 800d05a:	687a      	ldr	r2, [r7, #4]
 800d05c:	68b9      	ldr	r1, [r7, #8]
 800d05e:	68f8      	ldr	r0, [r7, #12]
 800d060:	f000 f843 	bl	800d0ea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800d064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d066:	4618      	mov	r0, r3
 800d068:	3730      	adds	r7, #48	; 0x30
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}

0800d06e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d06e:	b580      	push	{r7, lr}
 800d070:	b08a      	sub	sp, #40	; 0x28
 800d072:	af02      	add	r7, sp, #8
 800d074:	60f8      	str	r0, [r7, #12]
 800d076:	60b9      	str	r1, [r7, #8]
 800d078:	4613      	mov	r3, r2
 800d07a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d10a      	bne.n	800d098 <xQueueGenericCreate+0x2a>
	__asm volatile
 800d082:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d086:	f383 8811 	msr	BASEPRI, r3
 800d08a:	f3bf 8f6f 	isb	sy
 800d08e:	f3bf 8f4f 	dsb	sy
 800d092:	613b      	str	r3, [r7, #16]
}
 800d094:	bf00      	nop
 800d096:	e7fe      	b.n	800d096 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d102      	bne.n	800d0a4 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d09e:	2300      	movs	r3, #0
 800d0a0:	61fb      	str	r3, [r7, #28]
 800d0a2:	e004      	b.n	800d0ae <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	68ba      	ldr	r2, [r7, #8]
 800d0a8:	fb02 f303 	mul.w	r3, r2, r3
 800d0ac:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800d0ae:	69fb      	ldr	r3, [r7, #28]
 800d0b0:	3348      	adds	r3, #72	; 0x48
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f002 fc70 	bl	800f998 <pvPortMalloc>
 800d0b8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d0ba:	69bb      	ldr	r3, [r7, #24]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d00f      	beq.n	800d0e0 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800d0c0:	69bb      	ldr	r3, [r7, #24]
 800d0c2:	3348      	adds	r3, #72	; 0x48
 800d0c4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d0c6:	69bb      	ldr	r3, [r7, #24]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d0ce:	79fa      	ldrb	r2, [r7, #7]
 800d0d0:	69bb      	ldr	r3, [r7, #24]
 800d0d2:	9300      	str	r3, [sp, #0]
 800d0d4:	4613      	mov	r3, r2
 800d0d6:	697a      	ldr	r2, [r7, #20]
 800d0d8:	68b9      	ldr	r1, [r7, #8]
 800d0da:	68f8      	ldr	r0, [r7, #12]
 800d0dc:	f000 f805 	bl	800d0ea <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800d0e0:	69bb      	ldr	r3, [r7, #24]
	}
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	3720      	adds	r7, #32
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	bd80      	pop	{r7, pc}

0800d0ea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d0ea:	b580      	push	{r7, lr}
 800d0ec:	b084      	sub	sp, #16
 800d0ee:	af00      	add	r7, sp, #0
 800d0f0:	60f8      	str	r0, [r7, #12]
 800d0f2:	60b9      	str	r1, [r7, #8]
 800d0f4:	607a      	str	r2, [r7, #4]
 800d0f6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d103      	bne.n	800d106 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d0fe:	69bb      	ldr	r3, [r7, #24]
 800d100:	69ba      	ldr	r2, [r7, #24]
 800d102:	601a      	str	r2, [r3, #0]
 800d104:	e002      	b.n	800d10c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d106:	69bb      	ldr	r3, [r7, #24]
 800d108:	687a      	ldr	r2, [r7, #4]
 800d10a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d10c:	69bb      	ldr	r3, [r7, #24]
 800d10e:	68fa      	ldr	r2, [r7, #12]
 800d110:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d112:	69bb      	ldr	r3, [r7, #24]
 800d114:	68ba      	ldr	r2, [r7, #8]
 800d116:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d118:	2101      	movs	r1, #1
 800d11a:	69b8      	ldr	r0, [r7, #24]
 800d11c:	f7ff fec8 	bl	800ceb0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d120:	bf00      	nop
 800d122:	3710      	adds	r7, #16
 800d124:	46bd      	mov	sp, r7
 800d126:	bd80      	pop	{r7, pc}

0800d128 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b082      	sub	sp, #8
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d00e      	beq.n	800d154 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2200      	movs	r2, #0
 800d13a:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2200      	movs	r2, #0
 800d140:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2200      	movs	r2, #0
 800d146:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d148:	2300      	movs	r3, #0
 800d14a:	2200      	movs	r2, #0
 800d14c:	2100      	movs	r1, #0
 800d14e:	6878      	ldr	r0, [r7, #4]
 800d150:	f000 f838 	bl	800d1c4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d154:	bf00      	nop
 800d156:	3708      	adds	r7, #8
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}

0800d15c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b086      	sub	sp, #24
 800d160:	af00      	add	r7, sp, #0
 800d162:	4603      	mov	r3, r0
 800d164:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d166:	2301      	movs	r3, #1
 800d168:	617b      	str	r3, [r7, #20]
 800d16a:	2300      	movs	r3, #0
 800d16c:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d16e:	79fb      	ldrb	r3, [r7, #7]
 800d170:	461a      	mov	r2, r3
 800d172:	6939      	ldr	r1, [r7, #16]
 800d174:	6978      	ldr	r0, [r7, #20]
 800d176:	f7ff ff7a 	bl	800d06e <xQueueGenericCreate>
 800d17a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800d17c:	68f8      	ldr	r0, [r7, #12]
 800d17e:	f7ff ffd3 	bl	800d128 <prvInitialiseMutex>

		return pxNewQueue;
 800d182:	68fb      	ldr	r3, [r7, #12]
	}
 800d184:	4618      	mov	r0, r3
 800d186:	3718      	adds	r7, #24
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}

0800d18c <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b088      	sub	sp, #32
 800d190:	af02      	add	r7, sp, #8
 800d192:	4603      	mov	r3, r0
 800d194:	6039      	str	r1, [r7, #0]
 800d196:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d198:	2301      	movs	r3, #1
 800d19a:	617b      	str	r3, [r7, #20]
 800d19c:	2300      	movs	r3, #0
 800d19e:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d1a0:	79fb      	ldrb	r3, [r7, #7]
 800d1a2:	9300      	str	r3, [sp, #0]
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	6939      	ldr	r1, [r7, #16]
 800d1aa:	6978      	ldr	r0, [r7, #20]
 800d1ac:	f7ff fee8 	bl	800cf80 <xQueueGenericCreateStatic>
 800d1b0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800d1b2:	68f8      	ldr	r0, [r7, #12]
 800d1b4:	f7ff ffb8 	bl	800d128 <prvInitialiseMutex>

		return pxNewQueue;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
	}
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	3718      	adds	r7, #24
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}
	...

0800d1c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d1c4:	b580      	push	{r7, lr}
 800d1c6:	b08e      	sub	sp, #56	; 0x38
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	60f8      	str	r0, [r7, #12]
 800d1cc:	60b9      	str	r1, [r7, #8]
 800d1ce:	607a      	str	r2, [r7, #4]
 800d1d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d1da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d10a      	bne.n	800d1f6 <xQueueGenericSend+0x32>
	__asm volatile
 800d1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1e4:	f383 8811 	msr	BASEPRI, r3
 800d1e8:	f3bf 8f6f 	isb	sy
 800d1ec:	f3bf 8f4f 	dsb	sy
 800d1f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d1f2:	bf00      	nop
 800d1f4:	e7fe      	b.n	800d1f4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d103      	bne.n	800d204 <xQueueGenericSend+0x40>
 800d1fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d200:	2b00      	cmp	r3, #0
 800d202:	d101      	bne.n	800d208 <xQueueGenericSend+0x44>
 800d204:	2301      	movs	r3, #1
 800d206:	e000      	b.n	800d20a <xQueueGenericSend+0x46>
 800d208:	2300      	movs	r3, #0
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d10a      	bne.n	800d224 <xQueueGenericSend+0x60>
	__asm volatile
 800d20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d212:	f383 8811 	msr	BASEPRI, r3
 800d216:	f3bf 8f6f 	isb	sy
 800d21a:	f3bf 8f4f 	dsb	sy
 800d21e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d220:	bf00      	nop
 800d222:	e7fe      	b.n	800d222 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	2b02      	cmp	r3, #2
 800d228:	d103      	bne.n	800d232 <xQueueGenericSend+0x6e>
 800d22a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d22c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d22e:	2b01      	cmp	r3, #1
 800d230:	d101      	bne.n	800d236 <xQueueGenericSend+0x72>
 800d232:	2301      	movs	r3, #1
 800d234:	e000      	b.n	800d238 <xQueueGenericSend+0x74>
 800d236:	2300      	movs	r3, #0
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d10a      	bne.n	800d252 <xQueueGenericSend+0x8e>
	__asm volatile
 800d23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d240:	f383 8811 	msr	BASEPRI, r3
 800d244:	f3bf 8f6f 	isb	sy
 800d248:	f3bf 8f4f 	dsb	sy
 800d24c:	623b      	str	r3, [r7, #32]
}
 800d24e:	bf00      	nop
 800d250:	e7fe      	b.n	800d250 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d252:	f001 fb85 	bl	800e960 <xTaskGetSchedulerState>
 800d256:	4603      	mov	r3, r0
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d102      	bne.n	800d262 <xQueueGenericSend+0x9e>
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d101      	bne.n	800d266 <xQueueGenericSend+0xa2>
 800d262:	2301      	movs	r3, #1
 800d264:	e000      	b.n	800d268 <xQueueGenericSend+0xa4>
 800d266:	2300      	movs	r3, #0
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d10a      	bne.n	800d282 <xQueueGenericSend+0xbe>
	__asm volatile
 800d26c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d270:	f383 8811 	msr	BASEPRI, r3
 800d274:	f3bf 8f6f 	isb	sy
 800d278:	f3bf 8f4f 	dsb	sy
 800d27c:	61fb      	str	r3, [r7, #28]
}
 800d27e:	bf00      	nop
 800d280:	e7fe      	b.n	800d280 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d282:	f002 fa67 	bl	800f754 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d288:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d28a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d28c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d28e:	429a      	cmp	r2, r3
 800d290:	d302      	bcc.n	800d298 <xQueueGenericSend+0xd4>
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	2b02      	cmp	r3, #2
 800d296:	d129      	bne.n	800d2ec <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d298:	683a      	ldr	r2, [r7, #0]
 800d29a:	68b9      	ldr	r1, [r7, #8]
 800d29c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d29e:	f000 fb2b 	bl	800d8f8 <prvCopyDataToQueue>
 800d2a2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d2a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d010      	beq.n	800d2ce <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d2ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2ae:	3324      	adds	r3, #36	; 0x24
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f001 f98f 	bl	800e5d4 <xTaskRemoveFromEventList>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d013      	beq.n	800d2e4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d2bc:	4b3f      	ldr	r3, [pc, #252]	; (800d3bc <xQueueGenericSend+0x1f8>)
 800d2be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2c2:	601a      	str	r2, [r3, #0]
 800d2c4:	f3bf 8f4f 	dsb	sy
 800d2c8:	f3bf 8f6f 	isb	sy
 800d2cc:	e00a      	b.n	800d2e4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d2ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d007      	beq.n	800d2e4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d2d4:	4b39      	ldr	r3, [pc, #228]	; (800d3bc <xQueueGenericSend+0x1f8>)
 800d2d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2da:	601a      	str	r2, [r3, #0]
 800d2dc:	f3bf 8f4f 	dsb	sy
 800d2e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d2e4:	f002 fa66 	bl	800f7b4 <vPortExitCritical>
				return pdPASS;
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	e063      	b.n	800d3b4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d103      	bne.n	800d2fa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d2f2:	f002 fa5f 	bl	800f7b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	e05c      	b.n	800d3b4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d2fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d106      	bne.n	800d30e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d300:	f107 0314 	add.w	r3, r7, #20
 800d304:	4618      	mov	r0, r3
 800d306:	f001 f9c7 	bl	800e698 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d30a:	2301      	movs	r3, #1
 800d30c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d30e:	f002 fa51 	bl	800f7b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d312:	f000 ff23 	bl	800e15c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d316:	f002 fa1d 	bl	800f754 <vPortEnterCritical>
 800d31a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d31c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d320:	b25b      	sxtb	r3, r3
 800d322:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d326:	d103      	bne.n	800d330 <xQueueGenericSend+0x16c>
 800d328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d32a:	2200      	movs	r2, #0
 800d32c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d332:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d336:	b25b      	sxtb	r3, r3
 800d338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d33c:	d103      	bne.n	800d346 <xQueueGenericSend+0x182>
 800d33e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d340:	2200      	movs	r2, #0
 800d342:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d346:	f002 fa35 	bl	800f7b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d34a:	1d3a      	adds	r2, r7, #4
 800d34c:	f107 0314 	add.w	r3, r7, #20
 800d350:	4611      	mov	r1, r2
 800d352:	4618      	mov	r0, r3
 800d354:	f001 f9b6 	bl	800e6c4 <xTaskCheckForTimeOut>
 800d358:	4603      	mov	r3, r0
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d124      	bne.n	800d3a8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d35e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d360:	f000 fbc2 	bl	800dae8 <prvIsQueueFull>
 800d364:	4603      	mov	r3, r0
 800d366:	2b00      	cmp	r3, #0
 800d368:	d018      	beq.n	800d39c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d36a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d36c:	3310      	adds	r3, #16
 800d36e:	687a      	ldr	r2, [r7, #4]
 800d370:	4611      	mov	r1, r2
 800d372:	4618      	mov	r0, r3
 800d374:	f001 f8de 	bl	800e534 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d378:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d37a:	f000 fb4d 	bl	800da18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d37e:	f000 fefb 	bl	800e178 <xTaskResumeAll>
 800d382:	4603      	mov	r3, r0
 800d384:	2b00      	cmp	r3, #0
 800d386:	f47f af7c 	bne.w	800d282 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d38a:	4b0c      	ldr	r3, [pc, #48]	; (800d3bc <xQueueGenericSend+0x1f8>)
 800d38c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d390:	601a      	str	r2, [r3, #0]
 800d392:	f3bf 8f4f 	dsb	sy
 800d396:	f3bf 8f6f 	isb	sy
 800d39a:	e772      	b.n	800d282 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d39c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d39e:	f000 fb3b 	bl	800da18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d3a2:	f000 fee9 	bl	800e178 <xTaskResumeAll>
 800d3a6:	e76c      	b.n	800d282 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d3a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d3aa:	f000 fb35 	bl	800da18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d3ae:	f000 fee3 	bl	800e178 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d3b2:	2300      	movs	r3, #0
		}
	}
}
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	3738      	adds	r7, #56	; 0x38
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	bd80      	pop	{r7, pc}
 800d3bc:	e000ed04 	.word	0xe000ed04

0800d3c0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b08e      	sub	sp, #56	; 0x38
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	60f8      	str	r0, [r7, #12]
 800d3c8:	60b9      	str	r1, [r7, #8]
 800d3ca:	607a      	str	r2, [r7, #4]
 800d3cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d3d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d10a      	bne.n	800d3ee <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d3d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3dc:	f383 8811 	msr	BASEPRI, r3
 800d3e0:	f3bf 8f6f 	isb	sy
 800d3e4:	f3bf 8f4f 	dsb	sy
 800d3e8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d3ea:	bf00      	nop
 800d3ec:	e7fe      	b.n	800d3ec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d103      	bne.n	800d3fc <xQueueGenericSendFromISR+0x3c>
 800d3f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d101      	bne.n	800d400 <xQueueGenericSendFromISR+0x40>
 800d3fc:	2301      	movs	r3, #1
 800d3fe:	e000      	b.n	800d402 <xQueueGenericSendFromISR+0x42>
 800d400:	2300      	movs	r3, #0
 800d402:	2b00      	cmp	r3, #0
 800d404:	d10a      	bne.n	800d41c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d40a:	f383 8811 	msr	BASEPRI, r3
 800d40e:	f3bf 8f6f 	isb	sy
 800d412:	f3bf 8f4f 	dsb	sy
 800d416:	623b      	str	r3, [r7, #32]
}
 800d418:	bf00      	nop
 800d41a:	e7fe      	b.n	800d41a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	2b02      	cmp	r3, #2
 800d420:	d103      	bne.n	800d42a <xQueueGenericSendFromISR+0x6a>
 800d422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d426:	2b01      	cmp	r3, #1
 800d428:	d101      	bne.n	800d42e <xQueueGenericSendFromISR+0x6e>
 800d42a:	2301      	movs	r3, #1
 800d42c:	e000      	b.n	800d430 <xQueueGenericSendFromISR+0x70>
 800d42e:	2300      	movs	r3, #0
 800d430:	2b00      	cmp	r3, #0
 800d432:	d10a      	bne.n	800d44a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d434:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d438:	f383 8811 	msr	BASEPRI, r3
 800d43c:	f3bf 8f6f 	isb	sy
 800d440:	f3bf 8f4f 	dsb	sy
 800d444:	61fb      	str	r3, [r7, #28]
}
 800d446:	bf00      	nop
 800d448:	e7fe      	b.n	800d448 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d44a:	f002 fa65 	bl	800f918 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d44e:	f3ef 8211 	mrs	r2, BASEPRI
 800d452:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d456:	f383 8811 	msr	BASEPRI, r3
 800d45a:	f3bf 8f6f 	isb	sy
 800d45e:	f3bf 8f4f 	dsb	sy
 800d462:	61ba      	str	r2, [r7, #24]
 800d464:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d466:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d468:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d46c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d46e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d472:	429a      	cmp	r2, r3
 800d474:	d302      	bcc.n	800d47c <xQueueGenericSendFromISR+0xbc>
 800d476:	683b      	ldr	r3, [r7, #0]
 800d478:	2b02      	cmp	r3, #2
 800d47a:	d12c      	bne.n	800d4d6 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d47c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d47e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d482:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d486:	683a      	ldr	r2, [r7, #0]
 800d488:	68b9      	ldr	r1, [r7, #8]
 800d48a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d48c:	f000 fa34 	bl	800d8f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d490:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800d494:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d498:	d112      	bne.n	800d4c0 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d49a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d49c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d016      	beq.n	800d4d0 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d4a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4a4:	3324      	adds	r3, #36	; 0x24
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f001 f894 	bl	800e5d4 <xTaskRemoveFromEventList>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d00e      	beq.n	800d4d0 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d00b      	beq.n	800d4d0 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2201      	movs	r2, #1
 800d4bc:	601a      	str	r2, [r3, #0]
 800d4be:	e007      	b.n	800d4d0 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d4c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d4c4:	3301      	adds	r3, #1
 800d4c6:	b2db      	uxtb	r3, r3
 800d4c8:	b25a      	sxtb	r2, r3
 800d4ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800d4d4:	e001      	b.n	800d4da <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	637b      	str	r3, [r7, #52]	; 0x34
 800d4da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4dc:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d4e4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d4e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	3738      	adds	r7, #56	; 0x38
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}

0800d4f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b08c      	sub	sp, #48	; 0x30
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	60f8      	str	r0, [r7, #12]
 800d4f8:	60b9      	str	r1, [r7, #8]
 800d4fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d506:	2b00      	cmp	r3, #0
 800d508:	d10a      	bne.n	800d520 <xQueueReceive+0x30>
	__asm volatile
 800d50a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d50e:	f383 8811 	msr	BASEPRI, r3
 800d512:	f3bf 8f6f 	isb	sy
 800d516:	f3bf 8f4f 	dsb	sy
 800d51a:	623b      	str	r3, [r7, #32]
}
 800d51c:	bf00      	nop
 800d51e:	e7fe      	b.n	800d51e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d520:	68bb      	ldr	r3, [r7, #8]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d103      	bne.n	800d52e <xQueueReceive+0x3e>
 800d526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d101      	bne.n	800d532 <xQueueReceive+0x42>
 800d52e:	2301      	movs	r3, #1
 800d530:	e000      	b.n	800d534 <xQueueReceive+0x44>
 800d532:	2300      	movs	r3, #0
 800d534:	2b00      	cmp	r3, #0
 800d536:	d10a      	bne.n	800d54e <xQueueReceive+0x5e>
	__asm volatile
 800d538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d53c:	f383 8811 	msr	BASEPRI, r3
 800d540:	f3bf 8f6f 	isb	sy
 800d544:	f3bf 8f4f 	dsb	sy
 800d548:	61fb      	str	r3, [r7, #28]
}
 800d54a:	bf00      	nop
 800d54c:	e7fe      	b.n	800d54c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d54e:	f001 fa07 	bl	800e960 <xTaskGetSchedulerState>
 800d552:	4603      	mov	r3, r0
 800d554:	2b00      	cmp	r3, #0
 800d556:	d102      	bne.n	800d55e <xQueueReceive+0x6e>
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d101      	bne.n	800d562 <xQueueReceive+0x72>
 800d55e:	2301      	movs	r3, #1
 800d560:	e000      	b.n	800d564 <xQueueReceive+0x74>
 800d562:	2300      	movs	r3, #0
 800d564:	2b00      	cmp	r3, #0
 800d566:	d10a      	bne.n	800d57e <xQueueReceive+0x8e>
	__asm volatile
 800d568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d56c:	f383 8811 	msr	BASEPRI, r3
 800d570:	f3bf 8f6f 	isb	sy
 800d574:	f3bf 8f4f 	dsb	sy
 800d578:	61bb      	str	r3, [r7, #24]
}
 800d57a:	bf00      	nop
 800d57c:	e7fe      	b.n	800d57c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800d57e:	f002 f8e9 	bl	800f754 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d586:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d01f      	beq.n	800d5ce <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d58e:	68b9      	ldr	r1, [r7, #8]
 800d590:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d592:	f000 fa1b 	bl	800d9cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d598:	1e5a      	subs	r2, r3, #1
 800d59a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d59c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d59e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5a0:	691b      	ldr	r3, [r3, #16]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d00f      	beq.n	800d5c6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d5a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5a8:	3310      	adds	r3, #16
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f001 f812 	bl	800e5d4 <xTaskRemoveFromEventList>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d007      	beq.n	800d5c6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d5b6:	4b3d      	ldr	r3, [pc, #244]	; (800d6ac <xQueueReceive+0x1bc>)
 800d5b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d5bc:	601a      	str	r2, [r3, #0]
 800d5be:	f3bf 8f4f 	dsb	sy
 800d5c2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d5c6:	f002 f8f5 	bl	800f7b4 <vPortExitCritical>
				return pdPASS;
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	e069      	b.n	800d6a2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d103      	bne.n	800d5dc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d5d4:	f002 f8ee 	bl	800f7b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d5d8:	2300      	movs	r3, #0
 800d5da:	e062      	b.n	800d6a2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d5dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d106      	bne.n	800d5f0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d5e2:	f107 0310 	add.w	r3, r7, #16
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f001 f856 	bl	800e698 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d5ec:	2301      	movs	r3, #1
 800d5ee:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d5f0:	f002 f8e0 	bl	800f7b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d5f4:	f000 fdb2 	bl	800e15c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d5f8:	f002 f8ac 	bl	800f754 <vPortEnterCritical>
 800d5fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d602:	b25b      	sxtb	r3, r3
 800d604:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d608:	d103      	bne.n	800d612 <xQueueReceive+0x122>
 800d60a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d60c:	2200      	movs	r2, #0
 800d60e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d614:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d618:	b25b      	sxtb	r3, r3
 800d61a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d61e:	d103      	bne.n	800d628 <xQueueReceive+0x138>
 800d620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d622:	2200      	movs	r2, #0
 800d624:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d628:	f002 f8c4 	bl	800f7b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d62c:	1d3a      	adds	r2, r7, #4
 800d62e:	f107 0310 	add.w	r3, r7, #16
 800d632:	4611      	mov	r1, r2
 800d634:	4618      	mov	r0, r3
 800d636:	f001 f845 	bl	800e6c4 <xTaskCheckForTimeOut>
 800d63a:	4603      	mov	r3, r0
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d123      	bne.n	800d688 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d640:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d642:	f000 fa3b 	bl	800dabc <prvIsQueueEmpty>
 800d646:	4603      	mov	r3, r0
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d017      	beq.n	800d67c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d64c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d64e:	3324      	adds	r3, #36	; 0x24
 800d650:	687a      	ldr	r2, [r7, #4]
 800d652:	4611      	mov	r1, r2
 800d654:	4618      	mov	r0, r3
 800d656:	f000 ff6d 	bl	800e534 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d65a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d65c:	f000 f9dc 	bl	800da18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d660:	f000 fd8a 	bl	800e178 <xTaskResumeAll>
 800d664:	4603      	mov	r3, r0
 800d666:	2b00      	cmp	r3, #0
 800d668:	d189      	bne.n	800d57e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d66a:	4b10      	ldr	r3, [pc, #64]	; (800d6ac <xQueueReceive+0x1bc>)
 800d66c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d670:	601a      	str	r2, [r3, #0]
 800d672:	f3bf 8f4f 	dsb	sy
 800d676:	f3bf 8f6f 	isb	sy
 800d67a:	e780      	b.n	800d57e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d67c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d67e:	f000 f9cb 	bl	800da18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d682:	f000 fd79 	bl	800e178 <xTaskResumeAll>
 800d686:	e77a      	b.n	800d57e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d688:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d68a:	f000 f9c5 	bl	800da18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d68e:	f000 fd73 	bl	800e178 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d692:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d694:	f000 fa12 	bl	800dabc <prvIsQueueEmpty>
 800d698:	4603      	mov	r3, r0
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	f43f af6f 	beq.w	800d57e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d6a0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3730      	adds	r7, #48	; 0x30
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}
 800d6aa:	bf00      	nop
 800d6ac:	e000ed04 	.word	0xe000ed04

0800d6b0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b08e      	sub	sp, #56	; 0x38
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
 800d6b8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d10a      	bne.n	800d6e2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800d6cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6d0:	f383 8811 	msr	BASEPRI, r3
 800d6d4:	f3bf 8f6f 	isb	sy
 800d6d8:	f3bf 8f4f 	dsb	sy
 800d6dc:	623b      	str	r3, [r7, #32]
}
 800d6de:	bf00      	nop
 800d6e0:	e7fe      	b.n	800d6e0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d6e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d00a      	beq.n	800d700 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800d6ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ee:	f383 8811 	msr	BASEPRI, r3
 800d6f2:	f3bf 8f6f 	isb	sy
 800d6f6:	f3bf 8f4f 	dsb	sy
 800d6fa:	61fb      	str	r3, [r7, #28]
}
 800d6fc:	bf00      	nop
 800d6fe:	e7fe      	b.n	800d6fe <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d700:	f001 f92e 	bl	800e960 <xTaskGetSchedulerState>
 800d704:	4603      	mov	r3, r0
 800d706:	2b00      	cmp	r3, #0
 800d708:	d102      	bne.n	800d710 <xQueueSemaphoreTake+0x60>
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d101      	bne.n	800d714 <xQueueSemaphoreTake+0x64>
 800d710:	2301      	movs	r3, #1
 800d712:	e000      	b.n	800d716 <xQueueSemaphoreTake+0x66>
 800d714:	2300      	movs	r3, #0
 800d716:	2b00      	cmp	r3, #0
 800d718:	d10a      	bne.n	800d730 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800d71a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d71e:	f383 8811 	msr	BASEPRI, r3
 800d722:	f3bf 8f6f 	isb	sy
 800d726:	f3bf 8f4f 	dsb	sy
 800d72a:	61bb      	str	r3, [r7, #24]
}
 800d72c:	bf00      	nop
 800d72e:	e7fe      	b.n	800d72e <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800d730:	f002 f810 	bl	800f754 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d738:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d73a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d024      	beq.n	800d78a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d742:	1e5a      	subs	r2, r3, #1
 800d744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d746:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d104      	bne.n	800d75a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800d750:	f001 fad0 	bl	800ecf4 <pvTaskIncrementMutexHeldCount>
 800d754:	4602      	mov	r2, r0
 800d756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d758:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d75a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d75c:	691b      	ldr	r3, [r3, #16]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d00f      	beq.n	800d782 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d764:	3310      	adds	r3, #16
 800d766:	4618      	mov	r0, r3
 800d768:	f000 ff34 	bl	800e5d4 <xTaskRemoveFromEventList>
 800d76c:	4603      	mov	r3, r0
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d007      	beq.n	800d782 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d772:	4b54      	ldr	r3, [pc, #336]	; (800d8c4 <xQueueSemaphoreTake+0x214>)
 800d774:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d778:	601a      	str	r2, [r3, #0]
 800d77a:	f3bf 8f4f 	dsb	sy
 800d77e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d782:	f002 f817 	bl	800f7b4 <vPortExitCritical>
				return pdPASS;
 800d786:	2301      	movs	r3, #1
 800d788:	e097      	b.n	800d8ba <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d111      	bne.n	800d7b4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d792:	2b00      	cmp	r3, #0
 800d794:	d00a      	beq.n	800d7ac <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800d796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d79a:	f383 8811 	msr	BASEPRI, r3
 800d79e:	f3bf 8f6f 	isb	sy
 800d7a2:	f3bf 8f4f 	dsb	sy
 800d7a6:	617b      	str	r3, [r7, #20]
}
 800d7a8:	bf00      	nop
 800d7aa:	e7fe      	b.n	800d7aa <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d7ac:	f002 f802 	bl	800f7b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d7b0:	2300      	movs	r3, #0
 800d7b2:	e082      	b.n	800d8ba <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d7b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d106      	bne.n	800d7c8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d7ba:	f107 030c 	add.w	r3, r7, #12
 800d7be:	4618      	mov	r0, r3
 800d7c0:	f000 ff6a 	bl	800e698 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d7c4:	2301      	movs	r3, #1
 800d7c6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d7c8:	f001 fff4 	bl	800f7b4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d7cc:	f000 fcc6 	bl	800e15c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d7d0:	f001 ffc0 	bl	800f754 <vPortEnterCritical>
 800d7d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d7da:	b25b      	sxtb	r3, r3
 800d7dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7e0:	d103      	bne.n	800d7ea <xQueueSemaphoreTake+0x13a>
 800d7e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d7ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d7f0:	b25b      	sxtb	r3, r3
 800d7f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7f6:	d103      	bne.n	800d800 <xQueueSemaphoreTake+0x150>
 800d7f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d800:	f001 ffd8 	bl	800f7b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d804:	463a      	mov	r2, r7
 800d806:	f107 030c 	add.w	r3, r7, #12
 800d80a:	4611      	mov	r1, r2
 800d80c:	4618      	mov	r0, r3
 800d80e:	f000 ff59 	bl	800e6c4 <xTaskCheckForTimeOut>
 800d812:	4603      	mov	r3, r0
 800d814:	2b00      	cmp	r3, #0
 800d816:	d132      	bne.n	800d87e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d818:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d81a:	f000 f94f 	bl	800dabc <prvIsQueueEmpty>
 800d81e:	4603      	mov	r3, r0
 800d820:	2b00      	cmp	r3, #0
 800d822:	d026      	beq.n	800d872 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d109      	bne.n	800d840 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800d82c:	f001 ff92 	bl	800f754 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800d830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d832:	685b      	ldr	r3, [r3, #4]
 800d834:	4618      	mov	r0, r3
 800d836:	f001 f8b1 	bl	800e99c <xTaskPriorityInherit>
 800d83a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800d83c:	f001 ffba 	bl	800f7b4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d842:	3324      	adds	r3, #36	; 0x24
 800d844:	683a      	ldr	r2, [r7, #0]
 800d846:	4611      	mov	r1, r2
 800d848:	4618      	mov	r0, r3
 800d84a:	f000 fe73 	bl	800e534 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d84e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d850:	f000 f8e2 	bl	800da18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d854:	f000 fc90 	bl	800e178 <xTaskResumeAll>
 800d858:	4603      	mov	r3, r0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	f47f af68 	bne.w	800d730 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800d860:	4b18      	ldr	r3, [pc, #96]	; (800d8c4 <xQueueSemaphoreTake+0x214>)
 800d862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d866:	601a      	str	r2, [r3, #0]
 800d868:	f3bf 8f4f 	dsb	sy
 800d86c:	f3bf 8f6f 	isb	sy
 800d870:	e75e      	b.n	800d730 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d872:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d874:	f000 f8d0 	bl	800da18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d878:	f000 fc7e 	bl	800e178 <xTaskResumeAll>
 800d87c:	e758      	b.n	800d730 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d87e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d880:	f000 f8ca 	bl	800da18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d884:	f000 fc78 	bl	800e178 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d888:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d88a:	f000 f917 	bl	800dabc <prvIsQueueEmpty>
 800d88e:	4603      	mov	r3, r0
 800d890:	2b00      	cmp	r3, #0
 800d892:	f43f af4d 	beq.w	800d730 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d00d      	beq.n	800d8b8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800d89c:	f001 ff5a 	bl	800f754 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d8a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d8a2:	f000 f811 	bl	800d8c8 <prvGetDisinheritPriorityAfterTimeout>
 800d8a6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800d8a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8aa:	685b      	ldr	r3, [r3, #4]
 800d8ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f001 f980 	bl	800ebb4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d8b4:	f001 ff7e 	bl	800f7b4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d8b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	3738      	adds	r7, #56	; 0x38
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	bd80      	pop	{r7, pc}
 800d8c2:	bf00      	nop
 800d8c4:	e000ed04 	.word	0xe000ed04

0800d8c8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d8c8:	b480      	push	{r7}
 800d8ca:	b085      	sub	sp, #20
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d006      	beq.n	800d8e6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	f1c3 0307 	rsb	r3, r3, #7
 800d8e2:	60fb      	str	r3, [r7, #12]
 800d8e4:	e001      	b.n	800d8ea <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d8ea:	68fb      	ldr	r3, [r7, #12]
	}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3714      	adds	r7, #20
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f6:	4770      	bx	lr

0800d8f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b086      	sub	sp, #24
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	60f8      	str	r0, [r7, #12]
 800d900:	60b9      	str	r1, [r7, #8]
 800d902:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d904:	2300      	movs	r3, #0
 800d906:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d90c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d912:	2b00      	cmp	r3, #0
 800d914:	d10d      	bne.n	800d932 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d14d      	bne.n	800d9ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	685b      	ldr	r3, [r3, #4]
 800d922:	4618      	mov	r0, r3
 800d924:	f001 f8c0 	bl	800eaa8 <xTaskPriorityDisinherit>
 800d928:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	2200      	movs	r2, #0
 800d92e:	605a      	str	r2, [r3, #4]
 800d930:	e043      	b.n	800d9ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d119      	bne.n	800d96c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	6898      	ldr	r0, [r3, #8]
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d940:	461a      	mov	r2, r3
 800d942:	68b9      	ldr	r1, [r7, #8]
 800d944:	f002 fc14 	bl	8010170 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	689a      	ldr	r2, [r3, #8]
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d950:	441a      	add	r2, r3
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	689a      	ldr	r2, [r3, #8]
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	685b      	ldr	r3, [r3, #4]
 800d95e:	429a      	cmp	r2, r3
 800d960:	d32b      	bcc.n	800d9ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	681a      	ldr	r2, [r3, #0]
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	609a      	str	r2, [r3, #8]
 800d96a:	e026      	b.n	800d9ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	68d8      	ldr	r0, [r3, #12]
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d974:	461a      	mov	r2, r3
 800d976:	68b9      	ldr	r1, [r7, #8]
 800d978:	f002 fbfa 	bl	8010170 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	68da      	ldr	r2, [r3, #12]
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d984:	425b      	negs	r3, r3
 800d986:	441a      	add	r2, r3
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	68da      	ldr	r2, [r3, #12]
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	429a      	cmp	r2, r3
 800d996:	d207      	bcs.n	800d9a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	685a      	ldr	r2, [r3, #4]
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9a0:	425b      	negs	r3, r3
 800d9a2:	441a      	add	r2, r3
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2b02      	cmp	r3, #2
 800d9ac:	d105      	bne.n	800d9ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d9ae:	693b      	ldr	r3, [r7, #16]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d002      	beq.n	800d9ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d9b4:	693b      	ldr	r3, [r7, #16]
 800d9b6:	3b01      	subs	r3, #1
 800d9b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d9ba:	693b      	ldr	r3, [r7, #16]
 800d9bc:	1c5a      	adds	r2, r3, #1
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d9c2:	697b      	ldr	r3, [r7, #20]
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	3718      	adds	r7, #24
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	bd80      	pop	{r7, pc}

0800d9cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d9cc:	b580      	push	{r7, lr}
 800d9ce:	b082      	sub	sp, #8
 800d9d0:	af00      	add	r7, sp, #0
 800d9d2:	6078      	str	r0, [r7, #4]
 800d9d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d018      	beq.n	800da10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	68da      	ldr	r2, [r3, #12]
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9e6:	441a      	add	r2, r3
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	68da      	ldr	r2, [r3, #12]
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	685b      	ldr	r3, [r3, #4]
 800d9f4:	429a      	cmp	r2, r3
 800d9f6:	d303      	bcc.n	800da00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681a      	ldr	r2, [r3, #0]
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	68d9      	ldr	r1, [r3, #12]
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da08:	461a      	mov	r2, r3
 800da0a:	6838      	ldr	r0, [r7, #0]
 800da0c:	f002 fbb0 	bl	8010170 <memcpy>
	}
}
 800da10:	bf00      	nop
 800da12:	3708      	adds	r7, #8
 800da14:	46bd      	mov	sp, r7
 800da16:	bd80      	pop	{r7, pc}

0800da18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b084      	sub	sp, #16
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800da20:	f001 fe98 	bl	800f754 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800da2c:	e011      	b.n	800da52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da32:	2b00      	cmp	r3, #0
 800da34:	d012      	beq.n	800da5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	3324      	adds	r3, #36	; 0x24
 800da3a:	4618      	mov	r0, r3
 800da3c:	f000 fdca 	bl	800e5d4 <xTaskRemoveFromEventList>
 800da40:	4603      	mov	r3, r0
 800da42:	2b00      	cmp	r3, #0
 800da44:	d001      	beq.n	800da4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800da46:	f000 fe9f 	bl	800e788 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800da4a:	7bfb      	ldrb	r3, [r7, #15]
 800da4c:	3b01      	subs	r3, #1
 800da4e:	b2db      	uxtb	r3, r3
 800da50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800da52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da56:	2b00      	cmp	r3, #0
 800da58:	dce9      	bgt.n	800da2e <prvUnlockQueue+0x16>
 800da5a:	e000      	b.n	800da5e <prvUnlockQueue+0x46>
					break;
 800da5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	22ff      	movs	r2, #255	; 0xff
 800da62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800da66:	f001 fea5 	bl	800f7b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800da6a:	f001 fe73 	bl	800f754 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800da74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800da76:	e011      	b.n	800da9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	691b      	ldr	r3, [r3, #16]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d012      	beq.n	800daa6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	3310      	adds	r3, #16
 800da84:	4618      	mov	r0, r3
 800da86:	f000 fda5 	bl	800e5d4 <xTaskRemoveFromEventList>
 800da8a:	4603      	mov	r3, r0
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d001      	beq.n	800da94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800da90:	f000 fe7a 	bl	800e788 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800da94:	7bbb      	ldrb	r3, [r7, #14]
 800da96:	3b01      	subs	r3, #1
 800da98:	b2db      	uxtb	r3, r3
 800da9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800da9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	dce9      	bgt.n	800da78 <prvUnlockQueue+0x60>
 800daa4:	e000      	b.n	800daa8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800daa6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	22ff      	movs	r2, #255	; 0xff
 800daac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800dab0:	f001 fe80 	bl	800f7b4 <vPortExitCritical>
}
 800dab4:	bf00      	nop
 800dab6:	3710      	adds	r7, #16
 800dab8:	46bd      	mov	sp, r7
 800daba:	bd80      	pop	{r7, pc}

0800dabc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b084      	sub	sp, #16
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dac4:	f001 fe46 	bl	800f754 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d102      	bne.n	800dad6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dad0:	2301      	movs	r3, #1
 800dad2:	60fb      	str	r3, [r7, #12]
 800dad4:	e001      	b.n	800dada <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dad6:	2300      	movs	r3, #0
 800dad8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dada:	f001 fe6b 	bl	800f7b4 <vPortExitCritical>

	return xReturn;
 800dade:	68fb      	ldr	r3, [r7, #12]
}
 800dae0:	4618      	mov	r0, r3
 800dae2:	3710      	adds	r7, #16
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}

0800dae8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b084      	sub	sp, #16
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800daf0:	f001 fe30 	bl	800f754 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dafc:	429a      	cmp	r2, r3
 800dafe:	d102      	bne.n	800db06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800db00:	2301      	movs	r3, #1
 800db02:	60fb      	str	r3, [r7, #12]
 800db04:	e001      	b.n	800db0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800db06:	2300      	movs	r3, #0
 800db08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800db0a:	f001 fe53 	bl	800f7b4 <vPortExitCritical>

	return xReturn;
 800db0e:	68fb      	ldr	r3, [r7, #12]
}
 800db10:	4618      	mov	r0, r3
 800db12:	3710      	adds	r7, #16
 800db14:	46bd      	mov	sp, r7
 800db16:	bd80      	pop	{r7, pc}

0800db18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800db18:	b480      	push	{r7}
 800db1a:	b085      	sub	sp, #20
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
 800db20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800db22:	2300      	movs	r3, #0
 800db24:	60fb      	str	r3, [r7, #12]
 800db26:	e014      	b.n	800db52 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800db28:	4a0f      	ldr	r2, [pc, #60]	; (800db68 <vQueueAddToRegistry+0x50>)
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d10b      	bne.n	800db4c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800db34:	490c      	ldr	r1, [pc, #48]	; (800db68 <vQueueAddToRegistry+0x50>)
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	683a      	ldr	r2, [r7, #0]
 800db3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800db3e:	4a0a      	ldr	r2, [pc, #40]	; (800db68 <vQueueAddToRegistry+0x50>)
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	00db      	lsls	r3, r3, #3
 800db44:	4413      	add	r3, r2
 800db46:	687a      	ldr	r2, [r7, #4]
 800db48:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800db4a:	e006      	b.n	800db5a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	3301      	adds	r3, #1
 800db50:	60fb      	str	r3, [r7, #12]
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	2b07      	cmp	r3, #7
 800db56:	d9e7      	bls.n	800db28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800db58:	bf00      	nop
 800db5a:	bf00      	nop
 800db5c:	3714      	adds	r7, #20
 800db5e:	46bd      	mov	sp, r7
 800db60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db64:	4770      	bx	lr
 800db66:	bf00      	nop
 800db68:	200029d0 	.word	0x200029d0

0800db6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b086      	sub	sp, #24
 800db70:	af00      	add	r7, sp, #0
 800db72:	60f8      	str	r0, [r7, #12]
 800db74:	60b9      	str	r1, [r7, #8]
 800db76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800db7c:	f001 fdea 	bl	800f754 <vPortEnterCritical>
 800db80:	697b      	ldr	r3, [r7, #20]
 800db82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800db86:	b25b      	sxtb	r3, r3
 800db88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db8c:	d103      	bne.n	800db96 <vQueueWaitForMessageRestricted+0x2a>
 800db8e:	697b      	ldr	r3, [r7, #20]
 800db90:	2200      	movs	r2, #0
 800db92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800db96:	697b      	ldr	r3, [r7, #20]
 800db98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800db9c:	b25b      	sxtb	r3, r3
 800db9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dba2:	d103      	bne.n	800dbac <vQueueWaitForMessageRestricted+0x40>
 800dba4:	697b      	ldr	r3, [r7, #20]
 800dba6:	2200      	movs	r2, #0
 800dba8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dbac:	f001 fe02 	bl	800f7b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800dbb0:	697b      	ldr	r3, [r7, #20]
 800dbb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d106      	bne.n	800dbc6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800dbb8:	697b      	ldr	r3, [r7, #20]
 800dbba:	3324      	adds	r3, #36	; 0x24
 800dbbc:	687a      	ldr	r2, [r7, #4]
 800dbbe:	68b9      	ldr	r1, [r7, #8]
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	f000 fcdb 	bl	800e57c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800dbc6:	6978      	ldr	r0, [r7, #20]
 800dbc8:	f7ff ff26 	bl	800da18 <prvUnlockQueue>
	}
 800dbcc:	bf00      	nop
 800dbce:	3718      	adds	r7, #24
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	bd80      	pop	{r7, pc}

0800dbd4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b08e      	sub	sp, #56	; 0x38
 800dbd8:	af04      	add	r7, sp, #16
 800dbda:	60f8      	str	r0, [r7, #12]
 800dbdc:	60b9      	str	r1, [r7, #8]
 800dbde:	607a      	str	r2, [r7, #4]
 800dbe0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dbe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d10a      	bne.n	800dbfe <xTaskCreateStatic+0x2a>
	__asm volatile
 800dbe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbec:	f383 8811 	msr	BASEPRI, r3
 800dbf0:	f3bf 8f6f 	isb	sy
 800dbf4:	f3bf 8f4f 	dsb	sy
 800dbf8:	623b      	str	r3, [r7, #32]
}
 800dbfa:	bf00      	nop
 800dbfc:	e7fe      	b.n	800dbfc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dbfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d10a      	bne.n	800dc1a <xTaskCreateStatic+0x46>
	__asm volatile
 800dc04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc08:	f383 8811 	msr	BASEPRI, r3
 800dc0c:	f3bf 8f6f 	isb	sy
 800dc10:	f3bf 8f4f 	dsb	sy
 800dc14:	61fb      	str	r3, [r7, #28]
}
 800dc16:	bf00      	nop
 800dc18:	e7fe      	b.n	800dc18 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dc1a:	23b0      	movs	r3, #176	; 0xb0
 800dc1c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dc1e:	693b      	ldr	r3, [r7, #16]
 800dc20:	2bb0      	cmp	r3, #176	; 0xb0
 800dc22:	d00a      	beq.n	800dc3a <xTaskCreateStatic+0x66>
	__asm volatile
 800dc24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc28:	f383 8811 	msr	BASEPRI, r3
 800dc2c:	f3bf 8f6f 	isb	sy
 800dc30:	f3bf 8f4f 	dsb	sy
 800dc34:	61bb      	str	r3, [r7, #24]
}
 800dc36:	bf00      	nop
 800dc38:	e7fe      	b.n	800dc38 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dc3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d01e      	beq.n	800dc7e <xTaskCreateStatic+0xaa>
 800dc40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d01b      	beq.n	800dc7e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dc46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc48:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dc4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dc4e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dc50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc52:	2202      	movs	r2, #2
 800dc54:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800dc58:	2300      	movs	r3, #0
 800dc5a:	9303      	str	r3, [sp, #12]
 800dc5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc5e:	9302      	str	r3, [sp, #8]
 800dc60:	f107 0314 	add.w	r3, r7, #20
 800dc64:	9301      	str	r3, [sp, #4]
 800dc66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc68:	9300      	str	r3, [sp, #0]
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	687a      	ldr	r2, [r7, #4]
 800dc6e:	68b9      	ldr	r1, [r7, #8]
 800dc70:	68f8      	ldr	r0, [r7, #12]
 800dc72:	f000 f851 	bl	800dd18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dc76:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dc78:	f000 f8e4 	bl	800de44 <prvAddNewTaskToReadyList>
 800dc7c:	e001      	b.n	800dc82 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800dc7e:	2300      	movs	r3, #0
 800dc80:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800dc82:	697b      	ldr	r3, [r7, #20]
	}
 800dc84:	4618      	mov	r0, r3
 800dc86:	3728      	adds	r7, #40	; 0x28
 800dc88:	46bd      	mov	sp, r7
 800dc8a:	bd80      	pop	{r7, pc}

0800dc8c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b08c      	sub	sp, #48	; 0x30
 800dc90:	af04      	add	r7, sp, #16
 800dc92:	60f8      	str	r0, [r7, #12]
 800dc94:	60b9      	str	r1, [r7, #8]
 800dc96:	603b      	str	r3, [r7, #0]
 800dc98:	4613      	mov	r3, r2
 800dc9a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc9c:	88fb      	ldrh	r3, [r7, #6]
 800dc9e:	009b      	lsls	r3, r3, #2
 800dca0:	4618      	mov	r0, r3
 800dca2:	f001 fe79 	bl	800f998 <pvPortMalloc>
 800dca6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800dca8:	697b      	ldr	r3, [r7, #20]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d00e      	beq.n	800dccc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800dcae:	20b0      	movs	r0, #176	; 0xb0
 800dcb0:	f001 fe72 	bl	800f998 <pvPortMalloc>
 800dcb4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800dcb6:	69fb      	ldr	r3, [r7, #28]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d003      	beq.n	800dcc4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800dcbc:	69fb      	ldr	r3, [r7, #28]
 800dcbe:	697a      	ldr	r2, [r7, #20]
 800dcc0:	631a      	str	r2, [r3, #48]	; 0x30
 800dcc2:	e005      	b.n	800dcd0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dcc4:	6978      	ldr	r0, [r7, #20]
 800dcc6:	f001 ff2b 	bl	800fb20 <vPortFree>
 800dcca:	e001      	b.n	800dcd0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800dccc:	2300      	movs	r3, #0
 800dcce:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800dcd0:	69fb      	ldr	r3, [r7, #28]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d017      	beq.n	800dd06 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dcd6:	69fb      	ldr	r3, [r7, #28]
 800dcd8:	2200      	movs	r2, #0
 800dcda:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dcde:	88fa      	ldrh	r2, [r7, #6]
 800dce0:	2300      	movs	r3, #0
 800dce2:	9303      	str	r3, [sp, #12]
 800dce4:	69fb      	ldr	r3, [r7, #28]
 800dce6:	9302      	str	r3, [sp, #8]
 800dce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcea:	9301      	str	r3, [sp, #4]
 800dcec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcee:	9300      	str	r3, [sp, #0]
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	68b9      	ldr	r1, [r7, #8]
 800dcf4:	68f8      	ldr	r0, [r7, #12]
 800dcf6:	f000 f80f 	bl	800dd18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dcfa:	69f8      	ldr	r0, [r7, #28]
 800dcfc:	f000 f8a2 	bl	800de44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dd00:	2301      	movs	r3, #1
 800dd02:	61bb      	str	r3, [r7, #24]
 800dd04:	e002      	b.n	800dd0c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dd06:	f04f 33ff 	mov.w	r3, #4294967295
 800dd0a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dd0c:	69bb      	ldr	r3, [r7, #24]
	}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3720      	adds	r7, #32
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}
	...

0800dd18 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b088      	sub	sp, #32
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	60f8      	str	r0, [r7, #12]
 800dd20:	60b9      	str	r1, [r7, #8]
 800dd22:	607a      	str	r2, [r7, #4]
 800dd24:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800dd26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800dd30:	3b01      	subs	r3, #1
 800dd32:	009b      	lsls	r3, r3, #2
 800dd34:	4413      	add	r3, r2
 800dd36:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800dd38:	69bb      	ldr	r3, [r7, #24]
 800dd3a:	f023 0307 	bic.w	r3, r3, #7
 800dd3e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800dd40:	69bb      	ldr	r3, [r7, #24]
 800dd42:	f003 0307 	and.w	r3, r3, #7
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d00a      	beq.n	800dd60 <prvInitialiseNewTask+0x48>
	__asm volatile
 800dd4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd4e:	f383 8811 	msr	BASEPRI, r3
 800dd52:	f3bf 8f6f 	isb	sy
 800dd56:	f3bf 8f4f 	dsb	sy
 800dd5a:	617b      	str	r3, [r7, #20]
}
 800dd5c:	bf00      	nop
 800dd5e:	e7fe      	b.n	800dd5e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dd60:	2300      	movs	r3, #0
 800dd62:	61fb      	str	r3, [r7, #28]
 800dd64:	e012      	b.n	800dd8c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dd66:	68ba      	ldr	r2, [r7, #8]
 800dd68:	69fb      	ldr	r3, [r7, #28]
 800dd6a:	4413      	add	r3, r2
 800dd6c:	7819      	ldrb	r1, [r3, #0]
 800dd6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd70:	69fb      	ldr	r3, [r7, #28]
 800dd72:	4413      	add	r3, r2
 800dd74:	3334      	adds	r3, #52	; 0x34
 800dd76:	460a      	mov	r2, r1
 800dd78:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800dd7a:	68ba      	ldr	r2, [r7, #8]
 800dd7c:	69fb      	ldr	r3, [r7, #28]
 800dd7e:	4413      	add	r3, r2
 800dd80:	781b      	ldrb	r3, [r3, #0]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d006      	beq.n	800dd94 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dd86:	69fb      	ldr	r3, [r7, #28]
 800dd88:	3301      	adds	r3, #1
 800dd8a:	61fb      	str	r3, [r7, #28]
 800dd8c:	69fb      	ldr	r3, [r7, #28]
 800dd8e:	2b1f      	cmp	r3, #31
 800dd90:	d9e9      	bls.n	800dd66 <prvInitialiseNewTask+0x4e>
 800dd92:	e000      	b.n	800dd96 <prvInitialiseNewTask+0x7e>
		{
			break;
 800dd94:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dd96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd98:	2200      	movs	r2, #0
 800dd9a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dd9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dda0:	2b06      	cmp	r3, #6
 800dda2:	d901      	bls.n	800dda8 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800dda4:	2306      	movs	r3, #6
 800dda6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800dda8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ddac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ddae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ddb2:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 800ddb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ddba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddbc:	3304      	adds	r3, #4
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	f7fe ffe2 	bl	800cd88 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ddc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddc6:	3318      	adds	r3, #24
 800ddc8:	4618      	mov	r0, r3
 800ddca:	f7fe ffdd 	bl	800cd88 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ddce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ddd2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ddd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddd6:	f1c3 0207 	rsb	r2, r3, #7
 800ddda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dddc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ddde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dde0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dde2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800dde4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dde6:	2200      	movs	r2, #0
 800dde8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ddec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddee:	2200      	movs	r2, #0
 800ddf0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ddf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddf6:	335c      	adds	r3, #92	; 0x5c
 800ddf8:	224c      	movs	r2, #76	; 0x4c
 800ddfa:	2100      	movs	r1, #0
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	f002 f92d 	bl	801005c <memset>
 800de02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de04:	4a0c      	ldr	r2, [pc, #48]	; (800de38 <prvInitialiseNewTask+0x120>)
 800de06:	661a      	str	r2, [r3, #96]	; 0x60
 800de08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de0a:	4a0c      	ldr	r2, [pc, #48]	; (800de3c <prvInitialiseNewTask+0x124>)
 800de0c:	665a      	str	r2, [r3, #100]	; 0x64
 800de0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de10:	4a0b      	ldr	r2, [pc, #44]	; (800de40 <prvInitialiseNewTask+0x128>)
 800de12:	669a      	str	r2, [r3, #104]	; 0x68
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800de14:	683a      	ldr	r2, [r7, #0]
 800de16:	68f9      	ldr	r1, [r7, #12]
 800de18:	69b8      	ldr	r0, [r7, #24]
 800de1a:	f001 fb6d 	bl	800f4f8 <pxPortInitialiseStack>
 800de1e:	4602      	mov	r2, r0
 800de20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de22:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800de24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de26:	2b00      	cmp	r3, #0
 800de28:	d002      	beq.n	800de30 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800de2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de2e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800de30:	bf00      	nop
 800de32:	3720      	adds	r7, #32
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}
 800de38:	20003058 	.word	0x20003058
 800de3c:	200030c0 	.word	0x200030c0
 800de40:	20003128 	.word	0x20003128

0800de44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b082      	sub	sp, #8
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800de4c:	f001 fc82 	bl	800f754 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800de50:	4b2a      	ldr	r3, [pc, #168]	; (800defc <prvAddNewTaskToReadyList+0xb8>)
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	3301      	adds	r3, #1
 800de56:	4a29      	ldr	r2, [pc, #164]	; (800defc <prvAddNewTaskToReadyList+0xb8>)
 800de58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800de5a:	4b29      	ldr	r3, [pc, #164]	; (800df00 <prvAddNewTaskToReadyList+0xbc>)
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d109      	bne.n	800de76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800de62:	4a27      	ldr	r2, [pc, #156]	; (800df00 <prvAddNewTaskToReadyList+0xbc>)
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800de68:	4b24      	ldr	r3, [pc, #144]	; (800defc <prvAddNewTaskToReadyList+0xb8>)
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	2b01      	cmp	r3, #1
 800de6e:	d110      	bne.n	800de92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800de70:	f000 fcae 	bl	800e7d0 <prvInitialiseTaskLists>
 800de74:	e00d      	b.n	800de92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800de76:	4b23      	ldr	r3, [pc, #140]	; (800df04 <prvAddNewTaskToReadyList+0xc0>)
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d109      	bne.n	800de92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800de7e:	4b20      	ldr	r3, [pc, #128]	; (800df00 <prvAddNewTaskToReadyList+0xbc>)
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de88:	429a      	cmp	r2, r3
 800de8a:	d802      	bhi.n	800de92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800de8c:	4a1c      	ldr	r2, [pc, #112]	; (800df00 <prvAddNewTaskToReadyList+0xbc>)
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800de92:	4b1d      	ldr	r3, [pc, #116]	; (800df08 <prvAddNewTaskToReadyList+0xc4>)
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	3301      	adds	r3, #1
 800de98:	4a1b      	ldr	r2, [pc, #108]	; (800df08 <prvAddNewTaskToReadyList+0xc4>)
 800de9a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dea0:	2201      	movs	r2, #1
 800dea2:	409a      	lsls	r2, r3
 800dea4:	4b19      	ldr	r3, [pc, #100]	; (800df0c <prvAddNewTaskToReadyList+0xc8>)
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	4313      	orrs	r3, r2
 800deaa:	4a18      	ldr	r2, [pc, #96]	; (800df0c <prvAddNewTaskToReadyList+0xc8>)
 800deac:	6013      	str	r3, [r2, #0]
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800deb2:	4613      	mov	r3, r2
 800deb4:	009b      	lsls	r3, r3, #2
 800deb6:	4413      	add	r3, r2
 800deb8:	009b      	lsls	r3, r3, #2
 800deba:	4a15      	ldr	r2, [pc, #84]	; (800df10 <prvAddNewTaskToReadyList+0xcc>)
 800debc:	441a      	add	r2, r3
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	3304      	adds	r3, #4
 800dec2:	4619      	mov	r1, r3
 800dec4:	4610      	mov	r0, r2
 800dec6:	f7fe ff6c 	bl	800cda2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800deca:	f001 fc73 	bl	800f7b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800dece:	4b0d      	ldr	r3, [pc, #52]	; (800df04 <prvAddNewTaskToReadyList+0xc0>)
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d00e      	beq.n	800def4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ded6:	4b0a      	ldr	r3, [pc, #40]	; (800df00 <prvAddNewTaskToReadyList+0xbc>)
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dee0:	429a      	cmp	r2, r3
 800dee2:	d207      	bcs.n	800def4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800dee4:	4b0b      	ldr	r3, [pc, #44]	; (800df14 <prvAddNewTaskToReadyList+0xd0>)
 800dee6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800deea:	601a      	str	r2, [r3, #0]
 800deec:	f3bf 8f4f 	dsb	sy
 800def0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800def4:	bf00      	nop
 800def6:	3708      	adds	r7, #8
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}
 800defc:	20002b10 	.word	0x20002b10
 800df00:	20002a10 	.word	0x20002a10
 800df04:	20002b1c 	.word	0x20002b1c
 800df08:	20002b2c 	.word	0x20002b2c
 800df0c:	20002b18 	.word	0x20002b18
 800df10:	20002a14 	.word	0x20002a14
 800df14:	e000ed04 	.word	0xe000ed04

0800df18 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800df18:	b580      	push	{r7, lr}
 800df1a:	b08a      	sub	sp, #40	; 0x28
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	6078      	str	r0, [r7, #4]
 800df20:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800df22:	2300      	movs	r3, #0
 800df24:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d10a      	bne.n	800df42 <vTaskDelayUntil+0x2a>
	__asm volatile
 800df2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df30:	f383 8811 	msr	BASEPRI, r3
 800df34:	f3bf 8f6f 	isb	sy
 800df38:	f3bf 8f4f 	dsb	sy
 800df3c:	617b      	str	r3, [r7, #20]
}
 800df3e:	bf00      	nop
 800df40:	e7fe      	b.n	800df40 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d10a      	bne.n	800df5e <vTaskDelayUntil+0x46>
	__asm volatile
 800df48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df4c:	f383 8811 	msr	BASEPRI, r3
 800df50:	f3bf 8f6f 	isb	sy
 800df54:	f3bf 8f4f 	dsb	sy
 800df58:	613b      	str	r3, [r7, #16]
}
 800df5a:	bf00      	nop
 800df5c:	e7fe      	b.n	800df5c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800df5e:	4b2a      	ldr	r3, [pc, #168]	; (800e008 <vTaskDelayUntil+0xf0>)
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d00a      	beq.n	800df7c <vTaskDelayUntil+0x64>
	__asm volatile
 800df66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df6a:	f383 8811 	msr	BASEPRI, r3
 800df6e:	f3bf 8f6f 	isb	sy
 800df72:	f3bf 8f4f 	dsb	sy
 800df76:	60fb      	str	r3, [r7, #12]
}
 800df78:	bf00      	nop
 800df7a:	e7fe      	b.n	800df7a <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800df7c:	f000 f8ee 	bl	800e15c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800df80:	4b22      	ldr	r3, [pc, #136]	; (800e00c <vTaskDelayUntil+0xf4>)
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	683a      	ldr	r2, [r7, #0]
 800df8c:	4413      	add	r3, r2
 800df8e:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	6a3a      	ldr	r2, [r7, #32]
 800df96:	429a      	cmp	r2, r3
 800df98:	d20b      	bcs.n	800dfb2 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	69fa      	ldr	r2, [r7, #28]
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	d211      	bcs.n	800dfc8 <vTaskDelayUntil+0xb0>
 800dfa4:	69fa      	ldr	r2, [r7, #28]
 800dfa6:	6a3b      	ldr	r3, [r7, #32]
 800dfa8:	429a      	cmp	r2, r3
 800dfaa:	d90d      	bls.n	800dfc8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800dfac:	2301      	movs	r3, #1
 800dfae:	627b      	str	r3, [r7, #36]	; 0x24
 800dfb0:	e00a      	b.n	800dfc8 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	69fa      	ldr	r2, [r7, #28]
 800dfb8:	429a      	cmp	r2, r3
 800dfba:	d303      	bcc.n	800dfc4 <vTaskDelayUntil+0xac>
 800dfbc:	69fa      	ldr	r2, [r7, #28]
 800dfbe:	6a3b      	ldr	r3, [r7, #32]
 800dfc0:	429a      	cmp	r2, r3
 800dfc2:	d901      	bls.n	800dfc8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800dfc4:	2301      	movs	r3, #1
 800dfc6:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	69fa      	ldr	r2, [r7, #28]
 800dfcc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800dfce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d006      	beq.n	800dfe2 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800dfd4:	69fa      	ldr	r2, [r7, #28]
 800dfd6:	6a3b      	ldr	r3, [r7, #32]
 800dfd8:	1ad3      	subs	r3, r2, r3
 800dfda:	2100      	movs	r1, #0
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f000 fe9d 	bl	800ed1c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800dfe2:	f000 f8c9 	bl	800e178 <xTaskResumeAll>
 800dfe6:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dfe8:	69bb      	ldr	r3, [r7, #24]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d107      	bne.n	800dffe <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800dfee:	4b08      	ldr	r3, [pc, #32]	; (800e010 <vTaskDelayUntil+0xf8>)
 800dff0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dff4:	601a      	str	r2, [r3, #0]
 800dff6:	f3bf 8f4f 	dsb	sy
 800dffa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dffe:	bf00      	nop
 800e000:	3728      	adds	r7, #40	; 0x28
 800e002:	46bd      	mov	sp, r7
 800e004:	bd80      	pop	{r7, pc}
 800e006:	bf00      	nop
 800e008:	20002b38 	.word	0x20002b38
 800e00c:	20002b14 	.word	0x20002b14
 800e010:	e000ed04 	.word	0xe000ed04

0800e014 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e014:	b580      	push	{r7, lr}
 800e016:	b084      	sub	sp, #16
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e01c:	2300      	movs	r3, #0
 800e01e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2b00      	cmp	r3, #0
 800e024:	d017      	beq.n	800e056 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e026:	4b13      	ldr	r3, [pc, #76]	; (800e074 <vTaskDelay+0x60>)
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d00a      	beq.n	800e044 <vTaskDelay+0x30>
	__asm volatile
 800e02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e032:	f383 8811 	msr	BASEPRI, r3
 800e036:	f3bf 8f6f 	isb	sy
 800e03a:	f3bf 8f4f 	dsb	sy
 800e03e:	60bb      	str	r3, [r7, #8]
}
 800e040:	bf00      	nop
 800e042:	e7fe      	b.n	800e042 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e044:	f000 f88a 	bl	800e15c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e048:	2100      	movs	r1, #0
 800e04a:	6878      	ldr	r0, [r7, #4]
 800e04c:	f000 fe66 	bl	800ed1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e050:	f000 f892 	bl	800e178 <xTaskResumeAll>
 800e054:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d107      	bne.n	800e06c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e05c:	4b06      	ldr	r3, [pc, #24]	; (800e078 <vTaskDelay+0x64>)
 800e05e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e062:	601a      	str	r2, [r3, #0]
 800e064:	f3bf 8f4f 	dsb	sy
 800e068:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e06c:	bf00      	nop
 800e06e:	3710      	adds	r7, #16
 800e070:	46bd      	mov	sp, r7
 800e072:	bd80      	pop	{r7, pc}
 800e074:	20002b38 	.word	0x20002b38
 800e078:	e000ed04 	.word	0xe000ed04

0800e07c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b08a      	sub	sp, #40	; 0x28
 800e080:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e082:	2300      	movs	r3, #0
 800e084:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e086:	2300      	movs	r3, #0
 800e088:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e08a:	463a      	mov	r2, r7
 800e08c:	1d39      	adds	r1, r7, #4
 800e08e:	f107 0308 	add.w	r3, r7, #8
 800e092:	4618      	mov	r0, r3
 800e094:	f7f5 fa8a 	bl	80035ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e098:	6839      	ldr	r1, [r7, #0]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	68ba      	ldr	r2, [r7, #8]
 800e09e:	9202      	str	r2, [sp, #8]
 800e0a0:	9301      	str	r3, [sp, #4]
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	9300      	str	r3, [sp, #0]
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	460a      	mov	r2, r1
 800e0aa:	4924      	ldr	r1, [pc, #144]	; (800e13c <vTaskStartScheduler+0xc0>)
 800e0ac:	4824      	ldr	r0, [pc, #144]	; (800e140 <vTaskStartScheduler+0xc4>)
 800e0ae:	f7ff fd91 	bl	800dbd4 <xTaskCreateStatic>
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	4a23      	ldr	r2, [pc, #140]	; (800e144 <vTaskStartScheduler+0xc8>)
 800e0b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e0b8:	4b22      	ldr	r3, [pc, #136]	; (800e144 <vTaskStartScheduler+0xc8>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d002      	beq.n	800e0c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	617b      	str	r3, [r7, #20]
 800e0c4:	e001      	b.n	800e0ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	2b01      	cmp	r3, #1
 800e0ce:	d102      	bne.n	800e0d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e0d0:	f000 fe8a 	bl	800ede8 <xTimerCreateTimerTask>
 800e0d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e0d6:	697b      	ldr	r3, [r7, #20]
 800e0d8:	2b01      	cmp	r3, #1
 800e0da:	d11b      	bne.n	800e114 <vTaskStartScheduler+0x98>
	__asm volatile
 800e0dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0e0:	f383 8811 	msr	BASEPRI, r3
 800e0e4:	f3bf 8f6f 	isb	sy
 800e0e8:	f3bf 8f4f 	dsb	sy
 800e0ec:	613b      	str	r3, [r7, #16]
}
 800e0ee:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e0f0:	4b15      	ldr	r3, [pc, #84]	; (800e148 <vTaskStartScheduler+0xcc>)
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	335c      	adds	r3, #92	; 0x5c
 800e0f6:	4a15      	ldr	r2, [pc, #84]	; (800e14c <vTaskStartScheduler+0xd0>)
 800e0f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e0fa:	4b15      	ldr	r3, [pc, #84]	; (800e150 <vTaskStartScheduler+0xd4>)
 800e0fc:	f04f 32ff 	mov.w	r2, #4294967295
 800e100:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e102:	4b14      	ldr	r3, [pc, #80]	; (800e154 <vTaskStartScheduler+0xd8>)
 800e104:	2201      	movs	r2, #1
 800e106:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800e108:	4b13      	ldr	r3, [pc, #76]	; (800e158 <vTaskStartScheduler+0xdc>)
 800e10a:	2200      	movs	r2, #0
 800e10c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e10e:	f001 fa7f 	bl	800f610 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e112:	e00e      	b.n	800e132 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e114:	697b      	ldr	r3, [r7, #20]
 800e116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e11a:	d10a      	bne.n	800e132 <vTaskStartScheduler+0xb6>
	__asm volatile
 800e11c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e120:	f383 8811 	msr	BASEPRI, r3
 800e124:	f3bf 8f6f 	isb	sy
 800e128:	f3bf 8f4f 	dsb	sy
 800e12c:	60fb      	str	r3, [r7, #12]
}
 800e12e:	bf00      	nop
 800e130:	e7fe      	b.n	800e130 <vTaskStartScheduler+0xb4>
}
 800e132:	bf00      	nop
 800e134:	3718      	adds	r7, #24
 800e136:	46bd      	mov	sp, r7
 800e138:	bd80      	pop	{r7, pc}
 800e13a:	bf00      	nop
 800e13c:	080107b4 	.word	0x080107b4
 800e140:	0800e7a1 	.word	0x0800e7a1
 800e144:	20002b34 	.word	0x20002b34
 800e148:	20002a10 	.word	0x20002a10
 800e14c:	2000010c 	.word	0x2000010c
 800e150:	20002b30 	.word	0x20002b30
 800e154:	20002b1c 	.word	0x20002b1c
 800e158:	20002b14 	.word	0x20002b14

0800e15c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e15c:	b480      	push	{r7}
 800e15e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e160:	4b04      	ldr	r3, [pc, #16]	; (800e174 <vTaskSuspendAll+0x18>)
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	3301      	adds	r3, #1
 800e166:	4a03      	ldr	r2, [pc, #12]	; (800e174 <vTaskSuspendAll+0x18>)
 800e168:	6013      	str	r3, [r2, #0]
}
 800e16a:	bf00      	nop
 800e16c:	46bd      	mov	sp, r7
 800e16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e172:	4770      	bx	lr
 800e174:	20002b38 	.word	0x20002b38

0800e178 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b084      	sub	sp, #16
 800e17c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e17e:	2300      	movs	r3, #0
 800e180:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e182:	2300      	movs	r3, #0
 800e184:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e186:	4b41      	ldr	r3, [pc, #260]	; (800e28c <xTaskResumeAll+0x114>)
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d10a      	bne.n	800e1a4 <xTaskResumeAll+0x2c>
	__asm volatile
 800e18e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e192:	f383 8811 	msr	BASEPRI, r3
 800e196:	f3bf 8f6f 	isb	sy
 800e19a:	f3bf 8f4f 	dsb	sy
 800e19e:	603b      	str	r3, [r7, #0]
}
 800e1a0:	bf00      	nop
 800e1a2:	e7fe      	b.n	800e1a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e1a4:	f001 fad6 	bl	800f754 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e1a8:	4b38      	ldr	r3, [pc, #224]	; (800e28c <xTaskResumeAll+0x114>)
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	3b01      	subs	r3, #1
 800e1ae:	4a37      	ldr	r2, [pc, #220]	; (800e28c <xTaskResumeAll+0x114>)
 800e1b0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e1b2:	4b36      	ldr	r3, [pc, #216]	; (800e28c <xTaskResumeAll+0x114>)
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d161      	bne.n	800e27e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e1ba:	4b35      	ldr	r3, [pc, #212]	; (800e290 <xTaskResumeAll+0x118>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d05d      	beq.n	800e27e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e1c2:	e02e      	b.n	800e222 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800e1c4:	4b33      	ldr	r3, [pc, #204]	; (800e294 <xTaskResumeAll+0x11c>)
 800e1c6:	68db      	ldr	r3, [r3, #12]
 800e1c8:	68db      	ldr	r3, [r3, #12]
 800e1ca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	3318      	adds	r3, #24
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f7fe fe43 	bl	800ce5c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	3304      	adds	r3, #4
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f7fe fe3e 	bl	800ce5c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	409a      	lsls	r2, r3
 800e1e8:	4b2b      	ldr	r3, [pc, #172]	; (800e298 <xTaskResumeAll+0x120>)
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	4313      	orrs	r3, r2
 800e1ee:	4a2a      	ldr	r2, [pc, #168]	; (800e298 <xTaskResumeAll+0x120>)
 800e1f0:	6013      	str	r3, [r2, #0]
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1f6:	4613      	mov	r3, r2
 800e1f8:	009b      	lsls	r3, r3, #2
 800e1fa:	4413      	add	r3, r2
 800e1fc:	009b      	lsls	r3, r3, #2
 800e1fe:	4a27      	ldr	r2, [pc, #156]	; (800e29c <xTaskResumeAll+0x124>)
 800e200:	441a      	add	r2, r3
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	3304      	adds	r3, #4
 800e206:	4619      	mov	r1, r3
 800e208:	4610      	mov	r0, r2
 800e20a:	f7fe fdca 	bl	800cda2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e212:	4b23      	ldr	r3, [pc, #140]	; (800e2a0 <xTaskResumeAll+0x128>)
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e218:	429a      	cmp	r2, r3
 800e21a:	d302      	bcc.n	800e222 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800e21c:	4b21      	ldr	r3, [pc, #132]	; (800e2a4 <xTaskResumeAll+0x12c>)
 800e21e:	2201      	movs	r2, #1
 800e220:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e222:	4b1c      	ldr	r3, [pc, #112]	; (800e294 <xTaskResumeAll+0x11c>)
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d1cc      	bne.n	800e1c4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d001      	beq.n	800e234 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e230:	f000 fb70 	bl	800e914 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e234:	4b1c      	ldr	r3, [pc, #112]	; (800e2a8 <xTaskResumeAll+0x130>)
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d010      	beq.n	800e262 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e240:	f000 f858 	bl	800e2f4 <xTaskIncrementTick>
 800e244:	4603      	mov	r3, r0
 800e246:	2b00      	cmp	r3, #0
 800e248:	d002      	beq.n	800e250 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800e24a:	4b16      	ldr	r3, [pc, #88]	; (800e2a4 <xTaskResumeAll+0x12c>)
 800e24c:	2201      	movs	r2, #1
 800e24e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	3b01      	subs	r3, #1
 800e254:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d1f1      	bne.n	800e240 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800e25c:	4b12      	ldr	r3, [pc, #72]	; (800e2a8 <xTaskResumeAll+0x130>)
 800e25e:	2200      	movs	r2, #0
 800e260:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e262:	4b10      	ldr	r3, [pc, #64]	; (800e2a4 <xTaskResumeAll+0x12c>)
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d009      	beq.n	800e27e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e26a:	2301      	movs	r3, #1
 800e26c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e26e:	4b0f      	ldr	r3, [pc, #60]	; (800e2ac <xTaskResumeAll+0x134>)
 800e270:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e274:	601a      	str	r2, [r3, #0]
 800e276:	f3bf 8f4f 	dsb	sy
 800e27a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e27e:	f001 fa99 	bl	800f7b4 <vPortExitCritical>

	return xAlreadyYielded;
 800e282:	68bb      	ldr	r3, [r7, #8]
}
 800e284:	4618      	mov	r0, r3
 800e286:	3710      	adds	r7, #16
 800e288:	46bd      	mov	sp, r7
 800e28a:	bd80      	pop	{r7, pc}
 800e28c:	20002b38 	.word	0x20002b38
 800e290:	20002b10 	.word	0x20002b10
 800e294:	20002ad0 	.word	0x20002ad0
 800e298:	20002b18 	.word	0x20002b18
 800e29c:	20002a14 	.word	0x20002a14
 800e2a0:	20002a10 	.word	0x20002a10
 800e2a4:	20002b24 	.word	0x20002b24
 800e2a8:	20002b20 	.word	0x20002b20
 800e2ac:	e000ed04 	.word	0xe000ed04

0800e2b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e2b0:	b480      	push	{r7}
 800e2b2:	b083      	sub	sp, #12
 800e2b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e2b6:	4b05      	ldr	r3, [pc, #20]	; (800e2cc <xTaskGetTickCount+0x1c>)
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e2bc:	687b      	ldr	r3, [r7, #4]
}
 800e2be:	4618      	mov	r0, r3
 800e2c0:	370c      	adds	r7, #12
 800e2c2:	46bd      	mov	sp, r7
 800e2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c8:	4770      	bx	lr
 800e2ca:	bf00      	nop
 800e2cc:	20002b14 	.word	0x20002b14

0800e2d0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	b082      	sub	sp, #8
 800e2d4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e2d6:	f001 fb1f 	bl	800f918 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e2da:	2300      	movs	r3, #0
 800e2dc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e2de:	4b04      	ldr	r3, [pc, #16]	; (800e2f0 <xTaskGetTickCountFromISR+0x20>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e2e4:	683b      	ldr	r3, [r7, #0]
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	3708      	adds	r7, #8
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	bd80      	pop	{r7, pc}
 800e2ee:	bf00      	nop
 800e2f0:	20002b14 	.word	0x20002b14

0800e2f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b086      	sub	sp, #24
 800e2f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e2fe:	4b51      	ldr	r3, [pc, #324]	; (800e444 <xTaskIncrementTick+0x150>)
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	2b00      	cmp	r3, #0
 800e304:	f040 808d 	bne.w	800e422 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e308:	4b4f      	ldr	r3, [pc, #316]	; (800e448 <xTaskIncrementTick+0x154>)
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	3301      	adds	r3, #1
 800e30e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e310:	4a4d      	ldr	r2, [pc, #308]	; (800e448 <xTaskIncrementTick+0x154>)
 800e312:	693b      	ldr	r3, [r7, #16]
 800e314:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e316:	693b      	ldr	r3, [r7, #16]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d120      	bne.n	800e35e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e31c:	4b4b      	ldr	r3, [pc, #300]	; (800e44c <xTaskIncrementTick+0x158>)
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d00a      	beq.n	800e33c <xTaskIncrementTick+0x48>
	__asm volatile
 800e326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e32a:	f383 8811 	msr	BASEPRI, r3
 800e32e:	f3bf 8f6f 	isb	sy
 800e332:	f3bf 8f4f 	dsb	sy
 800e336:	603b      	str	r3, [r7, #0]
}
 800e338:	bf00      	nop
 800e33a:	e7fe      	b.n	800e33a <xTaskIncrementTick+0x46>
 800e33c:	4b43      	ldr	r3, [pc, #268]	; (800e44c <xTaskIncrementTick+0x158>)
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	60fb      	str	r3, [r7, #12]
 800e342:	4b43      	ldr	r3, [pc, #268]	; (800e450 <xTaskIncrementTick+0x15c>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	4a41      	ldr	r2, [pc, #260]	; (800e44c <xTaskIncrementTick+0x158>)
 800e348:	6013      	str	r3, [r2, #0]
 800e34a:	4a41      	ldr	r2, [pc, #260]	; (800e450 <xTaskIncrementTick+0x15c>)
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	6013      	str	r3, [r2, #0]
 800e350:	4b40      	ldr	r3, [pc, #256]	; (800e454 <xTaskIncrementTick+0x160>)
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	3301      	adds	r3, #1
 800e356:	4a3f      	ldr	r2, [pc, #252]	; (800e454 <xTaskIncrementTick+0x160>)
 800e358:	6013      	str	r3, [r2, #0]
 800e35a:	f000 fadb 	bl	800e914 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e35e:	4b3e      	ldr	r3, [pc, #248]	; (800e458 <xTaskIncrementTick+0x164>)
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	693a      	ldr	r2, [r7, #16]
 800e364:	429a      	cmp	r2, r3
 800e366:	d34d      	bcc.n	800e404 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e368:	4b38      	ldr	r3, [pc, #224]	; (800e44c <xTaskIncrementTick+0x158>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d101      	bne.n	800e376 <xTaskIncrementTick+0x82>
 800e372:	2301      	movs	r3, #1
 800e374:	e000      	b.n	800e378 <xTaskIncrementTick+0x84>
 800e376:	2300      	movs	r3, #0
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d004      	beq.n	800e386 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e37c:	4b36      	ldr	r3, [pc, #216]	; (800e458 <xTaskIncrementTick+0x164>)
 800e37e:	f04f 32ff 	mov.w	r2, #4294967295
 800e382:	601a      	str	r2, [r3, #0]
					break;
 800e384:	e03e      	b.n	800e404 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e386:	4b31      	ldr	r3, [pc, #196]	; (800e44c <xTaskIncrementTick+0x158>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	68db      	ldr	r3, [r3, #12]
 800e38c:	68db      	ldr	r3, [r3, #12]
 800e38e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e390:	68bb      	ldr	r3, [r7, #8]
 800e392:	685b      	ldr	r3, [r3, #4]
 800e394:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e396:	693a      	ldr	r2, [r7, #16]
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	429a      	cmp	r2, r3
 800e39c:	d203      	bcs.n	800e3a6 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e39e:	4a2e      	ldr	r2, [pc, #184]	; (800e458 <xTaskIncrementTick+0x164>)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	6013      	str	r3, [r2, #0]
						break;
 800e3a4:	e02e      	b.n	800e404 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e3a6:	68bb      	ldr	r3, [r7, #8]
 800e3a8:	3304      	adds	r3, #4
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f7fe fd56 	bl	800ce5c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e3b0:	68bb      	ldr	r3, [r7, #8]
 800e3b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d004      	beq.n	800e3c2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e3b8:	68bb      	ldr	r3, [r7, #8]
 800e3ba:	3318      	adds	r3, #24
 800e3bc:	4618      	mov	r0, r3
 800e3be:	f7fe fd4d 	bl	800ce5c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e3c2:	68bb      	ldr	r3, [r7, #8]
 800e3c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3c6:	2201      	movs	r2, #1
 800e3c8:	409a      	lsls	r2, r3
 800e3ca:	4b24      	ldr	r3, [pc, #144]	; (800e45c <xTaskIncrementTick+0x168>)
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	4313      	orrs	r3, r2
 800e3d0:	4a22      	ldr	r2, [pc, #136]	; (800e45c <xTaskIncrementTick+0x168>)
 800e3d2:	6013      	str	r3, [r2, #0]
 800e3d4:	68bb      	ldr	r3, [r7, #8]
 800e3d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3d8:	4613      	mov	r3, r2
 800e3da:	009b      	lsls	r3, r3, #2
 800e3dc:	4413      	add	r3, r2
 800e3de:	009b      	lsls	r3, r3, #2
 800e3e0:	4a1f      	ldr	r2, [pc, #124]	; (800e460 <xTaskIncrementTick+0x16c>)
 800e3e2:	441a      	add	r2, r3
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	3304      	adds	r3, #4
 800e3e8:	4619      	mov	r1, r3
 800e3ea:	4610      	mov	r0, r2
 800e3ec:	f7fe fcd9 	bl	800cda2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e3f0:	68bb      	ldr	r3, [r7, #8]
 800e3f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3f4:	4b1b      	ldr	r3, [pc, #108]	; (800e464 <xTaskIncrementTick+0x170>)
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3fa:	429a      	cmp	r2, r3
 800e3fc:	d3b4      	bcc.n	800e368 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e3fe:	2301      	movs	r3, #1
 800e400:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e402:	e7b1      	b.n	800e368 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e404:	4b17      	ldr	r3, [pc, #92]	; (800e464 <xTaskIncrementTick+0x170>)
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e40a:	4915      	ldr	r1, [pc, #84]	; (800e460 <xTaskIncrementTick+0x16c>)
 800e40c:	4613      	mov	r3, r2
 800e40e:	009b      	lsls	r3, r3, #2
 800e410:	4413      	add	r3, r2
 800e412:	009b      	lsls	r3, r3, #2
 800e414:	440b      	add	r3, r1
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	2b01      	cmp	r3, #1
 800e41a:	d907      	bls.n	800e42c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800e41c:	2301      	movs	r3, #1
 800e41e:	617b      	str	r3, [r7, #20]
 800e420:	e004      	b.n	800e42c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e422:	4b11      	ldr	r3, [pc, #68]	; (800e468 <xTaskIncrementTick+0x174>)
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	3301      	adds	r3, #1
 800e428:	4a0f      	ldr	r2, [pc, #60]	; (800e468 <xTaskIncrementTick+0x174>)
 800e42a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e42c:	4b0f      	ldr	r3, [pc, #60]	; (800e46c <xTaskIncrementTick+0x178>)
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d001      	beq.n	800e438 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800e434:	2301      	movs	r3, #1
 800e436:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e438:	697b      	ldr	r3, [r7, #20]
}
 800e43a:	4618      	mov	r0, r3
 800e43c:	3718      	adds	r7, #24
 800e43e:	46bd      	mov	sp, r7
 800e440:	bd80      	pop	{r7, pc}
 800e442:	bf00      	nop
 800e444:	20002b38 	.word	0x20002b38
 800e448:	20002b14 	.word	0x20002b14
 800e44c:	20002ac8 	.word	0x20002ac8
 800e450:	20002acc 	.word	0x20002acc
 800e454:	20002b28 	.word	0x20002b28
 800e458:	20002b30 	.word	0x20002b30
 800e45c:	20002b18 	.word	0x20002b18
 800e460:	20002a14 	.word	0x20002a14
 800e464:	20002a10 	.word	0x20002a10
 800e468:	20002b20 	.word	0x20002b20
 800e46c:	20002b24 	.word	0x20002b24

0800e470 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e470:	b480      	push	{r7}
 800e472:	b087      	sub	sp, #28
 800e474:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e476:	4b29      	ldr	r3, [pc, #164]	; (800e51c <vTaskSwitchContext+0xac>)
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d003      	beq.n	800e486 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e47e:	4b28      	ldr	r3, [pc, #160]	; (800e520 <vTaskSwitchContext+0xb0>)
 800e480:	2201      	movs	r2, #1
 800e482:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e484:	e044      	b.n	800e510 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800e486:	4b26      	ldr	r3, [pc, #152]	; (800e520 <vTaskSwitchContext+0xb0>)
 800e488:	2200      	movs	r2, #0
 800e48a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800e48c:	4b25      	ldr	r3, [pc, #148]	; (800e524 <vTaskSwitchContext+0xb4>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	fab3 f383 	clz	r3, r3
 800e498:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e49a:	7afb      	ldrb	r3, [r7, #11]
 800e49c:	f1c3 031f 	rsb	r3, r3, #31
 800e4a0:	617b      	str	r3, [r7, #20]
 800e4a2:	4921      	ldr	r1, [pc, #132]	; (800e528 <vTaskSwitchContext+0xb8>)
 800e4a4:	697a      	ldr	r2, [r7, #20]
 800e4a6:	4613      	mov	r3, r2
 800e4a8:	009b      	lsls	r3, r3, #2
 800e4aa:	4413      	add	r3, r2
 800e4ac:	009b      	lsls	r3, r3, #2
 800e4ae:	440b      	add	r3, r1
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d10a      	bne.n	800e4cc <vTaskSwitchContext+0x5c>
	__asm volatile
 800e4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4ba:	f383 8811 	msr	BASEPRI, r3
 800e4be:	f3bf 8f6f 	isb	sy
 800e4c2:	f3bf 8f4f 	dsb	sy
 800e4c6:	607b      	str	r3, [r7, #4]
}
 800e4c8:	bf00      	nop
 800e4ca:	e7fe      	b.n	800e4ca <vTaskSwitchContext+0x5a>
 800e4cc:	697a      	ldr	r2, [r7, #20]
 800e4ce:	4613      	mov	r3, r2
 800e4d0:	009b      	lsls	r3, r3, #2
 800e4d2:	4413      	add	r3, r2
 800e4d4:	009b      	lsls	r3, r3, #2
 800e4d6:	4a14      	ldr	r2, [pc, #80]	; (800e528 <vTaskSwitchContext+0xb8>)
 800e4d8:	4413      	add	r3, r2
 800e4da:	613b      	str	r3, [r7, #16]
 800e4dc:	693b      	ldr	r3, [r7, #16]
 800e4de:	685b      	ldr	r3, [r3, #4]
 800e4e0:	685a      	ldr	r2, [r3, #4]
 800e4e2:	693b      	ldr	r3, [r7, #16]
 800e4e4:	605a      	str	r2, [r3, #4]
 800e4e6:	693b      	ldr	r3, [r7, #16]
 800e4e8:	685a      	ldr	r2, [r3, #4]
 800e4ea:	693b      	ldr	r3, [r7, #16]
 800e4ec:	3308      	adds	r3, #8
 800e4ee:	429a      	cmp	r2, r3
 800e4f0:	d104      	bne.n	800e4fc <vTaskSwitchContext+0x8c>
 800e4f2:	693b      	ldr	r3, [r7, #16]
 800e4f4:	685b      	ldr	r3, [r3, #4]
 800e4f6:	685a      	ldr	r2, [r3, #4]
 800e4f8:	693b      	ldr	r3, [r7, #16]
 800e4fa:	605a      	str	r2, [r3, #4]
 800e4fc:	693b      	ldr	r3, [r7, #16]
 800e4fe:	685b      	ldr	r3, [r3, #4]
 800e500:	68db      	ldr	r3, [r3, #12]
 800e502:	4a0a      	ldr	r2, [pc, #40]	; (800e52c <vTaskSwitchContext+0xbc>)
 800e504:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e506:	4b09      	ldr	r3, [pc, #36]	; (800e52c <vTaskSwitchContext+0xbc>)
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	335c      	adds	r3, #92	; 0x5c
 800e50c:	4a08      	ldr	r2, [pc, #32]	; (800e530 <vTaskSwitchContext+0xc0>)
 800e50e:	6013      	str	r3, [r2, #0]
}
 800e510:	bf00      	nop
 800e512:	371c      	adds	r7, #28
 800e514:	46bd      	mov	sp, r7
 800e516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e51a:	4770      	bx	lr
 800e51c:	20002b38 	.word	0x20002b38
 800e520:	20002b24 	.word	0x20002b24
 800e524:	20002b18 	.word	0x20002b18
 800e528:	20002a14 	.word	0x20002a14
 800e52c:	20002a10 	.word	0x20002a10
 800e530:	2000010c 	.word	0x2000010c

0800e534 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e534:	b580      	push	{r7, lr}
 800e536:	b084      	sub	sp, #16
 800e538:	af00      	add	r7, sp, #0
 800e53a:	6078      	str	r0, [r7, #4]
 800e53c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d10a      	bne.n	800e55a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e544:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e548:	f383 8811 	msr	BASEPRI, r3
 800e54c:	f3bf 8f6f 	isb	sy
 800e550:	f3bf 8f4f 	dsb	sy
 800e554:	60fb      	str	r3, [r7, #12]
}
 800e556:	bf00      	nop
 800e558:	e7fe      	b.n	800e558 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e55a:	4b07      	ldr	r3, [pc, #28]	; (800e578 <vTaskPlaceOnEventList+0x44>)
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	3318      	adds	r3, #24
 800e560:	4619      	mov	r1, r3
 800e562:	6878      	ldr	r0, [r7, #4]
 800e564:	f7fe fc41 	bl	800cdea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e568:	2101      	movs	r1, #1
 800e56a:	6838      	ldr	r0, [r7, #0]
 800e56c:	f000 fbd6 	bl	800ed1c <prvAddCurrentTaskToDelayedList>
}
 800e570:	bf00      	nop
 800e572:	3710      	adds	r7, #16
 800e574:	46bd      	mov	sp, r7
 800e576:	bd80      	pop	{r7, pc}
 800e578:	20002a10 	.word	0x20002a10

0800e57c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b086      	sub	sp, #24
 800e580:	af00      	add	r7, sp, #0
 800e582:	60f8      	str	r0, [r7, #12]
 800e584:	60b9      	str	r1, [r7, #8]
 800e586:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d10a      	bne.n	800e5a4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e58e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e592:	f383 8811 	msr	BASEPRI, r3
 800e596:	f3bf 8f6f 	isb	sy
 800e59a:	f3bf 8f4f 	dsb	sy
 800e59e:	617b      	str	r3, [r7, #20]
}
 800e5a0:	bf00      	nop
 800e5a2:	e7fe      	b.n	800e5a2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e5a4:	4b0a      	ldr	r3, [pc, #40]	; (800e5d0 <vTaskPlaceOnEventListRestricted+0x54>)
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	3318      	adds	r3, #24
 800e5aa:	4619      	mov	r1, r3
 800e5ac:	68f8      	ldr	r0, [r7, #12]
 800e5ae:	f7fe fbf8 	bl	800cda2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d002      	beq.n	800e5be <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e5b8:	f04f 33ff 	mov.w	r3, #4294967295
 800e5bc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e5be:	6879      	ldr	r1, [r7, #4]
 800e5c0:	68b8      	ldr	r0, [r7, #8]
 800e5c2:	f000 fbab 	bl	800ed1c <prvAddCurrentTaskToDelayedList>
	}
 800e5c6:	bf00      	nop
 800e5c8:	3718      	adds	r7, #24
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	bd80      	pop	{r7, pc}
 800e5ce:	bf00      	nop
 800e5d0:	20002a10 	.word	0x20002a10

0800e5d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b086      	sub	sp, #24
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	68db      	ldr	r3, [r3, #12]
 800e5e0:	68db      	ldr	r3, [r3, #12]
 800e5e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e5e4:	693b      	ldr	r3, [r7, #16]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d10a      	bne.n	800e600 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5ee:	f383 8811 	msr	BASEPRI, r3
 800e5f2:	f3bf 8f6f 	isb	sy
 800e5f6:	f3bf 8f4f 	dsb	sy
 800e5fa:	60fb      	str	r3, [r7, #12]
}
 800e5fc:	bf00      	nop
 800e5fe:	e7fe      	b.n	800e5fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e600:	693b      	ldr	r3, [r7, #16]
 800e602:	3318      	adds	r3, #24
 800e604:	4618      	mov	r0, r3
 800e606:	f7fe fc29 	bl	800ce5c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e60a:	4b1d      	ldr	r3, [pc, #116]	; (800e680 <xTaskRemoveFromEventList+0xac>)
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d11c      	bne.n	800e64c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e612:	693b      	ldr	r3, [r7, #16]
 800e614:	3304      	adds	r3, #4
 800e616:	4618      	mov	r0, r3
 800e618:	f7fe fc20 	bl	800ce5c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e61c:	693b      	ldr	r3, [r7, #16]
 800e61e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e620:	2201      	movs	r2, #1
 800e622:	409a      	lsls	r2, r3
 800e624:	4b17      	ldr	r3, [pc, #92]	; (800e684 <xTaskRemoveFromEventList+0xb0>)
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	4313      	orrs	r3, r2
 800e62a:	4a16      	ldr	r2, [pc, #88]	; (800e684 <xTaskRemoveFromEventList+0xb0>)
 800e62c:	6013      	str	r3, [r2, #0]
 800e62e:	693b      	ldr	r3, [r7, #16]
 800e630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e632:	4613      	mov	r3, r2
 800e634:	009b      	lsls	r3, r3, #2
 800e636:	4413      	add	r3, r2
 800e638:	009b      	lsls	r3, r3, #2
 800e63a:	4a13      	ldr	r2, [pc, #76]	; (800e688 <xTaskRemoveFromEventList+0xb4>)
 800e63c:	441a      	add	r2, r3
 800e63e:	693b      	ldr	r3, [r7, #16]
 800e640:	3304      	adds	r3, #4
 800e642:	4619      	mov	r1, r3
 800e644:	4610      	mov	r0, r2
 800e646:	f7fe fbac 	bl	800cda2 <vListInsertEnd>
 800e64a:	e005      	b.n	800e658 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e64c:	693b      	ldr	r3, [r7, #16]
 800e64e:	3318      	adds	r3, #24
 800e650:	4619      	mov	r1, r3
 800e652:	480e      	ldr	r0, [pc, #56]	; (800e68c <xTaskRemoveFromEventList+0xb8>)
 800e654:	f7fe fba5 	bl	800cda2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e658:	693b      	ldr	r3, [r7, #16]
 800e65a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e65c:	4b0c      	ldr	r3, [pc, #48]	; (800e690 <xTaskRemoveFromEventList+0xbc>)
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e662:	429a      	cmp	r2, r3
 800e664:	d905      	bls.n	800e672 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e666:	2301      	movs	r3, #1
 800e668:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e66a:	4b0a      	ldr	r3, [pc, #40]	; (800e694 <xTaskRemoveFromEventList+0xc0>)
 800e66c:	2201      	movs	r2, #1
 800e66e:	601a      	str	r2, [r3, #0]
 800e670:	e001      	b.n	800e676 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800e672:	2300      	movs	r3, #0
 800e674:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800e676:	697b      	ldr	r3, [r7, #20]
}
 800e678:	4618      	mov	r0, r3
 800e67a:	3718      	adds	r7, #24
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}
 800e680:	20002b38 	.word	0x20002b38
 800e684:	20002b18 	.word	0x20002b18
 800e688:	20002a14 	.word	0x20002a14
 800e68c:	20002ad0 	.word	0x20002ad0
 800e690:	20002a10 	.word	0x20002a10
 800e694:	20002b24 	.word	0x20002b24

0800e698 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e698:	b480      	push	{r7}
 800e69a:	b083      	sub	sp, #12
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e6a0:	4b06      	ldr	r3, [pc, #24]	; (800e6bc <vTaskInternalSetTimeOutState+0x24>)
 800e6a2:	681a      	ldr	r2, [r3, #0]
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e6a8:	4b05      	ldr	r3, [pc, #20]	; (800e6c0 <vTaskInternalSetTimeOutState+0x28>)
 800e6aa:	681a      	ldr	r2, [r3, #0]
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	605a      	str	r2, [r3, #4]
}
 800e6b0:	bf00      	nop
 800e6b2:	370c      	adds	r7, #12
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ba:	4770      	bx	lr
 800e6bc:	20002b28 	.word	0x20002b28
 800e6c0:	20002b14 	.word	0x20002b14

0800e6c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b088      	sub	sp, #32
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
 800e6cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d10a      	bne.n	800e6ea <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e6d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6d8:	f383 8811 	msr	BASEPRI, r3
 800e6dc:	f3bf 8f6f 	isb	sy
 800e6e0:	f3bf 8f4f 	dsb	sy
 800e6e4:	613b      	str	r3, [r7, #16]
}
 800e6e6:	bf00      	nop
 800e6e8:	e7fe      	b.n	800e6e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e6ea:	683b      	ldr	r3, [r7, #0]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d10a      	bne.n	800e706 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e6f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6f4:	f383 8811 	msr	BASEPRI, r3
 800e6f8:	f3bf 8f6f 	isb	sy
 800e6fc:	f3bf 8f4f 	dsb	sy
 800e700:	60fb      	str	r3, [r7, #12]
}
 800e702:	bf00      	nop
 800e704:	e7fe      	b.n	800e704 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e706:	f001 f825 	bl	800f754 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e70a:	4b1d      	ldr	r3, [pc, #116]	; (800e780 <xTaskCheckForTimeOut+0xbc>)
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	685b      	ldr	r3, [r3, #4]
 800e714:	69ba      	ldr	r2, [r7, #24]
 800e716:	1ad3      	subs	r3, r2, r3
 800e718:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e71a:	683b      	ldr	r3, [r7, #0]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e722:	d102      	bne.n	800e72a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e724:	2300      	movs	r3, #0
 800e726:	61fb      	str	r3, [r7, #28]
 800e728:	e023      	b.n	800e772 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681a      	ldr	r2, [r3, #0]
 800e72e:	4b15      	ldr	r3, [pc, #84]	; (800e784 <xTaskCheckForTimeOut+0xc0>)
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	429a      	cmp	r2, r3
 800e734:	d007      	beq.n	800e746 <xTaskCheckForTimeOut+0x82>
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	685b      	ldr	r3, [r3, #4]
 800e73a:	69ba      	ldr	r2, [r7, #24]
 800e73c:	429a      	cmp	r2, r3
 800e73e:	d302      	bcc.n	800e746 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e740:	2301      	movs	r3, #1
 800e742:	61fb      	str	r3, [r7, #28]
 800e744:	e015      	b.n	800e772 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	697a      	ldr	r2, [r7, #20]
 800e74c:	429a      	cmp	r2, r3
 800e74e:	d20b      	bcs.n	800e768 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e750:	683b      	ldr	r3, [r7, #0]
 800e752:	681a      	ldr	r2, [r3, #0]
 800e754:	697b      	ldr	r3, [r7, #20]
 800e756:	1ad2      	subs	r2, r2, r3
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e75c:	6878      	ldr	r0, [r7, #4]
 800e75e:	f7ff ff9b 	bl	800e698 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e762:	2300      	movs	r3, #0
 800e764:	61fb      	str	r3, [r7, #28]
 800e766:	e004      	b.n	800e772 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e768:	683b      	ldr	r3, [r7, #0]
 800e76a:	2200      	movs	r2, #0
 800e76c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e76e:	2301      	movs	r3, #1
 800e770:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e772:	f001 f81f 	bl	800f7b4 <vPortExitCritical>

	return xReturn;
 800e776:	69fb      	ldr	r3, [r7, #28]
}
 800e778:	4618      	mov	r0, r3
 800e77a:	3720      	adds	r7, #32
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}
 800e780:	20002b14 	.word	0x20002b14
 800e784:	20002b28 	.word	0x20002b28

0800e788 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e788:	b480      	push	{r7}
 800e78a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e78c:	4b03      	ldr	r3, [pc, #12]	; (800e79c <vTaskMissedYield+0x14>)
 800e78e:	2201      	movs	r2, #1
 800e790:	601a      	str	r2, [r3, #0]
}
 800e792:	bf00      	nop
 800e794:	46bd      	mov	sp, r7
 800e796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79a:	4770      	bx	lr
 800e79c:	20002b24 	.word	0x20002b24

0800e7a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b082      	sub	sp, #8
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e7a8:	f000 f852 	bl	800e850 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e7ac:	4b06      	ldr	r3, [pc, #24]	; (800e7c8 <prvIdleTask+0x28>)
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	2b01      	cmp	r3, #1
 800e7b2:	d9f9      	bls.n	800e7a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e7b4:	4b05      	ldr	r3, [pc, #20]	; (800e7cc <prvIdleTask+0x2c>)
 800e7b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e7ba:	601a      	str	r2, [r3, #0]
 800e7bc:	f3bf 8f4f 	dsb	sy
 800e7c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e7c4:	e7f0      	b.n	800e7a8 <prvIdleTask+0x8>
 800e7c6:	bf00      	nop
 800e7c8:	20002a14 	.word	0x20002a14
 800e7cc:	e000ed04 	.word	0xe000ed04

0800e7d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b082      	sub	sp, #8
 800e7d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	607b      	str	r3, [r7, #4]
 800e7da:	e00c      	b.n	800e7f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e7dc:	687a      	ldr	r2, [r7, #4]
 800e7de:	4613      	mov	r3, r2
 800e7e0:	009b      	lsls	r3, r3, #2
 800e7e2:	4413      	add	r3, r2
 800e7e4:	009b      	lsls	r3, r3, #2
 800e7e6:	4a12      	ldr	r2, [pc, #72]	; (800e830 <prvInitialiseTaskLists+0x60>)
 800e7e8:	4413      	add	r3, r2
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f7fe faac 	bl	800cd48 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	3301      	adds	r3, #1
 800e7f4:	607b      	str	r3, [r7, #4]
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	2b06      	cmp	r3, #6
 800e7fa:	d9ef      	bls.n	800e7dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e7fc:	480d      	ldr	r0, [pc, #52]	; (800e834 <prvInitialiseTaskLists+0x64>)
 800e7fe:	f7fe faa3 	bl	800cd48 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e802:	480d      	ldr	r0, [pc, #52]	; (800e838 <prvInitialiseTaskLists+0x68>)
 800e804:	f7fe faa0 	bl	800cd48 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e808:	480c      	ldr	r0, [pc, #48]	; (800e83c <prvInitialiseTaskLists+0x6c>)
 800e80a:	f7fe fa9d 	bl	800cd48 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e80e:	480c      	ldr	r0, [pc, #48]	; (800e840 <prvInitialiseTaskLists+0x70>)
 800e810:	f7fe fa9a 	bl	800cd48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e814:	480b      	ldr	r0, [pc, #44]	; (800e844 <prvInitialiseTaskLists+0x74>)
 800e816:	f7fe fa97 	bl	800cd48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e81a:	4b0b      	ldr	r3, [pc, #44]	; (800e848 <prvInitialiseTaskLists+0x78>)
 800e81c:	4a05      	ldr	r2, [pc, #20]	; (800e834 <prvInitialiseTaskLists+0x64>)
 800e81e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e820:	4b0a      	ldr	r3, [pc, #40]	; (800e84c <prvInitialiseTaskLists+0x7c>)
 800e822:	4a05      	ldr	r2, [pc, #20]	; (800e838 <prvInitialiseTaskLists+0x68>)
 800e824:	601a      	str	r2, [r3, #0]
}
 800e826:	bf00      	nop
 800e828:	3708      	adds	r7, #8
 800e82a:	46bd      	mov	sp, r7
 800e82c:	bd80      	pop	{r7, pc}
 800e82e:	bf00      	nop
 800e830:	20002a14 	.word	0x20002a14
 800e834:	20002aa0 	.word	0x20002aa0
 800e838:	20002ab4 	.word	0x20002ab4
 800e83c:	20002ad0 	.word	0x20002ad0
 800e840:	20002ae4 	.word	0x20002ae4
 800e844:	20002afc 	.word	0x20002afc
 800e848:	20002ac8 	.word	0x20002ac8
 800e84c:	20002acc 	.word	0x20002acc

0800e850 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e850:	b580      	push	{r7, lr}
 800e852:	b082      	sub	sp, #8
 800e854:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e856:	e019      	b.n	800e88c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e858:	f000 ff7c 	bl	800f754 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800e85c:	4b10      	ldr	r3, [pc, #64]	; (800e8a0 <prvCheckTasksWaitingTermination+0x50>)
 800e85e:	68db      	ldr	r3, [r3, #12]
 800e860:	68db      	ldr	r3, [r3, #12]
 800e862:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	3304      	adds	r3, #4
 800e868:	4618      	mov	r0, r3
 800e86a:	f7fe faf7 	bl	800ce5c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e86e:	4b0d      	ldr	r3, [pc, #52]	; (800e8a4 <prvCheckTasksWaitingTermination+0x54>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	3b01      	subs	r3, #1
 800e874:	4a0b      	ldr	r2, [pc, #44]	; (800e8a4 <prvCheckTasksWaitingTermination+0x54>)
 800e876:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e878:	4b0b      	ldr	r3, [pc, #44]	; (800e8a8 <prvCheckTasksWaitingTermination+0x58>)
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	3b01      	subs	r3, #1
 800e87e:	4a0a      	ldr	r2, [pc, #40]	; (800e8a8 <prvCheckTasksWaitingTermination+0x58>)
 800e880:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e882:	f000 ff97 	bl	800f7b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e886:	6878      	ldr	r0, [r7, #4]
 800e888:	f000 f810 	bl	800e8ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e88c:	4b06      	ldr	r3, [pc, #24]	; (800e8a8 <prvCheckTasksWaitingTermination+0x58>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d1e1      	bne.n	800e858 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e894:	bf00      	nop
 800e896:	bf00      	nop
 800e898:	3708      	adds	r7, #8
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bd80      	pop	{r7, pc}
 800e89e:	bf00      	nop
 800e8a0:	20002ae4 	.word	0x20002ae4
 800e8a4:	20002b10 	.word	0x20002b10
 800e8a8:	20002af8 	.word	0x20002af8

0800e8ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b084      	sub	sp, #16
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	335c      	adds	r3, #92	; 0x5c
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	f001 fbd7 	bl	801006c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d108      	bne.n	800e8da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	f001 f927 	bl	800fb20 <vPortFree>
				vPortFree( pxTCB );
 800e8d2:	6878      	ldr	r0, [r7, #4]
 800e8d4:	f001 f924 	bl	800fb20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e8d8:	e018      	b.n	800e90c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800e8e0:	2b01      	cmp	r3, #1
 800e8e2:	d103      	bne.n	800e8ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e8e4:	6878      	ldr	r0, [r7, #4]
 800e8e6:	f001 f91b 	bl	800fb20 <vPortFree>
	}
 800e8ea:	e00f      	b.n	800e90c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800e8f2:	2b02      	cmp	r3, #2
 800e8f4:	d00a      	beq.n	800e90c <prvDeleteTCB+0x60>
	__asm volatile
 800e8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8fa:	f383 8811 	msr	BASEPRI, r3
 800e8fe:	f3bf 8f6f 	isb	sy
 800e902:	f3bf 8f4f 	dsb	sy
 800e906:	60fb      	str	r3, [r7, #12]
}
 800e908:	bf00      	nop
 800e90a:	e7fe      	b.n	800e90a <prvDeleteTCB+0x5e>
	}
 800e90c:	bf00      	nop
 800e90e:	3710      	adds	r7, #16
 800e910:	46bd      	mov	sp, r7
 800e912:	bd80      	pop	{r7, pc}

0800e914 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e914:	b480      	push	{r7}
 800e916:	b083      	sub	sp, #12
 800e918:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e91a:	4b0f      	ldr	r3, [pc, #60]	; (800e958 <prvResetNextTaskUnblockTime+0x44>)
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d101      	bne.n	800e928 <prvResetNextTaskUnblockTime+0x14>
 800e924:	2301      	movs	r3, #1
 800e926:	e000      	b.n	800e92a <prvResetNextTaskUnblockTime+0x16>
 800e928:	2300      	movs	r3, #0
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d004      	beq.n	800e938 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e92e:	4b0b      	ldr	r3, [pc, #44]	; (800e95c <prvResetNextTaskUnblockTime+0x48>)
 800e930:	f04f 32ff 	mov.w	r2, #4294967295
 800e934:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e936:	e008      	b.n	800e94a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e938:	4b07      	ldr	r3, [pc, #28]	; (800e958 <prvResetNextTaskUnblockTime+0x44>)
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	68db      	ldr	r3, [r3, #12]
 800e93e:	68db      	ldr	r3, [r3, #12]
 800e940:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	685b      	ldr	r3, [r3, #4]
 800e946:	4a05      	ldr	r2, [pc, #20]	; (800e95c <prvResetNextTaskUnblockTime+0x48>)
 800e948:	6013      	str	r3, [r2, #0]
}
 800e94a:	bf00      	nop
 800e94c:	370c      	adds	r7, #12
 800e94e:	46bd      	mov	sp, r7
 800e950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e954:	4770      	bx	lr
 800e956:	bf00      	nop
 800e958:	20002ac8 	.word	0x20002ac8
 800e95c:	20002b30 	.word	0x20002b30

0800e960 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e960:	b480      	push	{r7}
 800e962:	b083      	sub	sp, #12
 800e964:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e966:	4b0b      	ldr	r3, [pc, #44]	; (800e994 <xTaskGetSchedulerState+0x34>)
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d102      	bne.n	800e974 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e96e:	2301      	movs	r3, #1
 800e970:	607b      	str	r3, [r7, #4]
 800e972:	e008      	b.n	800e986 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e974:	4b08      	ldr	r3, [pc, #32]	; (800e998 <xTaskGetSchedulerState+0x38>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d102      	bne.n	800e982 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e97c:	2302      	movs	r3, #2
 800e97e:	607b      	str	r3, [r7, #4]
 800e980:	e001      	b.n	800e986 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e982:	2300      	movs	r3, #0
 800e984:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e986:	687b      	ldr	r3, [r7, #4]
	}
 800e988:	4618      	mov	r0, r3
 800e98a:	370c      	adds	r7, #12
 800e98c:	46bd      	mov	sp, r7
 800e98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e992:	4770      	bx	lr
 800e994:	20002b1c 	.word	0x20002b1c
 800e998:	20002b38 	.word	0x20002b38

0800e99c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b084      	sub	sp, #16
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e9a8:	2300      	movs	r3, #0
 800e9aa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d06e      	beq.n	800ea90 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e9b2:	68bb      	ldr	r3, [r7, #8]
 800e9b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9b6:	4b39      	ldr	r3, [pc, #228]	; (800ea9c <xTaskPriorityInherit+0x100>)
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9bc:	429a      	cmp	r2, r3
 800e9be:	d25e      	bcs.n	800ea7e <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e9c0:	68bb      	ldr	r3, [r7, #8]
 800e9c2:	699b      	ldr	r3, [r3, #24]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	db06      	blt.n	800e9d6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e9c8:	4b34      	ldr	r3, [pc, #208]	; (800ea9c <xTaskPriorityInherit+0x100>)
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9ce:	f1c3 0207 	rsb	r2, r3, #7
 800e9d2:	68bb      	ldr	r3, [r7, #8]
 800e9d4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e9d6:	68bb      	ldr	r3, [r7, #8]
 800e9d8:	6959      	ldr	r1, [r3, #20]
 800e9da:	68bb      	ldr	r3, [r7, #8]
 800e9dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9de:	4613      	mov	r3, r2
 800e9e0:	009b      	lsls	r3, r3, #2
 800e9e2:	4413      	add	r3, r2
 800e9e4:	009b      	lsls	r3, r3, #2
 800e9e6:	4a2e      	ldr	r2, [pc, #184]	; (800eaa0 <xTaskPriorityInherit+0x104>)
 800e9e8:	4413      	add	r3, r2
 800e9ea:	4299      	cmp	r1, r3
 800e9ec:	d101      	bne.n	800e9f2 <xTaskPriorityInherit+0x56>
 800e9ee:	2301      	movs	r3, #1
 800e9f0:	e000      	b.n	800e9f4 <xTaskPriorityInherit+0x58>
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d03a      	beq.n	800ea6e <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e9f8:	68bb      	ldr	r3, [r7, #8]
 800e9fa:	3304      	adds	r3, #4
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	f7fe fa2d 	bl	800ce5c <uxListRemove>
 800ea02:	4603      	mov	r3, r0
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d115      	bne.n	800ea34 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea0c:	4924      	ldr	r1, [pc, #144]	; (800eaa0 <xTaskPriorityInherit+0x104>)
 800ea0e:	4613      	mov	r3, r2
 800ea10:	009b      	lsls	r3, r3, #2
 800ea12:	4413      	add	r3, r2
 800ea14:	009b      	lsls	r3, r3, #2
 800ea16:	440b      	add	r3, r1
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d10a      	bne.n	800ea34 <xTaskPriorityInherit+0x98>
 800ea1e:	68bb      	ldr	r3, [r7, #8]
 800ea20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea22:	2201      	movs	r2, #1
 800ea24:	fa02 f303 	lsl.w	r3, r2, r3
 800ea28:	43da      	mvns	r2, r3
 800ea2a:	4b1e      	ldr	r3, [pc, #120]	; (800eaa4 <xTaskPriorityInherit+0x108>)
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	4013      	ands	r3, r2
 800ea30:	4a1c      	ldr	r2, [pc, #112]	; (800eaa4 <xTaskPriorityInherit+0x108>)
 800ea32:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ea34:	4b19      	ldr	r3, [pc, #100]	; (800ea9c <xTaskPriorityInherit+0x100>)
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea3a:	68bb      	ldr	r3, [r7, #8]
 800ea3c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ea3e:	68bb      	ldr	r3, [r7, #8]
 800ea40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea42:	2201      	movs	r2, #1
 800ea44:	409a      	lsls	r2, r3
 800ea46:	4b17      	ldr	r3, [pc, #92]	; (800eaa4 <xTaskPriorityInherit+0x108>)
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	4313      	orrs	r3, r2
 800ea4c:	4a15      	ldr	r2, [pc, #84]	; (800eaa4 <xTaskPriorityInherit+0x108>)
 800ea4e:	6013      	str	r3, [r2, #0]
 800ea50:	68bb      	ldr	r3, [r7, #8]
 800ea52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea54:	4613      	mov	r3, r2
 800ea56:	009b      	lsls	r3, r3, #2
 800ea58:	4413      	add	r3, r2
 800ea5a:	009b      	lsls	r3, r3, #2
 800ea5c:	4a10      	ldr	r2, [pc, #64]	; (800eaa0 <xTaskPriorityInherit+0x104>)
 800ea5e:	441a      	add	r2, r3
 800ea60:	68bb      	ldr	r3, [r7, #8]
 800ea62:	3304      	adds	r3, #4
 800ea64:	4619      	mov	r1, r3
 800ea66:	4610      	mov	r0, r2
 800ea68:	f7fe f99b 	bl	800cda2 <vListInsertEnd>
 800ea6c:	e004      	b.n	800ea78 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ea6e:	4b0b      	ldr	r3, [pc, #44]	; (800ea9c <xTaskPriorityInherit+0x100>)
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea74:	68bb      	ldr	r3, [r7, #8]
 800ea76:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ea78:	2301      	movs	r3, #1
 800ea7a:	60fb      	str	r3, [r7, #12]
 800ea7c:	e008      	b.n	800ea90 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ea7e:	68bb      	ldr	r3, [r7, #8]
 800ea80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ea82:	4b06      	ldr	r3, [pc, #24]	; (800ea9c <xTaskPriorityInherit+0x100>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea88:	429a      	cmp	r2, r3
 800ea8a:	d201      	bcs.n	800ea90 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ea90:	68fb      	ldr	r3, [r7, #12]
	}
 800ea92:	4618      	mov	r0, r3
 800ea94:	3710      	adds	r7, #16
 800ea96:	46bd      	mov	sp, r7
 800ea98:	bd80      	pop	{r7, pc}
 800ea9a:	bf00      	nop
 800ea9c:	20002a10 	.word	0x20002a10
 800eaa0:	20002a14 	.word	0x20002a14
 800eaa4:	20002b18 	.word	0x20002b18

0800eaa8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b086      	sub	sp, #24
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800eab4:	2300      	movs	r3, #0
 800eab6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d06e      	beq.n	800eb9c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800eabe:	4b3a      	ldr	r3, [pc, #232]	; (800eba8 <xTaskPriorityDisinherit+0x100>)
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	693a      	ldr	r2, [r7, #16]
 800eac4:	429a      	cmp	r2, r3
 800eac6:	d00a      	beq.n	800eade <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800eac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eacc:	f383 8811 	msr	BASEPRI, r3
 800ead0:	f3bf 8f6f 	isb	sy
 800ead4:	f3bf 8f4f 	dsb	sy
 800ead8:	60fb      	str	r3, [r7, #12]
}
 800eada:	bf00      	nop
 800eadc:	e7fe      	b.n	800eadc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800eade:	693b      	ldr	r3, [r7, #16]
 800eae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d10a      	bne.n	800eafc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800eae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaea:	f383 8811 	msr	BASEPRI, r3
 800eaee:	f3bf 8f6f 	isb	sy
 800eaf2:	f3bf 8f4f 	dsb	sy
 800eaf6:	60bb      	str	r3, [r7, #8]
}
 800eaf8:	bf00      	nop
 800eafa:	e7fe      	b.n	800eafa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800eafc:	693b      	ldr	r3, [r7, #16]
 800eafe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb00:	1e5a      	subs	r2, r3, #1
 800eb02:	693b      	ldr	r3, [r7, #16]
 800eb04:	659a      	str	r2, [r3, #88]	; 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800eb06:	693b      	ldr	r3, [r7, #16]
 800eb08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb0a:	693b      	ldr	r3, [r7, #16]
 800eb0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eb0e:	429a      	cmp	r2, r3
 800eb10:	d044      	beq.n	800eb9c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800eb12:	693b      	ldr	r3, [r7, #16]
 800eb14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d140      	bne.n	800eb9c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb1a:	693b      	ldr	r3, [r7, #16]
 800eb1c:	3304      	adds	r3, #4
 800eb1e:	4618      	mov	r0, r3
 800eb20:	f7fe f99c 	bl	800ce5c <uxListRemove>
 800eb24:	4603      	mov	r3, r0
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d115      	bne.n	800eb56 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800eb2a:	693b      	ldr	r3, [r7, #16]
 800eb2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb2e:	491f      	ldr	r1, [pc, #124]	; (800ebac <xTaskPriorityDisinherit+0x104>)
 800eb30:	4613      	mov	r3, r2
 800eb32:	009b      	lsls	r3, r3, #2
 800eb34:	4413      	add	r3, r2
 800eb36:	009b      	lsls	r3, r3, #2
 800eb38:	440b      	add	r3, r1
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d10a      	bne.n	800eb56 <xTaskPriorityDisinherit+0xae>
 800eb40:	693b      	ldr	r3, [r7, #16]
 800eb42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb44:	2201      	movs	r2, #1
 800eb46:	fa02 f303 	lsl.w	r3, r2, r3
 800eb4a:	43da      	mvns	r2, r3
 800eb4c:	4b18      	ldr	r3, [pc, #96]	; (800ebb0 <xTaskPriorityDisinherit+0x108>)
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	4013      	ands	r3, r2
 800eb52:	4a17      	ldr	r2, [pc, #92]	; (800ebb0 <xTaskPriorityDisinherit+0x108>)
 800eb54:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800eb56:	693b      	ldr	r3, [r7, #16]
 800eb58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800eb5a:	693b      	ldr	r3, [r7, #16]
 800eb5c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eb5e:	693b      	ldr	r3, [r7, #16]
 800eb60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb62:	f1c3 0207 	rsb	r2, r3, #7
 800eb66:	693b      	ldr	r3, [r7, #16]
 800eb68:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800eb6a:	693b      	ldr	r3, [r7, #16]
 800eb6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb6e:	2201      	movs	r2, #1
 800eb70:	409a      	lsls	r2, r3
 800eb72:	4b0f      	ldr	r3, [pc, #60]	; (800ebb0 <xTaskPriorityDisinherit+0x108>)
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	4313      	orrs	r3, r2
 800eb78:	4a0d      	ldr	r2, [pc, #52]	; (800ebb0 <xTaskPriorityDisinherit+0x108>)
 800eb7a:	6013      	str	r3, [r2, #0]
 800eb7c:	693b      	ldr	r3, [r7, #16]
 800eb7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb80:	4613      	mov	r3, r2
 800eb82:	009b      	lsls	r3, r3, #2
 800eb84:	4413      	add	r3, r2
 800eb86:	009b      	lsls	r3, r3, #2
 800eb88:	4a08      	ldr	r2, [pc, #32]	; (800ebac <xTaskPriorityDisinherit+0x104>)
 800eb8a:	441a      	add	r2, r3
 800eb8c:	693b      	ldr	r3, [r7, #16]
 800eb8e:	3304      	adds	r3, #4
 800eb90:	4619      	mov	r1, r3
 800eb92:	4610      	mov	r0, r2
 800eb94:	f7fe f905 	bl	800cda2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800eb98:	2301      	movs	r3, #1
 800eb9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800eb9c:	697b      	ldr	r3, [r7, #20]
	}
 800eb9e:	4618      	mov	r0, r3
 800eba0:	3718      	adds	r7, #24
 800eba2:	46bd      	mov	sp, r7
 800eba4:	bd80      	pop	{r7, pc}
 800eba6:	bf00      	nop
 800eba8:	20002a10 	.word	0x20002a10
 800ebac:	20002a14 	.word	0x20002a14
 800ebb0:	20002b18 	.word	0x20002b18

0800ebb4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ebb4:	b580      	push	{r7, lr}
 800ebb6:	b088      	sub	sp, #32
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
 800ebbc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ebc2:	2301      	movs	r3, #1
 800ebc4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	f000 8088 	beq.w	800ecde <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ebce:	69bb      	ldr	r3, [r7, #24]
 800ebd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d10a      	bne.n	800ebec <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800ebd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebda:	f383 8811 	msr	BASEPRI, r3
 800ebde:	f3bf 8f6f 	isb	sy
 800ebe2:	f3bf 8f4f 	dsb	sy
 800ebe6:	60fb      	str	r3, [r7, #12]
}
 800ebe8:	bf00      	nop
 800ebea:	e7fe      	b.n	800ebea <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ebec:	69bb      	ldr	r3, [r7, #24]
 800ebee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ebf0:	683a      	ldr	r2, [r7, #0]
 800ebf2:	429a      	cmp	r2, r3
 800ebf4:	d902      	bls.n	800ebfc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ebf6:	683b      	ldr	r3, [r7, #0]
 800ebf8:	61fb      	str	r3, [r7, #28]
 800ebfa:	e002      	b.n	800ec02 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ebfc:	69bb      	ldr	r3, [r7, #24]
 800ebfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec00:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ec02:	69bb      	ldr	r3, [r7, #24]
 800ec04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec06:	69fa      	ldr	r2, [r7, #28]
 800ec08:	429a      	cmp	r2, r3
 800ec0a:	d068      	beq.n	800ecde <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ec0c:	69bb      	ldr	r3, [r7, #24]
 800ec0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec10:	697a      	ldr	r2, [r7, #20]
 800ec12:	429a      	cmp	r2, r3
 800ec14:	d163      	bne.n	800ecde <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ec16:	4b34      	ldr	r3, [pc, #208]	; (800ece8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	69ba      	ldr	r2, [r7, #24]
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d10a      	bne.n	800ec36 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 800ec20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec24:	f383 8811 	msr	BASEPRI, r3
 800ec28:	f3bf 8f6f 	isb	sy
 800ec2c:	f3bf 8f4f 	dsb	sy
 800ec30:	60bb      	str	r3, [r7, #8]
}
 800ec32:	bf00      	nop
 800ec34:	e7fe      	b.n	800ec34 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ec36:	69bb      	ldr	r3, [r7, #24]
 800ec38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec3a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ec3c:	69bb      	ldr	r3, [r7, #24]
 800ec3e:	69fa      	ldr	r2, [r7, #28]
 800ec40:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ec42:	69bb      	ldr	r3, [r7, #24]
 800ec44:	699b      	ldr	r3, [r3, #24]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	db04      	blt.n	800ec54 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec4a:	69fb      	ldr	r3, [r7, #28]
 800ec4c:	f1c3 0207 	rsb	r2, r3, #7
 800ec50:	69bb      	ldr	r3, [r7, #24]
 800ec52:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ec54:	69bb      	ldr	r3, [r7, #24]
 800ec56:	6959      	ldr	r1, [r3, #20]
 800ec58:	693a      	ldr	r2, [r7, #16]
 800ec5a:	4613      	mov	r3, r2
 800ec5c:	009b      	lsls	r3, r3, #2
 800ec5e:	4413      	add	r3, r2
 800ec60:	009b      	lsls	r3, r3, #2
 800ec62:	4a22      	ldr	r2, [pc, #136]	; (800ecec <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ec64:	4413      	add	r3, r2
 800ec66:	4299      	cmp	r1, r3
 800ec68:	d101      	bne.n	800ec6e <vTaskPriorityDisinheritAfterTimeout+0xba>
 800ec6a:	2301      	movs	r3, #1
 800ec6c:	e000      	b.n	800ec70 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 800ec6e:	2300      	movs	r3, #0
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d034      	beq.n	800ecde <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ec74:	69bb      	ldr	r3, [r7, #24]
 800ec76:	3304      	adds	r3, #4
 800ec78:	4618      	mov	r0, r3
 800ec7a:	f7fe f8ef 	bl	800ce5c <uxListRemove>
 800ec7e:	4603      	mov	r3, r0
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d115      	bne.n	800ecb0 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ec84:	69bb      	ldr	r3, [r7, #24]
 800ec86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec88:	4918      	ldr	r1, [pc, #96]	; (800ecec <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ec8a:	4613      	mov	r3, r2
 800ec8c:	009b      	lsls	r3, r3, #2
 800ec8e:	4413      	add	r3, r2
 800ec90:	009b      	lsls	r3, r3, #2
 800ec92:	440b      	add	r3, r1
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d10a      	bne.n	800ecb0 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 800ec9a:	69bb      	ldr	r3, [r7, #24]
 800ec9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec9e:	2201      	movs	r2, #1
 800eca0:	fa02 f303 	lsl.w	r3, r2, r3
 800eca4:	43da      	mvns	r2, r3
 800eca6:	4b12      	ldr	r3, [pc, #72]	; (800ecf0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	4013      	ands	r3, r2
 800ecac:	4a10      	ldr	r2, [pc, #64]	; (800ecf0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ecae:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ecb0:	69bb      	ldr	r3, [r7, #24]
 800ecb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecb4:	2201      	movs	r2, #1
 800ecb6:	409a      	lsls	r2, r3
 800ecb8:	4b0d      	ldr	r3, [pc, #52]	; (800ecf0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	4313      	orrs	r3, r2
 800ecbe:	4a0c      	ldr	r2, [pc, #48]	; (800ecf0 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ecc0:	6013      	str	r3, [r2, #0]
 800ecc2:	69bb      	ldr	r3, [r7, #24]
 800ecc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ecc6:	4613      	mov	r3, r2
 800ecc8:	009b      	lsls	r3, r3, #2
 800ecca:	4413      	add	r3, r2
 800eccc:	009b      	lsls	r3, r3, #2
 800ecce:	4a07      	ldr	r2, [pc, #28]	; (800ecec <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ecd0:	441a      	add	r2, r3
 800ecd2:	69bb      	ldr	r3, [r7, #24]
 800ecd4:	3304      	adds	r3, #4
 800ecd6:	4619      	mov	r1, r3
 800ecd8:	4610      	mov	r0, r2
 800ecda:	f7fe f862 	bl	800cda2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ecde:	bf00      	nop
 800ece0:	3720      	adds	r7, #32
 800ece2:	46bd      	mov	sp, r7
 800ece4:	bd80      	pop	{r7, pc}
 800ece6:	bf00      	nop
 800ece8:	20002a10 	.word	0x20002a10
 800ecec:	20002a14 	.word	0x20002a14
 800ecf0:	20002b18 	.word	0x20002b18

0800ecf4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800ecf4:	b480      	push	{r7}
 800ecf6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ecf8:	4b07      	ldr	r3, [pc, #28]	; (800ed18 <pvTaskIncrementMutexHeldCount+0x24>)
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d004      	beq.n	800ed0a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ed00:	4b05      	ldr	r3, [pc, #20]	; (800ed18 <pvTaskIncrementMutexHeldCount+0x24>)
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ed06:	3201      	adds	r2, #1
 800ed08:	659a      	str	r2, [r3, #88]	; 0x58
		}

		return pxCurrentTCB;
 800ed0a:	4b03      	ldr	r3, [pc, #12]	; (800ed18 <pvTaskIncrementMutexHeldCount+0x24>)
 800ed0c:	681b      	ldr	r3, [r3, #0]
	}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	46bd      	mov	sp, r7
 800ed12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed16:	4770      	bx	lr
 800ed18:	20002a10 	.word	0x20002a10

0800ed1c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ed1c:	b580      	push	{r7, lr}
 800ed1e:	b084      	sub	sp, #16
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	6078      	str	r0, [r7, #4]
 800ed24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ed26:	4b29      	ldr	r3, [pc, #164]	; (800edcc <prvAddCurrentTaskToDelayedList+0xb0>)
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ed2c:	4b28      	ldr	r3, [pc, #160]	; (800edd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	3304      	adds	r3, #4
 800ed32:	4618      	mov	r0, r3
 800ed34:	f7fe f892 	bl	800ce5c <uxListRemove>
 800ed38:	4603      	mov	r3, r0
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d10b      	bne.n	800ed56 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800ed3e:	4b24      	ldr	r3, [pc, #144]	; (800edd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed44:	2201      	movs	r2, #1
 800ed46:	fa02 f303 	lsl.w	r3, r2, r3
 800ed4a:	43da      	mvns	r2, r3
 800ed4c:	4b21      	ldr	r3, [pc, #132]	; (800edd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	4013      	ands	r3, r2
 800ed52:	4a20      	ldr	r2, [pc, #128]	; (800edd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ed54:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed5c:	d10a      	bne.n	800ed74 <prvAddCurrentTaskToDelayedList+0x58>
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d007      	beq.n	800ed74 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ed64:	4b1a      	ldr	r3, [pc, #104]	; (800edd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	3304      	adds	r3, #4
 800ed6a:	4619      	mov	r1, r3
 800ed6c:	481a      	ldr	r0, [pc, #104]	; (800edd8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ed6e:	f7fe f818 	bl	800cda2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ed72:	e026      	b.n	800edc2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ed74:	68fa      	ldr	r2, [r7, #12]
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	4413      	add	r3, r2
 800ed7a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ed7c:	4b14      	ldr	r3, [pc, #80]	; (800edd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	68ba      	ldr	r2, [r7, #8]
 800ed82:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ed84:	68ba      	ldr	r2, [r7, #8]
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	429a      	cmp	r2, r3
 800ed8a:	d209      	bcs.n	800eda0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ed8c:	4b13      	ldr	r3, [pc, #76]	; (800eddc <prvAddCurrentTaskToDelayedList+0xc0>)
 800ed8e:	681a      	ldr	r2, [r3, #0]
 800ed90:	4b0f      	ldr	r3, [pc, #60]	; (800edd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	3304      	adds	r3, #4
 800ed96:	4619      	mov	r1, r3
 800ed98:	4610      	mov	r0, r2
 800ed9a:	f7fe f826 	bl	800cdea <vListInsert>
}
 800ed9e:	e010      	b.n	800edc2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eda0:	4b0f      	ldr	r3, [pc, #60]	; (800ede0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800eda2:	681a      	ldr	r2, [r3, #0]
 800eda4:	4b0a      	ldr	r3, [pc, #40]	; (800edd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	3304      	adds	r3, #4
 800edaa:	4619      	mov	r1, r3
 800edac:	4610      	mov	r0, r2
 800edae:	f7fe f81c 	bl	800cdea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800edb2:	4b0c      	ldr	r3, [pc, #48]	; (800ede4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	68ba      	ldr	r2, [r7, #8]
 800edb8:	429a      	cmp	r2, r3
 800edba:	d202      	bcs.n	800edc2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800edbc:	4a09      	ldr	r2, [pc, #36]	; (800ede4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800edbe:	68bb      	ldr	r3, [r7, #8]
 800edc0:	6013      	str	r3, [r2, #0]
}
 800edc2:	bf00      	nop
 800edc4:	3710      	adds	r7, #16
 800edc6:	46bd      	mov	sp, r7
 800edc8:	bd80      	pop	{r7, pc}
 800edca:	bf00      	nop
 800edcc:	20002b14 	.word	0x20002b14
 800edd0:	20002a10 	.word	0x20002a10
 800edd4:	20002b18 	.word	0x20002b18
 800edd8:	20002afc 	.word	0x20002afc
 800eddc:	20002acc 	.word	0x20002acc
 800ede0:	20002ac8 	.word	0x20002ac8
 800ede4:	20002b30 	.word	0x20002b30

0800ede8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	b08a      	sub	sp, #40	; 0x28
 800edec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800edee:	2300      	movs	r3, #0
 800edf0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800edf2:	f000 fb41 	bl	800f478 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800edf6:	4b1c      	ldr	r3, [pc, #112]	; (800ee68 <xTimerCreateTimerTask+0x80>)
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d021      	beq.n	800ee42 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800edfe:	2300      	movs	r3, #0
 800ee00:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ee02:	2300      	movs	r3, #0
 800ee04:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ee06:	1d3a      	adds	r2, r7, #4
 800ee08:	f107 0108 	add.w	r1, r7, #8
 800ee0c:	f107 030c 	add.w	r3, r7, #12
 800ee10:	4618      	mov	r0, r3
 800ee12:	f7f4 fbe5 	bl	80035e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ee16:	6879      	ldr	r1, [r7, #4]
 800ee18:	68bb      	ldr	r3, [r7, #8]
 800ee1a:	68fa      	ldr	r2, [r7, #12]
 800ee1c:	9202      	str	r2, [sp, #8]
 800ee1e:	9301      	str	r3, [sp, #4]
 800ee20:	2302      	movs	r3, #2
 800ee22:	9300      	str	r3, [sp, #0]
 800ee24:	2300      	movs	r3, #0
 800ee26:	460a      	mov	r2, r1
 800ee28:	4910      	ldr	r1, [pc, #64]	; (800ee6c <xTimerCreateTimerTask+0x84>)
 800ee2a:	4811      	ldr	r0, [pc, #68]	; (800ee70 <xTimerCreateTimerTask+0x88>)
 800ee2c:	f7fe fed2 	bl	800dbd4 <xTaskCreateStatic>
 800ee30:	4603      	mov	r3, r0
 800ee32:	4a10      	ldr	r2, [pc, #64]	; (800ee74 <xTimerCreateTimerTask+0x8c>)
 800ee34:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ee36:	4b0f      	ldr	r3, [pc, #60]	; (800ee74 <xTimerCreateTimerTask+0x8c>)
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d001      	beq.n	800ee42 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ee3e:	2301      	movs	r3, #1
 800ee40:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ee42:	697b      	ldr	r3, [r7, #20]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d10a      	bne.n	800ee5e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ee48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee4c:	f383 8811 	msr	BASEPRI, r3
 800ee50:	f3bf 8f6f 	isb	sy
 800ee54:	f3bf 8f4f 	dsb	sy
 800ee58:	613b      	str	r3, [r7, #16]
}
 800ee5a:	bf00      	nop
 800ee5c:	e7fe      	b.n	800ee5c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ee5e:	697b      	ldr	r3, [r7, #20]
}
 800ee60:	4618      	mov	r0, r3
 800ee62:	3718      	adds	r7, #24
 800ee64:	46bd      	mov	sp, r7
 800ee66:	bd80      	pop	{r7, pc}
 800ee68:	20002b6c 	.word	0x20002b6c
 800ee6c:	080107bc 	.word	0x080107bc
 800ee70:	0800f0b5 	.word	0x0800f0b5
 800ee74:	20002b70 	.word	0x20002b70

0800ee78 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b088      	sub	sp, #32
 800ee7c:	af02      	add	r7, sp, #8
 800ee7e:	60f8      	str	r0, [r7, #12]
 800ee80:	60b9      	str	r1, [r7, #8]
 800ee82:	607a      	str	r2, [r7, #4]
 800ee84:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800ee86:	202c      	movs	r0, #44	; 0x2c
 800ee88:	f000 fd86 	bl	800f998 <pvPortMalloc>
 800ee8c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d00d      	beq.n	800eeb0 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ee94:	697b      	ldr	r3, [r7, #20]
 800ee96:	9301      	str	r3, [sp, #4]
 800ee98:	6a3b      	ldr	r3, [r7, #32]
 800ee9a:	9300      	str	r3, [sp, #0]
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	687a      	ldr	r2, [r7, #4]
 800eea0:	68b9      	ldr	r1, [r7, #8]
 800eea2:	68f8      	ldr	r0, [r7, #12]
 800eea4:	f000 f846 	bl	800ef34 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 800eea8:	697b      	ldr	r3, [r7, #20]
 800eeaa:	2200      	movs	r2, #0
 800eeac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800eeb0:	697b      	ldr	r3, [r7, #20]
	}
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	3718      	adds	r7, #24
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	bd80      	pop	{r7, pc}

0800eeba <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800eeba:	b580      	push	{r7, lr}
 800eebc:	b08a      	sub	sp, #40	; 0x28
 800eebe:	af02      	add	r7, sp, #8
 800eec0:	60f8      	str	r0, [r7, #12]
 800eec2:	60b9      	str	r1, [r7, #8]
 800eec4:	607a      	str	r2, [r7, #4]
 800eec6:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800eec8:	232c      	movs	r3, #44	; 0x2c
 800eeca:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800eecc:	693b      	ldr	r3, [r7, #16]
 800eece:	2b2c      	cmp	r3, #44	; 0x2c
 800eed0:	d00a      	beq.n	800eee8 <xTimerCreateStatic+0x2e>
	__asm volatile
 800eed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eed6:	f383 8811 	msr	BASEPRI, r3
 800eeda:	f3bf 8f6f 	isb	sy
 800eede:	f3bf 8f4f 	dsb	sy
 800eee2:	61bb      	str	r3, [r7, #24]
}
 800eee4:	bf00      	nop
 800eee6:	e7fe      	b.n	800eee6 <xTimerCreateStatic+0x2c>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800eee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d10a      	bne.n	800ef04 <xTimerCreateStatic+0x4a>
	__asm volatile
 800eeee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eef2:	f383 8811 	msr	BASEPRI, r3
 800eef6:	f3bf 8f6f 	isb	sy
 800eefa:	f3bf 8f4f 	dsb	sy
 800eefe:	617b      	str	r3, [r7, #20]
}
 800ef00:	bf00      	nop
 800ef02:	e7fe      	b.n	800ef02 <xTimerCreateStatic+0x48>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ef04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef06:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800ef08:	69fb      	ldr	r3, [r7, #28]
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d00d      	beq.n	800ef2a <xTimerCreateStatic+0x70>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ef0e:	69fb      	ldr	r3, [r7, #28]
 800ef10:	9301      	str	r3, [sp, #4]
 800ef12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef14:	9300      	str	r3, [sp, #0]
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	687a      	ldr	r2, [r7, #4]
 800ef1a:	68b9      	ldr	r1, [r7, #8]
 800ef1c:	68f8      	ldr	r0, [r7, #12]
 800ef1e:	f000 f809 	bl	800ef34 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 800ef22:	69fb      	ldr	r3, [r7, #28]
 800ef24:	2201      	movs	r2, #1
 800ef26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 800ef2a:	69fb      	ldr	r3, [r7, #28]
	}
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	3720      	adds	r7, #32
 800ef30:	46bd      	mov	sp, r7
 800ef32:	bd80      	pop	{r7, pc}

0800ef34 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ef34:	b580      	push	{r7, lr}
 800ef36:	b086      	sub	sp, #24
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	60f8      	str	r0, [r7, #12]
 800ef3c:	60b9      	str	r1, [r7, #8]
 800ef3e:	607a      	str	r2, [r7, #4]
 800ef40:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800ef42:	68bb      	ldr	r3, [r7, #8]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d10a      	bne.n	800ef5e <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800ef48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef4c:	f383 8811 	msr	BASEPRI, r3
 800ef50:	f3bf 8f6f 	isb	sy
 800ef54:	f3bf 8f4f 	dsb	sy
 800ef58:	617b      	str	r3, [r7, #20]
}
 800ef5a:	bf00      	nop
 800ef5c:	e7fe      	b.n	800ef5c <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800ef5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d015      	beq.n	800ef90 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800ef64:	f000 fa88 	bl	800f478 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800ef68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef6a:	68fa      	ldr	r2, [r7, #12]
 800ef6c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800ef6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef70:	68ba      	ldr	r2, [r7, #8]
 800ef72:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800ef74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef76:	687a      	ldr	r2, [r7, #4]
 800ef78:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800ef7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef7c:	683a      	ldr	r2, [r7, #0]
 800ef7e:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800ef80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef82:	6a3a      	ldr	r2, [r7, #32]
 800ef84:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800ef86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef88:	3304      	adds	r3, #4
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	f7fd fefc 	bl	800cd88 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800ef90:	bf00      	nop
 800ef92:	3718      	adds	r7, #24
 800ef94:	46bd      	mov	sp, r7
 800ef96:	bd80      	pop	{r7, pc}

0800ef98 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b08a      	sub	sp, #40	; 0x28
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	60f8      	str	r0, [r7, #12]
 800efa0:	60b9      	str	r1, [r7, #8]
 800efa2:	607a      	str	r2, [r7, #4]
 800efa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800efa6:	2300      	movs	r3, #0
 800efa8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	2b00      	cmp	r3, #0
 800efae:	d10a      	bne.n	800efc6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800efb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efb4:	f383 8811 	msr	BASEPRI, r3
 800efb8:	f3bf 8f6f 	isb	sy
 800efbc:	f3bf 8f4f 	dsb	sy
 800efc0:	623b      	str	r3, [r7, #32]
}
 800efc2:	bf00      	nop
 800efc4:	e7fe      	b.n	800efc4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800efc6:	4b1a      	ldr	r3, [pc, #104]	; (800f030 <xTimerGenericCommand+0x98>)
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d02a      	beq.n	800f024 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800efce:	68bb      	ldr	r3, [r7, #8]
 800efd0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800efda:	68bb      	ldr	r3, [r7, #8]
 800efdc:	2b05      	cmp	r3, #5
 800efde:	dc18      	bgt.n	800f012 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800efe0:	f7ff fcbe 	bl	800e960 <xTaskGetSchedulerState>
 800efe4:	4603      	mov	r3, r0
 800efe6:	2b02      	cmp	r3, #2
 800efe8:	d109      	bne.n	800effe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800efea:	4b11      	ldr	r3, [pc, #68]	; (800f030 <xTimerGenericCommand+0x98>)
 800efec:	6818      	ldr	r0, [r3, #0]
 800efee:	f107 0114 	add.w	r1, r7, #20
 800eff2:	2300      	movs	r3, #0
 800eff4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eff6:	f7fe f8e5 	bl	800d1c4 <xQueueGenericSend>
 800effa:	6278      	str	r0, [r7, #36]	; 0x24
 800effc:	e012      	b.n	800f024 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800effe:	4b0c      	ldr	r3, [pc, #48]	; (800f030 <xTimerGenericCommand+0x98>)
 800f000:	6818      	ldr	r0, [r3, #0]
 800f002:	f107 0114 	add.w	r1, r7, #20
 800f006:	2300      	movs	r3, #0
 800f008:	2200      	movs	r2, #0
 800f00a:	f7fe f8db 	bl	800d1c4 <xQueueGenericSend>
 800f00e:	6278      	str	r0, [r7, #36]	; 0x24
 800f010:	e008      	b.n	800f024 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f012:	4b07      	ldr	r3, [pc, #28]	; (800f030 <xTimerGenericCommand+0x98>)
 800f014:	6818      	ldr	r0, [r3, #0]
 800f016:	f107 0114 	add.w	r1, r7, #20
 800f01a:	2300      	movs	r3, #0
 800f01c:	683a      	ldr	r2, [r7, #0]
 800f01e:	f7fe f9cf 	bl	800d3c0 <xQueueGenericSendFromISR>
 800f022:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f026:	4618      	mov	r0, r3
 800f028:	3728      	adds	r7, #40	; 0x28
 800f02a:	46bd      	mov	sp, r7
 800f02c:	bd80      	pop	{r7, pc}
 800f02e:	bf00      	nop
 800f030:	20002b6c 	.word	0x20002b6c

0800f034 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b088      	sub	sp, #32
 800f038:	af02      	add	r7, sp, #8
 800f03a:	6078      	str	r0, [r7, #4]
 800f03c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f03e:	4b1c      	ldr	r3, [pc, #112]	; (800f0b0 <prvProcessExpiredTimer+0x7c>)
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	68db      	ldr	r3, [r3, #12]
 800f044:	68db      	ldr	r3, [r3, #12]
 800f046:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f048:	697b      	ldr	r3, [r7, #20]
 800f04a:	3304      	adds	r3, #4
 800f04c:	4618      	mov	r0, r3
 800f04e:	f7fd ff05 	bl	800ce5c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800f052:	697b      	ldr	r3, [r7, #20]
 800f054:	69db      	ldr	r3, [r3, #28]
 800f056:	2b01      	cmp	r3, #1
 800f058:	d122      	bne.n	800f0a0 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f05a:	697b      	ldr	r3, [r7, #20]
 800f05c:	699a      	ldr	r2, [r3, #24]
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	18d1      	adds	r1, r2, r3
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	683a      	ldr	r2, [r7, #0]
 800f066:	6978      	ldr	r0, [r7, #20]
 800f068:	f000 f8c8 	bl	800f1fc <prvInsertTimerInActiveList>
 800f06c:	4603      	mov	r3, r0
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d016      	beq.n	800f0a0 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f072:	2300      	movs	r3, #0
 800f074:	9300      	str	r3, [sp, #0]
 800f076:	2300      	movs	r3, #0
 800f078:	687a      	ldr	r2, [r7, #4]
 800f07a:	2100      	movs	r1, #0
 800f07c:	6978      	ldr	r0, [r7, #20]
 800f07e:	f7ff ff8b 	bl	800ef98 <xTimerGenericCommand>
 800f082:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f084:	693b      	ldr	r3, [r7, #16]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d10a      	bne.n	800f0a0 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800f08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f08e:	f383 8811 	msr	BASEPRI, r3
 800f092:	f3bf 8f6f 	isb	sy
 800f096:	f3bf 8f4f 	dsb	sy
 800f09a:	60fb      	str	r3, [r7, #12]
}
 800f09c:	bf00      	nop
 800f09e:	e7fe      	b.n	800f09e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f0a0:	697b      	ldr	r3, [r7, #20]
 800f0a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0a4:	6978      	ldr	r0, [r7, #20]
 800f0a6:	4798      	blx	r3
}
 800f0a8:	bf00      	nop
 800f0aa:	3718      	adds	r7, #24
 800f0ac:	46bd      	mov	sp, r7
 800f0ae:	bd80      	pop	{r7, pc}
 800f0b0:	20002b64 	.word	0x20002b64

0800f0b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800f0b4:	b580      	push	{r7, lr}
 800f0b6:	b084      	sub	sp, #16
 800f0b8:	af00      	add	r7, sp, #0
 800f0ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f0bc:	f107 0308 	add.w	r3, r7, #8
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	f000 f857 	bl	800f174 <prvGetNextExpireTime>
 800f0c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f0c8:	68bb      	ldr	r3, [r7, #8]
 800f0ca:	4619      	mov	r1, r3
 800f0cc:	68f8      	ldr	r0, [r7, #12]
 800f0ce:	f000 f803 	bl	800f0d8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f0d2:	f000 f8d5 	bl	800f280 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f0d6:	e7f1      	b.n	800f0bc <prvTimerTask+0x8>

0800f0d8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	b084      	sub	sp, #16
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	6078      	str	r0, [r7, #4]
 800f0e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f0e2:	f7ff f83b 	bl	800e15c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f0e6:	f107 0308 	add.w	r3, r7, #8
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	f000 f866 	bl	800f1bc <prvSampleTimeNow>
 800f0f0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f0f2:	68bb      	ldr	r3, [r7, #8]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d130      	bne.n	800f15a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f0f8:	683b      	ldr	r3, [r7, #0]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d10a      	bne.n	800f114 <prvProcessTimerOrBlockTask+0x3c>
 800f0fe:	687a      	ldr	r2, [r7, #4]
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	429a      	cmp	r2, r3
 800f104:	d806      	bhi.n	800f114 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f106:	f7ff f837 	bl	800e178 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f10a:	68f9      	ldr	r1, [r7, #12]
 800f10c:	6878      	ldr	r0, [r7, #4]
 800f10e:	f7ff ff91 	bl	800f034 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f112:	e024      	b.n	800f15e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f114:	683b      	ldr	r3, [r7, #0]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d008      	beq.n	800f12c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f11a:	4b13      	ldr	r3, [pc, #76]	; (800f168 <prvProcessTimerOrBlockTask+0x90>)
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	2b00      	cmp	r3, #0
 800f122:	bf0c      	ite	eq
 800f124:	2301      	moveq	r3, #1
 800f126:	2300      	movne	r3, #0
 800f128:	b2db      	uxtb	r3, r3
 800f12a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f12c:	4b0f      	ldr	r3, [pc, #60]	; (800f16c <prvProcessTimerOrBlockTask+0x94>)
 800f12e:	6818      	ldr	r0, [r3, #0]
 800f130:	687a      	ldr	r2, [r7, #4]
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	1ad3      	subs	r3, r2, r3
 800f136:	683a      	ldr	r2, [r7, #0]
 800f138:	4619      	mov	r1, r3
 800f13a:	f7fe fd17 	bl	800db6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f13e:	f7ff f81b 	bl	800e178 <xTaskResumeAll>
 800f142:	4603      	mov	r3, r0
 800f144:	2b00      	cmp	r3, #0
 800f146:	d10a      	bne.n	800f15e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f148:	4b09      	ldr	r3, [pc, #36]	; (800f170 <prvProcessTimerOrBlockTask+0x98>)
 800f14a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f14e:	601a      	str	r2, [r3, #0]
 800f150:	f3bf 8f4f 	dsb	sy
 800f154:	f3bf 8f6f 	isb	sy
}
 800f158:	e001      	b.n	800f15e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f15a:	f7ff f80d 	bl	800e178 <xTaskResumeAll>
}
 800f15e:	bf00      	nop
 800f160:	3710      	adds	r7, #16
 800f162:	46bd      	mov	sp, r7
 800f164:	bd80      	pop	{r7, pc}
 800f166:	bf00      	nop
 800f168:	20002b68 	.word	0x20002b68
 800f16c:	20002b6c 	.word	0x20002b6c
 800f170:	e000ed04 	.word	0xe000ed04

0800f174 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f174:	b480      	push	{r7}
 800f176:	b085      	sub	sp, #20
 800f178:	af00      	add	r7, sp, #0
 800f17a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f17c:	4b0e      	ldr	r3, [pc, #56]	; (800f1b8 <prvGetNextExpireTime+0x44>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	2b00      	cmp	r3, #0
 800f184:	bf0c      	ite	eq
 800f186:	2301      	moveq	r3, #1
 800f188:	2300      	movne	r3, #0
 800f18a:	b2db      	uxtb	r3, r3
 800f18c:	461a      	mov	r2, r3
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d105      	bne.n	800f1a6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f19a:	4b07      	ldr	r3, [pc, #28]	; (800f1b8 <prvGetNextExpireTime+0x44>)
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	68db      	ldr	r3, [r3, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	60fb      	str	r3, [r7, #12]
 800f1a4:	e001      	b.n	800f1aa <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f1aa:	68fb      	ldr	r3, [r7, #12]
}
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	3714      	adds	r7, #20
 800f1b0:	46bd      	mov	sp, r7
 800f1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b6:	4770      	bx	lr
 800f1b8:	20002b64 	.word	0x20002b64

0800f1bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b084      	sub	sp, #16
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f1c4:	f7ff f874 	bl	800e2b0 <xTaskGetTickCount>
 800f1c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f1ca:	4b0b      	ldr	r3, [pc, #44]	; (800f1f8 <prvSampleTimeNow+0x3c>)
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	68fa      	ldr	r2, [r7, #12]
 800f1d0:	429a      	cmp	r2, r3
 800f1d2:	d205      	bcs.n	800f1e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f1d4:	f000 f8ee 	bl	800f3b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	2201      	movs	r2, #1
 800f1dc:	601a      	str	r2, [r3, #0]
 800f1de:	e002      	b.n	800f1e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	2200      	movs	r2, #0
 800f1e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f1e6:	4a04      	ldr	r2, [pc, #16]	; (800f1f8 <prvSampleTimeNow+0x3c>)
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f1ec:	68fb      	ldr	r3, [r7, #12]
}
 800f1ee:	4618      	mov	r0, r3
 800f1f0:	3710      	adds	r7, #16
 800f1f2:	46bd      	mov	sp, r7
 800f1f4:	bd80      	pop	{r7, pc}
 800f1f6:	bf00      	nop
 800f1f8:	20002b74 	.word	0x20002b74

0800f1fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b086      	sub	sp, #24
 800f200:	af00      	add	r7, sp, #0
 800f202:	60f8      	str	r0, [r7, #12]
 800f204:	60b9      	str	r1, [r7, #8]
 800f206:	607a      	str	r2, [r7, #4]
 800f208:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f20a:	2300      	movs	r3, #0
 800f20c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	68ba      	ldr	r2, [r7, #8]
 800f212:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	68fa      	ldr	r2, [r7, #12]
 800f218:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f21a:	68ba      	ldr	r2, [r7, #8]
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	429a      	cmp	r2, r3
 800f220:	d812      	bhi.n	800f248 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f222:	687a      	ldr	r2, [r7, #4]
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	1ad2      	subs	r2, r2, r3
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	699b      	ldr	r3, [r3, #24]
 800f22c:	429a      	cmp	r2, r3
 800f22e:	d302      	bcc.n	800f236 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f230:	2301      	movs	r3, #1
 800f232:	617b      	str	r3, [r7, #20]
 800f234:	e01b      	b.n	800f26e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f236:	4b10      	ldr	r3, [pc, #64]	; (800f278 <prvInsertTimerInActiveList+0x7c>)
 800f238:	681a      	ldr	r2, [r3, #0]
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	3304      	adds	r3, #4
 800f23e:	4619      	mov	r1, r3
 800f240:	4610      	mov	r0, r2
 800f242:	f7fd fdd2 	bl	800cdea <vListInsert>
 800f246:	e012      	b.n	800f26e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f248:	687a      	ldr	r2, [r7, #4]
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	429a      	cmp	r2, r3
 800f24e:	d206      	bcs.n	800f25e <prvInsertTimerInActiveList+0x62>
 800f250:	68ba      	ldr	r2, [r7, #8]
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	429a      	cmp	r2, r3
 800f256:	d302      	bcc.n	800f25e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f258:	2301      	movs	r3, #1
 800f25a:	617b      	str	r3, [r7, #20]
 800f25c:	e007      	b.n	800f26e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f25e:	4b07      	ldr	r3, [pc, #28]	; (800f27c <prvInsertTimerInActiveList+0x80>)
 800f260:	681a      	ldr	r2, [r3, #0]
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	3304      	adds	r3, #4
 800f266:	4619      	mov	r1, r3
 800f268:	4610      	mov	r0, r2
 800f26a:	f7fd fdbe 	bl	800cdea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f26e:	697b      	ldr	r3, [r7, #20]
}
 800f270:	4618      	mov	r0, r3
 800f272:	3718      	adds	r7, #24
 800f274:	46bd      	mov	sp, r7
 800f276:	bd80      	pop	{r7, pc}
 800f278:	20002b68 	.word	0x20002b68
 800f27c:	20002b64 	.word	0x20002b64

0800f280 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f280:	b580      	push	{r7, lr}
 800f282:	b08c      	sub	sp, #48	; 0x30
 800f284:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f286:	e081      	b.n	800f38c <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f288:	68bb      	ldr	r3, [r7, #8]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	db7e      	blt.n	800f38c <prvProcessReceivedCommands+0x10c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f28e:	693b      	ldr	r3, [r7, #16]
 800f290:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f294:	695b      	ldr	r3, [r3, #20]
 800f296:	2b00      	cmp	r3, #0
 800f298:	d004      	beq.n	800f2a4 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f29c:	3304      	adds	r3, #4
 800f29e:	4618      	mov	r0, r3
 800f2a0:	f7fd fddc 	bl	800ce5c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f2a4:	1d3b      	adds	r3, r7, #4
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	f7ff ff88 	bl	800f1bc <prvSampleTimeNow>
 800f2ac:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800f2ae:	68bb      	ldr	r3, [r7, #8]
 800f2b0:	2b09      	cmp	r3, #9
 800f2b2:	d86a      	bhi.n	800f38a <prvProcessReceivedCommands+0x10a>
 800f2b4:	a201      	add	r2, pc, #4	; (adr r2, 800f2bc <prvProcessReceivedCommands+0x3c>)
 800f2b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2ba:	bf00      	nop
 800f2bc:	0800f2e5 	.word	0x0800f2e5
 800f2c0:	0800f2e5 	.word	0x0800f2e5
 800f2c4:	0800f2e5 	.word	0x0800f2e5
 800f2c8:	0800f38d 	.word	0x0800f38d
 800f2cc:	0800f341 	.word	0x0800f341
 800f2d0:	0800f379 	.word	0x0800f379
 800f2d4:	0800f2e5 	.word	0x0800f2e5
 800f2d8:	0800f2e5 	.word	0x0800f2e5
 800f2dc:	0800f38d 	.word	0x0800f38d
 800f2e0:	0800f341 	.word	0x0800f341
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f2e4:	68fa      	ldr	r2, [r7, #12]
 800f2e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2e8:	699b      	ldr	r3, [r3, #24]
 800f2ea:	18d1      	adds	r1, r2, r3
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	6a3a      	ldr	r2, [r7, #32]
 800f2f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f2f2:	f7ff ff83 	bl	800f1fc <prvInsertTimerInActiveList>
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d047      	beq.n	800f38c <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f2fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f300:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f302:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800f304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f306:	69db      	ldr	r3, [r3, #28]
 800f308:	2b01      	cmp	r3, #1
 800f30a:	d13f      	bne.n	800f38c <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f30c:	68fa      	ldr	r2, [r7, #12]
 800f30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f310:	699b      	ldr	r3, [r3, #24]
 800f312:	441a      	add	r2, r3
 800f314:	2300      	movs	r3, #0
 800f316:	9300      	str	r3, [sp, #0]
 800f318:	2300      	movs	r3, #0
 800f31a:	2100      	movs	r1, #0
 800f31c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f31e:	f7ff fe3b 	bl	800ef98 <xTimerGenericCommand>
 800f322:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800f324:	69fb      	ldr	r3, [r7, #28]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d130      	bne.n	800f38c <prvProcessReceivedCommands+0x10c>
	__asm volatile
 800f32a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f32e:	f383 8811 	msr	BASEPRI, r3
 800f332:	f3bf 8f6f 	isb	sy
 800f336:	f3bf 8f4f 	dsb	sy
 800f33a:	61bb      	str	r3, [r7, #24]
}
 800f33c:	bf00      	nop
 800f33e:	e7fe      	b.n	800f33e <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f340:	68fa      	ldr	r2, [r7, #12]
 800f342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f344:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f348:	699b      	ldr	r3, [r3, #24]
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d10a      	bne.n	800f364 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 800f34e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f352:	f383 8811 	msr	BASEPRI, r3
 800f356:	f3bf 8f6f 	isb	sy
 800f35a:	f3bf 8f4f 	dsb	sy
 800f35e:	617b      	str	r3, [r7, #20]
}
 800f360:	bf00      	nop
 800f362:	e7fe      	b.n	800f362 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f366:	699a      	ldr	r2, [r3, #24]
 800f368:	6a3b      	ldr	r3, [r7, #32]
 800f36a:	18d1      	adds	r1, r2, r3
 800f36c:	6a3b      	ldr	r3, [r7, #32]
 800f36e:	6a3a      	ldr	r2, [r7, #32]
 800f370:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f372:	f7ff ff43 	bl	800f1fc <prvInsertTimerInActiveList>
					break;
 800f376:	e009      	b.n	800f38c <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f37a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d104      	bne.n	800f38c <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 800f382:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f384:	f000 fbcc 	bl	800fb20 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f388:	e000      	b.n	800f38c <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
 800f38a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f38c:	4b08      	ldr	r3, [pc, #32]	; (800f3b0 <prvProcessReceivedCommands+0x130>)
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	f107 0108 	add.w	r1, r7, #8
 800f394:	2200      	movs	r2, #0
 800f396:	4618      	mov	r0, r3
 800f398:	f7fe f8aa 	bl	800d4f0 <xQueueReceive>
 800f39c:	4603      	mov	r3, r0
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	f47f af72 	bne.w	800f288 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f3a4:	bf00      	nop
 800f3a6:	bf00      	nop
 800f3a8:	3728      	adds	r7, #40	; 0x28
 800f3aa:	46bd      	mov	sp, r7
 800f3ac:	bd80      	pop	{r7, pc}
 800f3ae:	bf00      	nop
 800f3b0:	20002b6c 	.word	0x20002b6c

0800f3b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	b088      	sub	sp, #32
 800f3b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f3ba:	e045      	b.n	800f448 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f3bc:	4b2c      	ldr	r3, [pc, #176]	; (800f470 <prvSwitchTimerLists+0xbc>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	68db      	ldr	r3, [r3, #12]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f3c6:	4b2a      	ldr	r3, [pc, #168]	; (800f470 <prvSwitchTimerLists+0xbc>)
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	68db      	ldr	r3, [r3, #12]
 800f3cc:	68db      	ldr	r3, [r3, #12]
 800f3ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	3304      	adds	r3, #4
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	f7fd fd41 	bl	800ce5c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3de:	68f8      	ldr	r0, [r7, #12]
 800f3e0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	69db      	ldr	r3, [r3, #28]
 800f3e6:	2b01      	cmp	r3, #1
 800f3e8:	d12e      	bne.n	800f448 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	699b      	ldr	r3, [r3, #24]
 800f3ee:	693a      	ldr	r2, [r7, #16]
 800f3f0:	4413      	add	r3, r2
 800f3f2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f3f4:	68ba      	ldr	r2, [r7, #8]
 800f3f6:	693b      	ldr	r3, [r7, #16]
 800f3f8:	429a      	cmp	r2, r3
 800f3fa:	d90e      	bls.n	800f41a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	68ba      	ldr	r2, [r7, #8]
 800f400:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	68fa      	ldr	r2, [r7, #12]
 800f406:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f408:	4b19      	ldr	r3, [pc, #100]	; (800f470 <prvSwitchTimerLists+0xbc>)
 800f40a:	681a      	ldr	r2, [r3, #0]
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	3304      	adds	r3, #4
 800f410:	4619      	mov	r1, r3
 800f412:	4610      	mov	r0, r2
 800f414:	f7fd fce9 	bl	800cdea <vListInsert>
 800f418:	e016      	b.n	800f448 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f41a:	2300      	movs	r3, #0
 800f41c:	9300      	str	r3, [sp, #0]
 800f41e:	2300      	movs	r3, #0
 800f420:	693a      	ldr	r2, [r7, #16]
 800f422:	2100      	movs	r1, #0
 800f424:	68f8      	ldr	r0, [r7, #12]
 800f426:	f7ff fdb7 	bl	800ef98 <xTimerGenericCommand>
 800f42a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d10a      	bne.n	800f448 <prvSwitchTimerLists+0x94>
	__asm volatile
 800f432:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f436:	f383 8811 	msr	BASEPRI, r3
 800f43a:	f3bf 8f6f 	isb	sy
 800f43e:	f3bf 8f4f 	dsb	sy
 800f442:	603b      	str	r3, [r7, #0]
}
 800f444:	bf00      	nop
 800f446:	e7fe      	b.n	800f446 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f448:	4b09      	ldr	r3, [pc, #36]	; (800f470 <prvSwitchTimerLists+0xbc>)
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d1b4      	bne.n	800f3bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f452:	4b07      	ldr	r3, [pc, #28]	; (800f470 <prvSwitchTimerLists+0xbc>)
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f458:	4b06      	ldr	r3, [pc, #24]	; (800f474 <prvSwitchTimerLists+0xc0>)
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	4a04      	ldr	r2, [pc, #16]	; (800f470 <prvSwitchTimerLists+0xbc>)
 800f45e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f460:	4a04      	ldr	r2, [pc, #16]	; (800f474 <prvSwitchTimerLists+0xc0>)
 800f462:	697b      	ldr	r3, [r7, #20]
 800f464:	6013      	str	r3, [r2, #0]
}
 800f466:	bf00      	nop
 800f468:	3718      	adds	r7, #24
 800f46a:	46bd      	mov	sp, r7
 800f46c:	bd80      	pop	{r7, pc}
 800f46e:	bf00      	nop
 800f470:	20002b64 	.word	0x20002b64
 800f474:	20002b68 	.word	0x20002b68

0800f478 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f478:	b580      	push	{r7, lr}
 800f47a:	b082      	sub	sp, #8
 800f47c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f47e:	f000 f969 	bl	800f754 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f482:	4b15      	ldr	r3, [pc, #84]	; (800f4d8 <prvCheckForValidListAndQueue+0x60>)
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d120      	bne.n	800f4cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f48a:	4814      	ldr	r0, [pc, #80]	; (800f4dc <prvCheckForValidListAndQueue+0x64>)
 800f48c:	f7fd fc5c 	bl	800cd48 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f490:	4813      	ldr	r0, [pc, #76]	; (800f4e0 <prvCheckForValidListAndQueue+0x68>)
 800f492:	f7fd fc59 	bl	800cd48 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f496:	4b13      	ldr	r3, [pc, #76]	; (800f4e4 <prvCheckForValidListAndQueue+0x6c>)
 800f498:	4a10      	ldr	r2, [pc, #64]	; (800f4dc <prvCheckForValidListAndQueue+0x64>)
 800f49a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f49c:	4b12      	ldr	r3, [pc, #72]	; (800f4e8 <prvCheckForValidListAndQueue+0x70>)
 800f49e:	4a10      	ldr	r2, [pc, #64]	; (800f4e0 <prvCheckForValidListAndQueue+0x68>)
 800f4a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	9300      	str	r3, [sp, #0]
 800f4a6:	4b11      	ldr	r3, [pc, #68]	; (800f4ec <prvCheckForValidListAndQueue+0x74>)
 800f4a8:	4a11      	ldr	r2, [pc, #68]	; (800f4f0 <prvCheckForValidListAndQueue+0x78>)
 800f4aa:	210c      	movs	r1, #12
 800f4ac:	200a      	movs	r0, #10
 800f4ae:	f7fd fd67 	bl	800cf80 <xQueueGenericCreateStatic>
 800f4b2:	4603      	mov	r3, r0
 800f4b4:	4a08      	ldr	r2, [pc, #32]	; (800f4d8 <prvCheckForValidListAndQueue+0x60>)
 800f4b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f4b8:	4b07      	ldr	r3, [pc, #28]	; (800f4d8 <prvCheckForValidListAndQueue+0x60>)
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d005      	beq.n	800f4cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f4c0:	4b05      	ldr	r3, [pc, #20]	; (800f4d8 <prvCheckForValidListAndQueue+0x60>)
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	490b      	ldr	r1, [pc, #44]	; (800f4f4 <prvCheckForValidListAndQueue+0x7c>)
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	f7fe fb26 	bl	800db18 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f4cc:	f000 f972 	bl	800f7b4 <vPortExitCritical>
}
 800f4d0:	bf00      	nop
 800f4d2:	46bd      	mov	sp, r7
 800f4d4:	bd80      	pop	{r7, pc}
 800f4d6:	bf00      	nop
 800f4d8:	20002b6c 	.word	0x20002b6c
 800f4dc:	20002b3c 	.word	0x20002b3c
 800f4e0:	20002b50 	.word	0x20002b50
 800f4e4:	20002b64 	.word	0x20002b64
 800f4e8:	20002b68 	.word	0x20002b68
 800f4ec:	20002bf0 	.word	0x20002bf0
 800f4f0:	20002b78 	.word	0x20002b78
 800f4f4:	080107c4 	.word	0x080107c4

0800f4f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f4f8:	b480      	push	{r7}
 800f4fa:	b085      	sub	sp, #20
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	60f8      	str	r0, [r7, #12]
 800f500:	60b9      	str	r1, [r7, #8]
 800f502:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	3b04      	subs	r3, #4
 800f508:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f510:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	3b04      	subs	r3, #4
 800f516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f518:	68bb      	ldr	r3, [r7, #8]
 800f51a:	f023 0201 	bic.w	r2, r3, #1
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	3b04      	subs	r3, #4
 800f526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f528:	4a0c      	ldr	r2, [pc, #48]	; (800f55c <pxPortInitialiseStack+0x64>)
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	3b14      	subs	r3, #20
 800f532:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f534:	687a      	ldr	r2, [r7, #4]
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	3b04      	subs	r3, #4
 800f53e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	f06f 0202 	mvn.w	r2, #2
 800f546:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	3b20      	subs	r3, #32
 800f54c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f54e:	68fb      	ldr	r3, [r7, #12]
}
 800f550:	4618      	mov	r0, r3
 800f552:	3714      	adds	r7, #20
 800f554:	46bd      	mov	sp, r7
 800f556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f55a:	4770      	bx	lr
 800f55c:	0800f561 	.word	0x0800f561

0800f560 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f560:	b480      	push	{r7}
 800f562:	b085      	sub	sp, #20
 800f564:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f566:	2300      	movs	r3, #0
 800f568:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f56a:	4b12      	ldr	r3, [pc, #72]	; (800f5b4 <prvTaskExitError+0x54>)
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f572:	d00a      	beq.n	800f58a <prvTaskExitError+0x2a>
	__asm volatile
 800f574:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f578:	f383 8811 	msr	BASEPRI, r3
 800f57c:	f3bf 8f6f 	isb	sy
 800f580:	f3bf 8f4f 	dsb	sy
 800f584:	60fb      	str	r3, [r7, #12]
}
 800f586:	bf00      	nop
 800f588:	e7fe      	b.n	800f588 <prvTaskExitError+0x28>
	__asm volatile
 800f58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f58e:	f383 8811 	msr	BASEPRI, r3
 800f592:	f3bf 8f6f 	isb	sy
 800f596:	f3bf 8f4f 	dsb	sy
 800f59a:	60bb      	str	r3, [r7, #8]
}
 800f59c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f59e:	bf00      	nop
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d0fc      	beq.n	800f5a0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f5a6:	bf00      	nop
 800f5a8:	bf00      	nop
 800f5aa:	3714      	adds	r7, #20
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b2:	4770      	bx	lr
 800f5b4:	200000bc 	.word	0x200000bc
	...

0800f5c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f5c0:	4b07      	ldr	r3, [pc, #28]	; (800f5e0 <pxCurrentTCBConst2>)
 800f5c2:	6819      	ldr	r1, [r3, #0]
 800f5c4:	6808      	ldr	r0, [r1, #0]
 800f5c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5ca:	f380 8809 	msr	PSP, r0
 800f5ce:	f3bf 8f6f 	isb	sy
 800f5d2:	f04f 0000 	mov.w	r0, #0
 800f5d6:	f380 8811 	msr	BASEPRI, r0
 800f5da:	4770      	bx	lr
 800f5dc:	f3af 8000 	nop.w

0800f5e0 <pxCurrentTCBConst2>:
 800f5e0:	20002a10 	.word	0x20002a10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f5e4:	bf00      	nop
 800f5e6:	bf00      	nop

0800f5e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f5e8:	4808      	ldr	r0, [pc, #32]	; (800f60c <prvPortStartFirstTask+0x24>)
 800f5ea:	6800      	ldr	r0, [r0, #0]
 800f5ec:	6800      	ldr	r0, [r0, #0]
 800f5ee:	f380 8808 	msr	MSP, r0
 800f5f2:	f04f 0000 	mov.w	r0, #0
 800f5f6:	f380 8814 	msr	CONTROL, r0
 800f5fa:	b662      	cpsie	i
 800f5fc:	b661      	cpsie	f
 800f5fe:	f3bf 8f4f 	dsb	sy
 800f602:	f3bf 8f6f 	isb	sy
 800f606:	df00      	svc	0
 800f608:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f60a:	bf00      	nop
 800f60c:	e000ed08 	.word	0xe000ed08

0800f610 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f610:	b580      	push	{r7, lr}
 800f612:	b086      	sub	sp, #24
 800f614:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f616:	4b46      	ldr	r3, [pc, #280]	; (800f730 <xPortStartScheduler+0x120>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	4a46      	ldr	r2, [pc, #280]	; (800f734 <xPortStartScheduler+0x124>)
 800f61c:	4293      	cmp	r3, r2
 800f61e:	d10a      	bne.n	800f636 <xPortStartScheduler+0x26>
	__asm volatile
 800f620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f624:	f383 8811 	msr	BASEPRI, r3
 800f628:	f3bf 8f6f 	isb	sy
 800f62c:	f3bf 8f4f 	dsb	sy
 800f630:	613b      	str	r3, [r7, #16]
}
 800f632:	bf00      	nop
 800f634:	e7fe      	b.n	800f634 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f636:	4b3e      	ldr	r3, [pc, #248]	; (800f730 <xPortStartScheduler+0x120>)
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	4a3f      	ldr	r2, [pc, #252]	; (800f738 <xPortStartScheduler+0x128>)
 800f63c:	4293      	cmp	r3, r2
 800f63e:	d10a      	bne.n	800f656 <xPortStartScheduler+0x46>
	__asm volatile
 800f640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f644:	f383 8811 	msr	BASEPRI, r3
 800f648:	f3bf 8f6f 	isb	sy
 800f64c:	f3bf 8f4f 	dsb	sy
 800f650:	60fb      	str	r3, [r7, #12]
}
 800f652:	bf00      	nop
 800f654:	e7fe      	b.n	800f654 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f656:	4b39      	ldr	r3, [pc, #228]	; (800f73c <xPortStartScheduler+0x12c>)
 800f658:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	781b      	ldrb	r3, [r3, #0]
 800f65e:	b2db      	uxtb	r3, r3
 800f660:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f662:	697b      	ldr	r3, [r7, #20]
 800f664:	22ff      	movs	r2, #255	; 0xff
 800f666:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f668:	697b      	ldr	r3, [r7, #20]
 800f66a:	781b      	ldrb	r3, [r3, #0]
 800f66c:	b2db      	uxtb	r3, r3
 800f66e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f670:	78fb      	ldrb	r3, [r7, #3]
 800f672:	b2db      	uxtb	r3, r3
 800f674:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f678:	b2da      	uxtb	r2, r3
 800f67a:	4b31      	ldr	r3, [pc, #196]	; (800f740 <xPortStartScheduler+0x130>)
 800f67c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f67e:	4b31      	ldr	r3, [pc, #196]	; (800f744 <xPortStartScheduler+0x134>)
 800f680:	2207      	movs	r2, #7
 800f682:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f684:	e009      	b.n	800f69a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f686:	4b2f      	ldr	r3, [pc, #188]	; (800f744 <xPortStartScheduler+0x134>)
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	3b01      	subs	r3, #1
 800f68c:	4a2d      	ldr	r2, [pc, #180]	; (800f744 <xPortStartScheduler+0x134>)
 800f68e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f690:	78fb      	ldrb	r3, [r7, #3]
 800f692:	b2db      	uxtb	r3, r3
 800f694:	005b      	lsls	r3, r3, #1
 800f696:	b2db      	uxtb	r3, r3
 800f698:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f69a:	78fb      	ldrb	r3, [r7, #3]
 800f69c:	b2db      	uxtb	r3, r3
 800f69e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f6a2:	2b80      	cmp	r3, #128	; 0x80
 800f6a4:	d0ef      	beq.n	800f686 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f6a6:	4b27      	ldr	r3, [pc, #156]	; (800f744 <xPortStartScheduler+0x134>)
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	f1c3 0307 	rsb	r3, r3, #7
 800f6ae:	2b04      	cmp	r3, #4
 800f6b0:	d00a      	beq.n	800f6c8 <xPortStartScheduler+0xb8>
	__asm volatile
 800f6b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6b6:	f383 8811 	msr	BASEPRI, r3
 800f6ba:	f3bf 8f6f 	isb	sy
 800f6be:	f3bf 8f4f 	dsb	sy
 800f6c2:	60bb      	str	r3, [r7, #8]
}
 800f6c4:	bf00      	nop
 800f6c6:	e7fe      	b.n	800f6c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f6c8:	4b1e      	ldr	r3, [pc, #120]	; (800f744 <xPortStartScheduler+0x134>)
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	021b      	lsls	r3, r3, #8
 800f6ce:	4a1d      	ldr	r2, [pc, #116]	; (800f744 <xPortStartScheduler+0x134>)
 800f6d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f6d2:	4b1c      	ldr	r3, [pc, #112]	; (800f744 <xPortStartScheduler+0x134>)
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f6da:	4a1a      	ldr	r2, [pc, #104]	; (800f744 <xPortStartScheduler+0x134>)
 800f6dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	b2da      	uxtb	r2, r3
 800f6e2:	697b      	ldr	r3, [r7, #20]
 800f6e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f6e6:	4b18      	ldr	r3, [pc, #96]	; (800f748 <xPortStartScheduler+0x138>)
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	4a17      	ldr	r2, [pc, #92]	; (800f748 <xPortStartScheduler+0x138>)
 800f6ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f6f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f6f2:	4b15      	ldr	r3, [pc, #84]	; (800f748 <xPortStartScheduler+0x138>)
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	4a14      	ldr	r2, [pc, #80]	; (800f748 <xPortStartScheduler+0x138>)
 800f6f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f6fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f6fe:	f000 f8dd 	bl	800f8bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f702:	4b12      	ldr	r3, [pc, #72]	; (800f74c <xPortStartScheduler+0x13c>)
 800f704:	2200      	movs	r2, #0
 800f706:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f708:	f000 f8fc 	bl	800f904 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f70c:	4b10      	ldr	r3, [pc, #64]	; (800f750 <xPortStartScheduler+0x140>)
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	4a0f      	ldr	r2, [pc, #60]	; (800f750 <xPortStartScheduler+0x140>)
 800f712:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f716:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f718:	f7ff ff66 	bl	800f5e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f71c:	f7fe fea8 	bl	800e470 <vTaskSwitchContext>
	prvTaskExitError();
 800f720:	f7ff ff1e 	bl	800f560 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f724:	2300      	movs	r3, #0
}
 800f726:	4618      	mov	r0, r3
 800f728:	3718      	adds	r7, #24
 800f72a:	46bd      	mov	sp, r7
 800f72c:	bd80      	pop	{r7, pc}
 800f72e:	bf00      	nop
 800f730:	e000ed00 	.word	0xe000ed00
 800f734:	410fc271 	.word	0x410fc271
 800f738:	410fc270 	.word	0x410fc270
 800f73c:	e000e400 	.word	0xe000e400
 800f740:	20002c38 	.word	0x20002c38
 800f744:	20002c3c 	.word	0x20002c3c
 800f748:	e000ed20 	.word	0xe000ed20
 800f74c:	200000bc 	.word	0x200000bc
 800f750:	e000ef34 	.word	0xe000ef34

0800f754 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f754:	b480      	push	{r7}
 800f756:	b083      	sub	sp, #12
 800f758:	af00      	add	r7, sp, #0
	__asm volatile
 800f75a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f75e:	f383 8811 	msr	BASEPRI, r3
 800f762:	f3bf 8f6f 	isb	sy
 800f766:	f3bf 8f4f 	dsb	sy
 800f76a:	607b      	str	r3, [r7, #4]
}
 800f76c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f76e:	4b0f      	ldr	r3, [pc, #60]	; (800f7ac <vPortEnterCritical+0x58>)
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	3301      	adds	r3, #1
 800f774:	4a0d      	ldr	r2, [pc, #52]	; (800f7ac <vPortEnterCritical+0x58>)
 800f776:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f778:	4b0c      	ldr	r3, [pc, #48]	; (800f7ac <vPortEnterCritical+0x58>)
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	2b01      	cmp	r3, #1
 800f77e:	d10f      	bne.n	800f7a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f780:	4b0b      	ldr	r3, [pc, #44]	; (800f7b0 <vPortEnterCritical+0x5c>)
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	b2db      	uxtb	r3, r3
 800f786:	2b00      	cmp	r3, #0
 800f788:	d00a      	beq.n	800f7a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800f78a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f78e:	f383 8811 	msr	BASEPRI, r3
 800f792:	f3bf 8f6f 	isb	sy
 800f796:	f3bf 8f4f 	dsb	sy
 800f79a:	603b      	str	r3, [r7, #0]
}
 800f79c:	bf00      	nop
 800f79e:	e7fe      	b.n	800f79e <vPortEnterCritical+0x4a>
	}
}
 800f7a0:	bf00      	nop
 800f7a2:	370c      	adds	r7, #12
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7aa:	4770      	bx	lr
 800f7ac:	200000bc 	.word	0x200000bc
 800f7b0:	e000ed04 	.word	0xe000ed04

0800f7b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f7b4:	b480      	push	{r7}
 800f7b6:	b083      	sub	sp, #12
 800f7b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f7ba:	4b12      	ldr	r3, [pc, #72]	; (800f804 <vPortExitCritical+0x50>)
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d10a      	bne.n	800f7d8 <vPortExitCritical+0x24>
	__asm volatile
 800f7c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7c6:	f383 8811 	msr	BASEPRI, r3
 800f7ca:	f3bf 8f6f 	isb	sy
 800f7ce:	f3bf 8f4f 	dsb	sy
 800f7d2:	607b      	str	r3, [r7, #4]
}
 800f7d4:	bf00      	nop
 800f7d6:	e7fe      	b.n	800f7d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f7d8:	4b0a      	ldr	r3, [pc, #40]	; (800f804 <vPortExitCritical+0x50>)
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	3b01      	subs	r3, #1
 800f7de:	4a09      	ldr	r2, [pc, #36]	; (800f804 <vPortExitCritical+0x50>)
 800f7e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f7e2:	4b08      	ldr	r3, [pc, #32]	; (800f804 <vPortExitCritical+0x50>)
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d105      	bne.n	800f7f6 <vPortExitCritical+0x42>
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f7ee:	683b      	ldr	r3, [r7, #0]
 800f7f0:	f383 8811 	msr	BASEPRI, r3
}
 800f7f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f7f6:	bf00      	nop
 800f7f8:	370c      	adds	r7, #12
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f800:	4770      	bx	lr
 800f802:	bf00      	nop
 800f804:	200000bc 	.word	0x200000bc
	...

0800f810 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f810:	f3ef 8009 	mrs	r0, PSP
 800f814:	f3bf 8f6f 	isb	sy
 800f818:	4b15      	ldr	r3, [pc, #84]	; (800f870 <pxCurrentTCBConst>)
 800f81a:	681a      	ldr	r2, [r3, #0]
 800f81c:	f01e 0f10 	tst.w	lr, #16
 800f820:	bf08      	it	eq
 800f822:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f826:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f82a:	6010      	str	r0, [r2, #0]
 800f82c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f830:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f834:	f380 8811 	msr	BASEPRI, r0
 800f838:	f3bf 8f4f 	dsb	sy
 800f83c:	f3bf 8f6f 	isb	sy
 800f840:	f7fe fe16 	bl	800e470 <vTaskSwitchContext>
 800f844:	f04f 0000 	mov.w	r0, #0
 800f848:	f380 8811 	msr	BASEPRI, r0
 800f84c:	bc09      	pop	{r0, r3}
 800f84e:	6819      	ldr	r1, [r3, #0]
 800f850:	6808      	ldr	r0, [r1, #0]
 800f852:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f856:	f01e 0f10 	tst.w	lr, #16
 800f85a:	bf08      	it	eq
 800f85c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f860:	f380 8809 	msr	PSP, r0
 800f864:	f3bf 8f6f 	isb	sy
 800f868:	4770      	bx	lr
 800f86a:	bf00      	nop
 800f86c:	f3af 8000 	nop.w

0800f870 <pxCurrentTCBConst>:
 800f870:	20002a10 	.word	0x20002a10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f874:	bf00      	nop
 800f876:	bf00      	nop

0800f878 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b082      	sub	sp, #8
 800f87c:	af00      	add	r7, sp, #0
	__asm volatile
 800f87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f882:	f383 8811 	msr	BASEPRI, r3
 800f886:	f3bf 8f6f 	isb	sy
 800f88a:	f3bf 8f4f 	dsb	sy
 800f88e:	607b      	str	r3, [r7, #4]
}
 800f890:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f892:	f7fe fd2f 	bl	800e2f4 <xTaskIncrementTick>
 800f896:	4603      	mov	r3, r0
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d003      	beq.n	800f8a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f89c:	4b06      	ldr	r3, [pc, #24]	; (800f8b8 <SysTick_Handler+0x40>)
 800f89e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f8a2:	601a      	str	r2, [r3, #0]
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f8a8:	683b      	ldr	r3, [r7, #0]
 800f8aa:	f383 8811 	msr	BASEPRI, r3
}
 800f8ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f8b0:	bf00      	nop
 800f8b2:	3708      	adds	r7, #8
 800f8b4:	46bd      	mov	sp, r7
 800f8b6:	bd80      	pop	{r7, pc}
 800f8b8:	e000ed04 	.word	0xe000ed04

0800f8bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f8bc:	b480      	push	{r7}
 800f8be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f8c0:	4b0b      	ldr	r3, [pc, #44]	; (800f8f0 <vPortSetupTimerInterrupt+0x34>)
 800f8c2:	2200      	movs	r2, #0
 800f8c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f8c6:	4b0b      	ldr	r3, [pc, #44]	; (800f8f4 <vPortSetupTimerInterrupt+0x38>)
 800f8c8:	2200      	movs	r2, #0
 800f8ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f8cc:	4b0a      	ldr	r3, [pc, #40]	; (800f8f8 <vPortSetupTimerInterrupt+0x3c>)
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	4a0a      	ldr	r2, [pc, #40]	; (800f8fc <vPortSetupTimerInterrupt+0x40>)
 800f8d2:	fba2 2303 	umull	r2, r3, r2, r3
 800f8d6:	099b      	lsrs	r3, r3, #6
 800f8d8:	4a09      	ldr	r2, [pc, #36]	; (800f900 <vPortSetupTimerInterrupt+0x44>)
 800f8da:	3b01      	subs	r3, #1
 800f8dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f8de:	4b04      	ldr	r3, [pc, #16]	; (800f8f0 <vPortSetupTimerInterrupt+0x34>)
 800f8e0:	2207      	movs	r2, #7
 800f8e2:	601a      	str	r2, [r3, #0]
}
 800f8e4:	bf00      	nop
 800f8e6:	46bd      	mov	sp, r7
 800f8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ec:	4770      	bx	lr
 800f8ee:	bf00      	nop
 800f8f0:	e000e010 	.word	0xe000e010
 800f8f4:	e000e018 	.word	0xe000e018
 800f8f8:	20000038 	.word	0x20000038
 800f8fc:	10624dd3 	.word	0x10624dd3
 800f900:	e000e014 	.word	0xe000e014

0800f904 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f904:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f914 <vPortEnableVFP+0x10>
 800f908:	6801      	ldr	r1, [r0, #0]
 800f90a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f90e:	6001      	str	r1, [r0, #0]
 800f910:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f912:	bf00      	nop
 800f914:	e000ed88 	.word	0xe000ed88

0800f918 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f918:	b480      	push	{r7}
 800f91a:	b085      	sub	sp, #20
 800f91c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f91e:	f3ef 8305 	mrs	r3, IPSR
 800f922:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	2b0f      	cmp	r3, #15
 800f928:	d914      	bls.n	800f954 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f92a:	4a17      	ldr	r2, [pc, #92]	; (800f988 <vPortValidateInterruptPriority+0x70>)
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	4413      	add	r3, r2
 800f930:	781b      	ldrb	r3, [r3, #0]
 800f932:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f934:	4b15      	ldr	r3, [pc, #84]	; (800f98c <vPortValidateInterruptPriority+0x74>)
 800f936:	781b      	ldrb	r3, [r3, #0]
 800f938:	7afa      	ldrb	r2, [r7, #11]
 800f93a:	429a      	cmp	r2, r3
 800f93c:	d20a      	bcs.n	800f954 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f942:	f383 8811 	msr	BASEPRI, r3
 800f946:	f3bf 8f6f 	isb	sy
 800f94a:	f3bf 8f4f 	dsb	sy
 800f94e:	607b      	str	r3, [r7, #4]
}
 800f950:	bf00      	nop
 800f952:	e7fe      	b.n	800f952 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f954:	4b0e      	ldr	r3, [pc, #56]	; (800f990 <vPortValidateInterruptPriority+0x78>)
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f95c:	4b0d      	ldr	r3, [pc, #52]	; (800f994 <vPortValidateInterruptPriority+0x7c>)
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	429a      	cmp	r2, r3
 800f962:	d90a      	bls.n	800f97a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f964:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f968:	f383 8811 	msr	BASEPRI, r3
 800f96c:	f3bf 8f6f 	isb	sy
 800f970:	f3bf 8f4f 	dsb	sy
 800f974:	603b      	str	r3, [r7, #0]
}
 800f976:	bf00      	nop
 800f978:	e7fe      	b.n	800f978 <vPortValidateInterruptPriority+0x60>
	}
 800f97a:	bf00      	nop
 800f97c:	3714      	adds	r7, #20
 800f97e:	46bd      	mov	sp, r7
 800f980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f984:	4770      	bx	lr
 800f986:	bf00      	nop
 800f988:	e000e3f0 	.word	0xe000e3f0
 800f98c:	20002c38 	.word	0x20002c38
 800f990:	e000ed0c 	.word	0xe000ed0c
 800f994:	20002c3c 	.word	0x20002c3c

0800f998 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f998:	b580      	push	{r7, lr}
 800f99a:	b08a      	sub	sp, #40	; 0x28
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f9a4:	f7fe fbda 	bl	800e15c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f9a8:	4b58      	ldr	r3, [pc, #352]	; (800fb0c <pvPortMalloc+0x174>)
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d101      	bne.n	800f9b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f9b0:	f000 f910 	bl	800fbd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f9b4:	4b56      	ldr	r3, [pc, #344]	; (800fb10 <pvPortMalloc+0x178>)
 800f9b6:	681a      	ldr	r2, [r3, #0]
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	4013      	ands	r3, r2
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	f040 808e 	bne.w	800fade <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d01d      	beq.n	800fa04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f9c8:	2208      	movs	r2, #8
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	4413      	add	r3, r2
 800f9ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	f003 0307 	and.w	r3, r3, #7
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d014      	beq.n	800fa04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	f023 0307 	bic.w	r3, r3, #7
 800f9e0:	3308      	adds	r3, #8
 800f9e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	f003 0307 	and.w	r3, r3, #7
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d00a      	beq.n	800fa04 <pvPortMalloc+0x6c>
	__asm volatile
 800f9ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9f2:	f383 8811 	msr	BASEPRI, r3
 800f9f6:	f3bf 8f6f 	isb	sy
 800f9fa:	f3bf 8f4f 	dsb	sy
 800f9fe:	617b      	str	r3, [r7, #20]
}
 800fa00:	bf00      	nop
 800fa02:	e7fe      	b.n	800fa02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d069      	beq.n	800fade <pvPortMalloc+0x146>
 800fa0a:	4b42      	ldr	r3, [pc, #264]	; (800fb14 <pvPortMalloc+0x17c>)
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	687a      	ldr	r2, [r7, #4]
 800fa10:	429a      	cmp	r2, r3
 800fa12:	d864      	bhi.n	800fade <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fa14:	4b40      	ldr	r3, [pc, #256]	; (800fb18 <pvPortMalloc+0x180>)
 800fa16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fa18:	4b3f      	ldr	r3, [pc, #252]	; (800fb18 <pvPortMalloc+0x180>)
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fa1e:	e004      	b.n	800fa2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800fa20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fa24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fa2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa2c:	685b      	ldr	r3, [r3, #4]
 800fa2e:	687a      	ldr	r2, [r7, #4]
 800fa30:	429a      	cmp	r2, r3
 800fa32:	d903      	bls.n	800fa3c <pvPortMalloc+0xa4>
 800fa34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d1f1      	bne.n	800fa20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fa3c:	4b33      	ldr	r3, [pc, #204]	; (800fb0c <pvPortMalloc+0x174>)
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fa42:	429a      	cmp	r2, r3
 800fa44:	d04b      	beq.n	800fade <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fa46:	6a3b      	ldr	r3, [r7, #32]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	2208      	movs	r2, #8
 800fa4c:	4413      	add	r3, r2
 800fa4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fa50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa52:	681a      	ldr	r2, [r3, #0]
 800fa54:	6a3b      	ldr	r3, [r7, #32]
 800fa56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fa58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa5a:	685a      	ldr	r2, [r3, #4]
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	1ad2      	subs	r2, r2, r3
 800fa60:	2308      	movs	r3, #8
 800fa62:	005b      	lsls	r3, r3, #1
 800fa64:	429a      	cmp	r2, r3
 800fa66:	d91f      	bls.n	800faa8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fa68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	4413      	add	r3, r2
 800fa6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fa70:	69bb      	ldr	r3, [r7, #24]
 800fa72:	f003 0307 	and.w	r3, r3, #7
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d00a      	beq.n	800fa90 <pvPortMalloc+0xf8>
	__asm volatile
 800fa7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa7e:	f383 8811 	msr	BASEPRI, r3
 800fa82:	f3bf 8f6f 	isb	sy
 800fa86:	f3bf 8f4f 	dsb	sy
 800fa8a:	613b      	str	r3, [r7, #16]
}
 800fa8c:	bf00      	nop
 800fa8e:	e7fe      	b.n	800fa8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fa90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa92:	685a      	ldr	r2, [r3, #4]
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	1ad2      	subs	r2, r2, r3
 800fa98:	69bb      	ldr	r3, [r7, #24]
 800fa9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fa9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa9e:	687a      	ldr	r2, [r7, #4]
 800faa0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800faa2:	69b8      	ldr	r0, [r7, #24]
 800faa4:	f000 f8f8 	bl	800fc98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800faa8:	4b1a      	ldr	r3, [pc, #104]	; (800fb14 <pvPortMalloc+0x17c>)
 800faaa:	681a      	ldr	r2, [r3, #0]
 800faac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800faae:	685b      	ldr	r3, [r3, #4]
 800fab0:	1ad3      	subs	r3, r2, r3
 800fab2:	4a18      	ldr	r2, [pc, #96]	; (800fb14 <pvPortMalloc+0x17c>)
 800fab4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fab6:	4b17      	ldr	r3, [pc, #92]	; (800fb14 <pvPortMalloc+0x17c>)
 800fab8:	681a      	ldr	r2, [r3, #0]
 800faba:	4b18      	ldr	r3, [pc, #96]	; (800fb1c <pvPortMalloc+0x184>)
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	429a      	cmp	r2, r3
 800fac0:	d203      	bcs.n	800faca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fac2:	4b14      	ldr	r3, [pc, #80]	; (800fb14 <pvPortMalloc+0x17c>)
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	4a15      	ldr	r2, [pc, #84]	; (800fb1c <pvPortMalloc+0x184>)
 800fac8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800faca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800facc:	685a      	ldr	r2, [r3, #4]
 800face:	4b10      	ldr	r3, [pc, #64]	; (800fb10 <pvPortMalloc+0x178>)
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	431a      	orrs	r2, r3
 800fad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fad6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fada:	2200      	movs	r2, #0
 800fadc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fade:	f7fe fb4b 	bl	800e178 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fae2:	69fb      	ldr	r3, [r7, #28]
 800fae4:	f003 0307 	and.w	r3, r3, #7
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d00a      	beq.n	800fb02 <pvPortMalloc+0x16a>
	__asm volatile
 800faec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faf0:	f383 8811 	msr	BASEPRI, r3
 800faf4:	f3bf 8f6f 	isb	sy
 800faf8:	f3bf 8f4f 	dsb	sy
 800fafc:	60fb      	str	r3, [r7, #12]
}
 800fafe:	bf00      	nop
 800fb00:	e7fe      	b.n	800fb00 <pvPortMalloc+0x168>
	return pvReturn;
 800fb02:	69fb      	ldr	r3, [r7, #28]
}
 800fb04:	4618      	mov	r0, r3
 800fb06:	3728      	adds	r7, #40	; 0x28
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}
 800fb0c:	20003048 	.word	0x20003048
 800fb10:	20003054 	.word	0x20003054
 800fb14:	2000304c 	.word	0x2000304c
 800fb18:	20003040 	.word	0x20003040
 800fb1c:	20003050 	.word	0x20003050

0800fb20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fb20:	b580      	push	{r7, lr}
 800fb22:	b086      	sub	sp, #24
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d048      	beq.n	800fbc4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fb32:	2308      	movs	r3, #8
 800fb34:	425b      	negs	r3, r3
 800fb36:	697a      	ldr	r2, [r7, #20]
 800fb38:	4413      	add	r3, r2
 800fb3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fb3c:	697b      	ldr	r3, [r7, #20]
 800fb3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fb40:	693b      	ldr	r3, [r7, #16]
 800fb42:	685a      	ldr	r2, [r3, #4]
 800fb44:	4b21      	ldr	r3, [pc, #132]	; (800fbcc <vPortFree+0xac>)
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	4013      	ands	r3, r2
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d10a      	bne.n	800fb64 <vPortFree+0x44>
	__asm volatile
 800fb4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb52:	f383 8811 	msr	BASEPRI, r3
 800fb56:	f3bf 8f6f 	isb	sy
 800fb5a:	f3bf 8f4f 	dsb	sy
 800fb5e:	60fb      	str	r3, [r7, #12]
}
 800fb60:	bf00      	nop
 800fb62:	e7fe      	b.n	800fb62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fb64:	693b      	ldr	r3, [r7, #16]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d00a      	beq.n	800fb82 <vPortFree+0x62>
	__asm volatile
 800fb6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb70:	f383 8811 	msr	BASEPRI, r3
 800fb74:	f3bf 8f6f 	isb	sy
 800fb78:	f3bf 8f4f 	dsb	sy
 800fb7c:	60bb      	str	r3, [r7, #8]
}
 800fb7e:	bf00      	nop
 800fb80:	e7fe      	b.n	800fb80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fb82:	693b      	ldr	r3, [r7, #16]
 800fb84:	685a      	ldr	r2, [r3, #4]
 800fb86:	4b11      	ldr	r3, [pc, #68]	; (800fbcc <vPortFree+0xac>)
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	4013      	ands	r3, r2
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d019      	beq.n	800fbc4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fb90:	693b      	ldr	r3, [r7, #16]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d115      	bne.n	800fbc4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fb98:	693b      	ldr	r3, [r7, #16]
 800fb9a:	685a      	ldr	r2, [r3, #4]
 800fb9c:	4b0b      	ldr	r3, [pc, #44]	; (800fbcc <vPortFree+0xac>)
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	43db      	mvns	r3, r3
 800fba2:	401a      	ands	r2, r3
 800fba4:	693b      	ldr	r3, [r7, #16]
 800fba6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fba8:	f7fe fad8 	bl	800e15c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fbac:	693b      	ldr	r3, [r7, #16]
 800fbae:	685a      	ldr	r2, [r3, #4]
 800fbb0:	4b07      	ldr	r3, [pc, #28]	; (800fbd0 <vPortFree+0xb0>)
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	4413      	add	r3, r2
 800fbb6:	4a06      	ldr	r2, [pc, #24]	; (800fbd0 <vPortFree+0xb0>)
 800fbb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fbba:	6938      	ldr	r0, [r7, #16]
 800fbbc:	f000 f86c 	bl	800fc98 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800fbc0:	f7fe fada 	bl	800e178 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fbc4:	bf00      	nop
 800fbc6:	3718      	adds	r7, #24
 800fbc8:	46bd      	mov	sp, r7
 800fbca:	bd80      	pop	{r7, pc}
 800fbcc:	20003054 	.word	0x20003054
 800fbd0:	2000304c 	.word	0x2000304c

0800fbd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fbd4:	b480      	push	{r7}
 800fbd6:	b085      	sub	sp, #20
 800fbd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fbda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fbde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fbe0:	4b27      	ldr	r3, [pc, #156]	; (800fc80 <prvHeapInit+0xac>)
 800fbe2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	f003 0307 	and.w	r3, r3, #7
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d00c      	beq.n	800fc08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	3307      	adds	r3, #7
 800fbf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	f023 0307 	bic.w	r3, r3, #7
 800fbfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fbfc:	68ba      	ldr	r2, [r7, #8]
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	1ad3      	subs	r3, r2, r3
 800fc02:	4a1f      	ldr	r2, [pc, #124]	; (800fc80 <prvHeapInit+0xac>)
 800fc04:	4413      	add	r3, r2
 800fc06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fc0c:	4a1d      	ldr	r2, [pc, #116]	; (800fc84 <prvHeapInit+0xb0>)
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fc12:	4b1c      	ldr	r3, [pc, #112]	; (800fc84 <prvHeapInit+0xb0>)
 800fc14:	2200      	movs	r2, #0
 800fc16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	68ba      	ldr	r2, [r7, #8]
 800fc1c:	4413      	add	r3, r2
 800fc1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fc20:	2208      	movs	r2, #8
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	1a9b      	subs	r3, r3, r2
 800fc26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	f023 0307 	bic.w	r3, r3, #7
 800fc2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	4a15      	ldr	r2, [pc, #84]	; (800fc88 <prvHeapInit+0xb4>)
 800fc34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fc36:	4b14      	ldr	r3, [pc, #80]	; (800fc88 <prvHeapInit+0xb4>)
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fc3e:	4b12      	ldr	r3, [pc, #72]	; (800fc88 <prvHeapInit+0xb4>)
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	2200      	movs	r2, #0
 800fc44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fc4a:	683b      	ldr	r3, [r7, #0]
 800fc4c:	68fa      	ldr	r2, [r7, #12]
 800fc4e:	1ad2      	subs	r2, r2, r3
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fc54:	4b0c      	ldr	r3, [pc, #48]	; (800fc88 <prvHeapInit+0xb4>)
 800fc56:	681a      	ldr	r2, [r3, #0]
 800fc58:	683b      	ldr	r3, [r7, #0]
 800fc5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fc5c:	683b      	ldr	r3, [r7, #0]
 800fc5e:	685b      	ldr	r3, [r3, #4]
 800fc60:	4a0a      	ldr	r2, [pc, #40]	; (800fc8c <prvHeapInit+0xb8>)
 800fc62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fc64:	683b      	ldr	r3, [r7, #0]
 800fc66:	685b      	ldr	r3, [r3, #4]
 800fc68:	4a09      	ldr	r2, [pc, #36]	; (800fc90 <prvHeapInit+0xbc>)
 800fc6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fc6c:	4b09      	ldr	r3, [pc, #36]	; (800fc94 <prvHeapInit+0xc0>)
 800fc6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800fc72:	601a      	str	r2, [r3, #0]
}
 800fc74:	bf00      	nop
 800fc76:	3714      	adds	r7, #20
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7e:	4770      	bx	lr
 800fc80:	20002c40 	.word	0x20002c40
 800fc84:	20003040 	.word	0x20003040
 800fc88:	20003048 	.word	0x20003048
 800fc8c:	20003050 	.word	0x20003050
 800fc90:	2000304c 	.word	0x2000304c
 800fc94:	20003054 	.word	0x20003054

0800fc98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fc98:	b480      	push	{r7}
 800fc9a:	b085      	sub	sp, #20
 800fc9c:	af00      	add	r7, sp, #0
 800fc9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fca0:	4b28      	ldr	r3, [pc, #160]	; (800fd44 <prvInsertBlockIntoFreeList+0xac>)
 800fca2:	60fb      	str	r3, [r7, #12]
 800fca4:	e002      	b.n	800fcac <prvInsertBlockIntoFreeList+0x14>
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	60fb      	str	r3, [r7, #12]
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	687a      	ldr	r2, [r7, #4]
 800fcb2:	429a      	cmp	r2, r3
 800fcb4:	d8f7      	bhi.n	800fca6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	685b      	ldr	r3, [r3, #4]
 800fcbe:	68ba      	ldr	r2, [r7, #8]
 800fcc0:	4413      	add	r3, r2
 800fcc2:	687a      	ldr	r2, [r7, #4]
 800fcc4:	429a      	cmp	r2, r3
 800fcc6:	d108      	bne.n	800fcda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	685a      	ldr	r2, [r3, #4]
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	685b      	ldr	r3, [r3, #4]
 800fcd0:	441a      	add	r2, r3
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	685b      	ldr	r3, [r3, #4]
 800fce2:	68ba      	ldr	r2, [r7, #8]
 800fce4:	441a      	add	r2, r3
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	429a      	cmp	r2, r3
 800fcec:	d118      	bne.n	800fd20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	681a      	ldr	r2, [r3, #0]
 800fcf2:	4b15      	ldr	r3, [pc, #84]	; (800fd48 <prvInsertBlockIntoFreeList+0xb0>)
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	429a      	cmp	r2, r3
 800fcf8:	d00d      	beq.n	800fd16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	685a      	ldr	r2, [r3, #4]
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	685b      	ldr	r3, [r3, #4]
 800fd04:	441a      	add	r2, r3
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	681a      	ldr	r2, [r3, #0]
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	601a      	str	r2, [r3, #0]
 800fd14:	e008      	b.n	800fd28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fd16:	4b0c      	ldr	r3, [pc, #48]	; (800fd48 <prvInsertBlockIntoFreeList+0xb0>)
 800fd18:	681a      	ldr	r2, [r3, #0]
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	601a      	str	r2, [r3, #0]
 800fd1e:	e003      	b.n	800fd28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	681a      	ldr	r2, [r3, #0]
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fd28:	68fa      	ldr	r2, [r7, #12]
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	d002      	beq.n	800fd36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	687a      	ldr	r2, [r7, #4]
 800fd34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fd36:	bf00      	nop
 800fd38:	3714      	adds	r7, #20
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd40:	4770      	bx	lr
 800fd42:	bf00      	nop
 800fd44:	20003040 	.word	0x20003040
 800fd48:	20003048 	.word	0x20003048

0800fd4c <swapfunc>:
 800fd4c:	2b02      	cmp	r3, #2
 800fd4e:	b510      	push	{r4, lr}
 800fd50:	d00a      	beq.n	800fd68 <swapfunc+0x1c>
 800fd52:	0892      	lsrs	r2, r2, #2
 800fd54:	3a01      	subs	r2, #1
 800fd56:	6803      	ldr	r3, [r0, #0]
 800fd58:	680c      	ldr	r4, [r1, #0]
 800fd5a:	f840 4b04 	str.w	r4, [r0], #4
 800fd5e:	2a00      	cmp	r2, #0
 800fd60:	f841 3b04 	str.w	r3, [r1], #4
 800fd64:	dcf6      	bgt.n	800fd54 <swapfunc+0x8>
 800fd66:	bd10      	pop	{r4, pc}
 800fd68:	4402      	add	r2, r0
 800fd6a:	780c      	ldrb	r4, [r1, #0]
 800fd6c:	7803      	ldrb	r3, [r0, #0]
 800fd6e:	f800 4b01 	strb.w	r4, [r0], #1
 800fd72:	f801 3b01 	strb.w	r3, [r1], #1
 800fd76:	1a13      	subs	r3, r2, r0
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	dcf6      	bgt.n	800fd6a <swapfunc+0x1e>
 800fd7c:	e7f3      	b.n	800fd66 <swapfunc+0x1a>

0800fd7e <med3.constprop.0>:
 800fd7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd80:	460c      	mov	r4, r1
 800fd82:	4615      	mov	r5, r2
 800fd84:	4607      	mov	r7, r0
 800fd86:	461e      	mov	r6, r3
 800fd88:	4798      	blx	r3
 800fd8a:	2800      	cmp	r0, #0
 800fd8c:	4629      	mov	r1, r5
 800fd8e:	4620      	mov	r0, r4
 800fd90:	da0a      	bge.n	800fda8 <med3.constprop.0+0x2a>
 800fd92:	47b0      	blx	r6
 800fd94:	2800      	cmp	r0, #0
 800fd96:	db05      	blt.n	800fda4 <med3.constprop.0+0x26>
 800fd98:	4629      	mov	r1, r5
 800fd9a:	4638      	mov	r0, r7
 800fd9c:	47b0      	blx	r6
 800fd9e:	2800      	cmp	r0, #0
 800fda0:	db0a      	blt.n	800fdb8 <med3.constprop.0+0x3a>
 800fda2:	463c      	mov	r4, r7
 800fda4:	4620      	mov	r0, r4
 800fda6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fda8:	47b0      	blx	r6
 800fdaa:	2800      	cmp	r0, #0
 800fdac:	dcfa      	bgt.n	800fda4 <med3.constprop.0+0x26>
 800fdae:	4629      	mov	r1, r5
 800fdb0:	4638      	mov	r0, r7
 800fdb2:	47b0      	blx	r6
 800fdb4:	2800      	cmp	r0, #0
 800fdb6:	dbf4      	blt.n	800fda2 <med3.constprop.0+0x24>
 800fdb8:	462c      	mov	r4, r5
 800fdba:	e7f3      	b.n	800fda4 <med3.constprop.0+0x26>

0800fdbc <qsort>:
 800fdbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdc0:	469a      	mov	sl, r3
 800fdc2:	ea40 0302 	orr.w	r3, r0, r2
 800fdc6:	079b      	lsls	r3, r3, #30
 800fdc8:	b097      	sub	sp, #92	; 0x5c
 800fdca:	4606      	mov	r6, r0
 800fdcc:	4614      	mov	r4, r2
 800fdce:	d11a      	bne.n	800fe06 <qsort+0x4a>
 800fdd0:	f1b2 0804 	subs.w	r8, r2, #4
 800fdd4:	bf18      	it	ne
 800fdd6:	f04f 0801 	movne.w	r8, #1
 800fdda:	2300      	movs	r3, #0
 800fddc:	9302      	str	r3, [sp, #8]
 800fdde:	1933      	adds	r3, r6, r4
 800fde0:	fb04 f701 	mul.w	r7, r4, r1
 800fde4:	9301      	str	r3, [sp, #4]
 800fde6:	2906      	cmp	r1, #6
 800fde8:	eb06 0307 	add.w	r3, r6, r7
 800fdec:	9303      	str	r3, [sp, #12]
 800fdee:	d82a      	bhi.n	800fe46 <qsort+0x8a>
 800fdf0:	9b01      	ldr	r3, [sp, #4]
 800fdf2:	9a03      	ldr	r2, [sp, #12]
 800fdf4:	4293      	cmp	r3, r2
 800fdf6:	d310      	bcc.n	800fe1a <qsort+0x5e>
 800fdf8:	9b02      	ldr	r3, [sp, #8]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	f040 811e 	bne.w	801003c <qsort+0x280>
 800fe00:	b017      	add	sp, #92	; 0x5c
 800fe02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe06:	f04f 0802 	mov.w	r8, #2
 800fe0a:	e7e6      	b.n	800fdda <qsort+0x1e>
 800fe0c:	4643      	mov	r3, r8
 800fe0e:	4622      	mov	r2, r4
 800fe10:	4639      	mov	r1, r7
 800fe12:	4628      	mov	r0, r5
 800fe14:	f7ff ff9a 	bl	800fd4c <swapfunc>
 800fe18:	e00e      	b.n	800fe38 <qsort+0x7c>
 800fe1a:	9d01      	ldr	r5, [sp, #4]
 800fe1c:	e00d      	b.n	800fe3a <qsort+0x7e>
 800fe1e:	1b2f      	subs	r7, r5, r4
 800fe20:	4629      	mov	r1, r5
 800fe22:	4638      	mov	r0, r7
 800fe24:	47d0      	blx	sl
 800fe26:	2800      	cmp	r0, #0
 800fe28:	dd09      	ble.n	800fe3e <qsort+0x82>
 800fe2a:	f1b8 0f00 	cmp.w	r8, #0
 800fe2e:	d1ed      	bne.n	800fe0c <qsort+0x50>
 800fe30:	682b      	ldr	r3, [r5, #0]
 800fe32:	683a      	ldr	r2, [r7, #0]
 800fe34:	602a      	str	r2, [r5, #0]
 800fe36:	603b      	str	r3, [r7, #0]
 800fe38:	463d      	mov	r5, r7
 800fe3a:	42ae      	cmp	r6, r5
 800fe3c:	d3ef      	bcc.n	800fe1e <qsort+0x62>
 800fe3e:	9b01      	ldr	r3, [sp, #4]
 800fe40:	4423      	add	r3, r4
 800fe42:	9301      	str	r3, [sp, #4]
 800fe44:	e7d4      	b.n	800fdf0 <qsort+0x34>
 800fe46:	ea4f 0951 	mov.w	r9, r1, lsr #1
 800fe4a:	1b3f      	subs	r7, r7, r4
 800fe4c:	2907      	cmp	r1, #7
 800fe4e:	fb04 6909 	mla	r9, r4, r9, r6
 800fe52:	4437      	add	r7, r6
 800fe54:	d021      	beq.n	800fe9a <qsort+0xde>
 800fe56:	2928      	cmp	r1, #40	; 0x28
 800fe58:	d944      	bls.n	800fee4 <qsort+0x128>
 800fe5a:	08cd      	lsrs	r5, r1, #3
 800fe5c:	4365      	muls	r5, r4
 800fe5e:	4653      	mov	r3, sl
 800fe60:	eb06 0245 	add.w	r2, r6, r5, lsl #1
 800fe64:	1971      	adds	r1, r6, r5
 800fe66:	4630      	mov	r0, r6
 800fe68:	f7ff ff89 	bl	800fd7e <med3.constprop.0>
 800fe6c:	4649      	mov	r1, r9
 800fe6e:	eb09 0205 	add.w	r2, r9, r5
 800fe72:	4653      	mov	r3, sl
 800fe74:	4683      	mov	fp, r0
 800fe76:	1b48      	subs	r0, r1, r5
 800fe78:	f7ff ff81 	bl	800fd7e <med3.constprop.0>
 800fe7c:	463a      	mov	r2, r7
 800fe7e:	4681      	mov	r9, r0
 800fe80:	4653      	mov	r3, sl
 800fe82:	1b79      	subs	r1, r7, r5
 800fe84:	eba7 0045 	sub.w	r0, r7, r5, lsl #1
 800fe88:	f7ff ff79 	bl	800fd7e <med3.constprop.0>
 800fe8c:	4602      	mov	r2, r0
 800fe8e:	4649      	mov	r1, r9
 800fe90:	4653      	mov	r3, sl
 800fe92:	4658      	mov	r0, fp
 800fe94:	f7ff ff73 	bl	800fd7e <med3.constprop.0>
 800fe98:	4681      	mov	r9, r0
 800fe9a:	f1b8 0f00 	cmp.w	r8, #0
 800fe9e:	d124      	bne.n	800feea <qsort+0x12e>
 800fea0:	6833      	ldr	r3, [r6, #0]
 800fea2:	f8d9 2000 	ldr.w	r2, [r9]
 800fea6:	6032      	str	r2, [r6, #0]
 800fea8:	f8c9 3000 	str.w	r3, [r9]
 800feac:	eb06 0b04 	add.w	fp, r6, r4
 800feb0:	46b9      	mov	r9, r7
 800feb2:	465d      	mov	r5, fp
 800feb4:	2300      	movs	r3, #0
 800feb6:	45bb      	cmp	fp, r7
 800feb8:	d835      	bhi.n	800ff26 <qsort+0x16a>
 800feba:	4631      	mov	r1, r6
 800febc:	4658      	mov	r0, fp
 800febe:	9304      	str	r3, [sp, #16]
 800fec0:	47d0      	blx	sl
 800fec2:	2800      	cmp	r0, #0
 800fec4:	9b04      	ldr	r3, [sp, #16]
 800fec6:	dc3e      	bgt.n	800ff46 <qsort+0x18a>
 800fec8:	d10a      	bne.n	800fee0 <qsort+0x124>
 800feca:	f1b8 0f00 	cmp.w	r8, #0
 800fece:	d113      	bne.n	800fef8 <qsort+0x13c>
 800fed0:	682b      	ldr	r3, [r5, #0]
 800fed2:	f8db 2000 	ldr.w	r2, [fp]
 800fed6:	602a      	str	r2, [r5, #0]
 800fed8:	f8cb 3000 	str.w	r3, [fp]
 800fedc:	4425      	add	r5, r4
 800fede:	2301      	movs	r3, #1
 800fee0:	44a3      	add	fp, r4
 800fee2:	e7e8      	b.n	800feb6 <qsort+0xfa>
 800fee4:	463a      	mov	r2, r7
 800fee6:	46b3      	mov	fp, r6
 800fee8:	e7d1      	b.n	800fe8e <qsort+0xd2>
 800feea:	4643      	mov	r3, r8
 800feec:	4622      	mov	r2, r4
 800feee:	4649      	mov	r1, r9
 800fef0:	4630      	mov	r0, r6
 800fef2:	f7ff ff2b 	bl	800fd4c <swapfunc>
 800fef6:	e7d9      	b.n	800feac <qsort+0xf0>
 800fef8:	4643      	mov	r3, r8
 800fefa:	4622      	mov	r2, r4
 800fefc:	4659      	mov	r1, fp
 800fefe:	4628      	mov	r0, r5
 800ff00:	f7ff ff24 	bl	800fd4c <swapfunc>
 800ff04:	e7ea      	b.n	800fedc <qsort+0x120>
 800ff06:	d10b      	bne.n	800ff20 <qsort+0x164>
 800ff08:	f1b8 0f00 	cmp.w	r8, #0
 800ff0c:	d114      	bne.n	800ff38 <qsort+0x17c>
 800ff0e:	683b      	ldr	r3, [r7, #0]
 800ff10:	f8d9 2000 	ldr.w	r2, [r9]
 800ff14:	603a      	str	r2, [r7, #0]
 800ff16:	f8c9 3000 	str.w	r3, [r9]
 800ff1a:	eba9 0904 	sub.w	r9, r9, r4
 800ff1e:	2301      	movs	r3, #1
 800ff20:	9f04      	ldr	r7, [sp, #16]
 800ff22:	45bb      	cmp	fp, r7
 800ff24:	d90f      	bls.n	800ff46 <qsort+0x18a>
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d143      	bne.n	800ffb2 <qsort+0x1f6>
 800ff2a:	9b01      	ldr	r3, [sp, #4]
 800ff2c:	9a03      	ldr	r2, [sp, #12]
 800ff2e:	4293      	cmp	r3, r2
 800ff30:	f4bf af62 	bcs.w	800fdf8 <qsort+0x3c>
 800ff34:	9d01      	ldr	r5, [sp, #4]
 800ff36:	e036      	b.n	800ffa6 <qsort+0x1ea>
 800ff38:	4643      	mov	r3, r8
 800ff3a:	4622      	mov	r2, r4
 800ff3c:	4649      	mov	r1, r9
 800ff3e:	4638      	mov	r0, r7
 800ff40:	f7ff ff04 	bl	800fd4c <swapfunc>
 800ff44:	e7e9      	b.n	800ff1a <qsort+0x15e>
 800ff46:	4631      	mov	r1, r6
 800ff48:	4638      	mov	r0, r7
 800ff4a:	9305      	str	r3, [sp, #20]
 800ff4c:	47d0      	blx	sl
 800ff4e:	1b3b      	subs	r3, r7, r4
 800ff50:	2800      	cmp	r0, #0
 800ff52:	9304      	str	r3, [sp, #16]
 800ff54:	9b05      	ldr	r3, [sp, #20]
 800ff56:	dad6      	bge.n	800ff06 <qsort+0x14a>
 800ff58:	f1b8 0f00 	cmp.w	r8, #0
 800ff5c:	d006      	beq.n	800ff6c <qsort+0x1b0>
 800ff5e:	4643      	mov	r3, r8
 800ff60:	4622      	mov	r2, r4
 800ff62:	4639      	mov	r1, r7
 800ff64:	4658      	mov	r0, fp
 800ff66:	f7ff fef1 	bl	800fd4c <swapfunc>
 800ff6a:	e005      	b.n	800ff78 <qsort+0x1bc>
 800ff6c:	f8db 3000 	ldr.w	r3, [fp]
 800ff70:	683a      	ldr	r2, [r7, #0]
 800ff72:	f8cb 2000 	str.w	r2, [fp]
 800ff76:	603b      	str	r3, [r7, #0]
 800ff78:	9f04      	ldr	r7, [sp, #16]
 800ff7a:	e7b0      	b.n	800fede <qsort+0x122>
 800ff7c:	4643      	mov	r3, r8
 800ff7e:	4622      	mov	r2, r4
 800ff80:	4639      	mov	r1, r7
 800ff82:	4628      	mov	r0, r5
 800ff84:	f7ff fee2 	bl	800fd4c <swapfunc>
 800ff88:	e00c      	b.n	800ffa4 <qsort+0x1e8>
 800ff8a:	1b2f      	subs	r7, r5, r4
 800ff8c:	4629      	mov	r1, r5
 800ff8e:	4638      	mov	r0, r7
 800ff90:	47d0      	blx	sl
 800ff92:	2800      	cmp	r0, #0
 800ff94:	dd09      	ble.n	800ffaa <qsort+0x1ee>
 800ff96:	f1b8 0f00 	cmp.w	r8, #0
 800ff9a:	d1ef      	bne.n	800ff7c <qsort+0x1c0>
 800ff9c:	682b      	ldr	r3, [r5, #0]
 800ff9e:	683a      	ldr	r2, [r7, #0]
 800ffa0:	602a      	str	r2, [r5, #0]
 800ffa2:	603b      	str	r3, [r7, #0]
 800ffa4:	463d      	mov	r5, r7
 800ffa6:	42ae      	cmp	r6, r5
 800ffa8:	d3ef      	bcc.n	800ff8a <qsort+0x1ce>
 800ffaa:	9b01      	ldr	r3, [sp, #4]
 800ffac:	4423      	add	r3, r4
 800ffae:	9301      	str	r3, [sp, #4]
 800ffb0:	e7bb      	b.n	800ff2a <qsort+0x16e>
 800ffb2:	ebab 0305 	sub.w	r3, fp, r5
 800ffb6:	1baa      	subs	r2, r5, r6
 800ffb8:	429a      	cmp	r2, r3
 800ffba:	bfa8      	it	ge
 800ffbc:	461a      	movge	r2, r3
 800ffbe:	9301      	str	r3, [sp, #4]
 800ffc0:	b12a      	cbz	r2, 800ffce <qsort+0x212>
 800ffc2:	4643      	mov	r3, r8
 800ffc4:	ebab 0102 	sub.w	r1, fp, r2
 800ffc8:	4630      	mov	r0, r6
 800ffca:	f7ff febf 	bl	800fd4c <swapfunc>
 800ffce:	9b03      	ldr	r3, [sp, #12]
 800ffd0:	eba3 0209 	sub.w	r2, r3, r9
 800ffd4:	eba9 0707 	sub.w	r7, r9, r7
 800ffd8:	1b12      	subs	r2, r2, r4
 800ffda:	42ba      	cmp	r2, r7
 800ffdc:	bf28      	it	cs
 800ffde:	463a      	movcs	r2, r7
 800ffe0:	b12a      	cbz	r2, 800ffee <qsort+0x232>
 800ffe2:	9903      	ldr	r1, [sp, #12]
 800ffe4:	4643      	mov	r3, r8
 800ffe6:	1a89      	subs	r1, r1, r2
 800ffe8:	4658      	mov	r0, fp
 800ffea:	f7ff feaf 	bl	800fd4c <swapfunc>
 800ffee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800fff2:	9b03      	ldr	r3, [sp, #12]
 800fff4:	454f      	cmp	r7, r9
 800fff6:	eba3 0007 	sub.w	r0, r3, r7
 800fffa:	d904      	bls.n	8010006 <qsort+0x24a>
 800fffc:	4633      	mov	r3, r6
 800fffe:	46b9      	mov	r9, r7
 8010000:	9f01      	ldr	r7, [sp, #4]
 8010002:	4606      	mov	r6, r0
 8010004:	4618      	mov	r0, r3
 8010006:	42a7      	cmp	r7, r4
 8010008:	d921      	bls.n	801004e <qsort+0x292>
 801000a:	fbb7 f1f4 	udiv	r1, r7, r4
 801000e:	9b02      	ldr	r3, [sp, #8]
 8010010:	2b07      	cmp	r3, #7
 8010012:	d80d      	bhi.n	8010030 <qsort+0x274>
 8010014:	aa16      	add	r2, sp, #88	; 0x58
 8010016:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801001a:	fbb9 f2f4 	udiv	r2, r9, r4
 801001e:	f843 6c40 	str.w	r6, [r3, #-64]
 8010022:	f843 2c3c 	str.w	r2, [r3, #-60]
 8010026:	9b02      	ldr	r3, [sp, #8]
 8010028:	3301      	adds	r3, #1
 801002a:	9302      	str	r3, [sp, #8]
 801002c:	4606      	mov	r6, r0
 801002e:	e6d6      	b.n	800fdde <qsort+0x22>
 8010030:	4653      	mov	r3, sl
 8010032:	4622      	mov	r2, r4
 8010034:	f7ff fec2 	bl	800fdbc <qsort>
 8010038:	45a1      	cmp	r9, r4
 801003a:	d80b      	bhi.n	8010054 <qsort+0x298>
 801003c:	9b02      	ldr	r3, [sp, #8]
 801003e:	aa16      	add	r2, sp, #88	; 0x58
 8010040:	3b01      	subs	r3, #1
 8010042:	9302      	str	r3, [sp, #8]
 8010044:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010048:	e953 0110 	ldrd	r0, r1, [r3, #-64]	; 0x40
 801004c:	e7ee      	b.n	801002c <qsort+0x270>
 801004e:	45a1      	cmp	r9, r4
 8010050:	f67f aed2 	bls.w	800fdf8 <qsort+0x3c>
 8010054:	fbb9 f1f4 	udiv	r1, r9, r4
 8010058:	4630      	mov	r0, r6
 801005a:	e7e7      	b.n	801002c <qsort+0x270>

0801005c <memset>:
 801005c:	4402      	add	r2, r0
 801005e:	4603      	mov	r3, r0
 8010060:	4293      	cmp	r3, r2
 8010062:	d100      	bne.n	8010066 <memset+0xa>
 8010064:	4770      	bx	lr
 8010066:	f803 1b01 	strb.w	r1, [r3], #1
 801006a:	e7f9      	b.n	8010060 <memset+0x4>

0801006c <_reclaim_reent>:
 801006c:	4b29      	ldr	r3, [pc, #164]	; (8010114 <_reclaim_reent+0xa8>)
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	4283      	cmp	r3, r0
 8010072:	b570      	push	{r4, r5, r6, lr}
 8010074:	4604      	mov	r4, r0
 8010076:	d04b      	beq.n	8010110 <_reclaim_reent+0xa4>
 8010078:	69c3      	ldr	r3, [r0, #28]
 801007a:	b143      	cbz	r3, 801008e <_reclaim_reent+0x22>
 801007c:	68db      	ldr	r3, [r3, #12]
 801007e:	2b00      	cmp	r3, #0
 8010080:	d144      	bne.n	801010c <_reclaim_reent+0xa0>
 8010082:	69e3      	ldr	r3, [r4, #28]
 8010084:	6819      	ldr	r1, [r3, #0]
 8010086:	b111      	cbz	r1, 801008e <_reclaim_reent+0x22>
 8010088:	4620      	mov	r0, r4
 801008a:	f000 f87f 	bl	801018c <_free_r>
 801008e:	6961      	ldr	r1, [r4, #20]
 8010090:	b111      	cbz	r1, 8010098 <_reclaim_reent+0x2c>
 8010092:	4620      	mov	r0, r4
 8010094:	f000 f87a 	bl	801018c <_free_r>
 8010098:	69e1      	ldr	r1, [r4, #28]
 801009a:	b111      	cbz	r1, 80100a2 <_reclaim_reent+0x36>
 801009c:	4620      	mov	r0, r4
 801009e:	f000 f875 	bl	801018c <_free_r>
 80100a2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80100a4:	b111      	cbz	r1, 80100ac <_reclaim_reent+0x40>
 80100a6:	4620      	mov	r0, r4
 80100a8:	f000 f870 	bl	801018c <_free_r>
 80100ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80100ae:	b111      	cbz	r1, 80100b6 <_reclaim_reent+0x4a>
 80100b0:	4620      	mov	r0, r4
 80100b2:	f000 f86b 	bl	801018c <_free_r>
 80100b6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80100b8:	b111      	cbz	r1, 80100c0 <_reclaim_reent+0x54>
 80100ba:	4620      	mov	r0, r4
 80100bc:	f000 f866 	bl	801018c <_free_r>
 80100c0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80100c2:	b111      	cbz	r1, 80100ca <_reclaim_reent+0x5e>
 80100c4:	4620      	mov	r0, r4
 80100c6:	f000 f861 	bl	801018c <_free_r>
 80100ca:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80100cc:	b111      	cbz	r1, 80100d4 <_reclaim_reent+0x68>
 80100ce:	4620      	mov	r0, r4
 80100d0:	f000 f85c 	bl	801018c <_free_r>
 80100d4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80100d6:	b111      	cbz	r1, 80100de <_reclaim_reent+0x72>
 80100d8:	4620      	mov	r0, r4
 80100da:	f000 f857 	bl	801018c <_free_r>
 80100de:	6a23      	ldr	r3, [r4, #32]
 80100e0:	b1b3      	cbz	r3, 8010110 <_reclaim_reent+0xa4>
 80100e2:	4620      	mov	r0, r4
 80100e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80100e8:	4718      	bx	r3
 80100ea:	5949      	ldr	r1, [r1, r5]
 80100ec:	b941      	cbnz	r1, 8010100 <_reclaim_reent+0x94>
 80100ee:	3504      	adds	r5, #4
 80100f0:	69e3      	ldr	r3, [r4, #28]
 80100f2:	2d80      	cmp	r5, #128	; 0x80
 80100f4:	68d9      	ldr	r1, [r3, #12]
 80100f6:	d1f8      	bne.n	80100ea <_reclaim_reent+0x7e>
 80100f8:	4620      	mov	r0, r4
 80100fa:	f000 f847 	bl	801018c <_free_r>
 80100fe:	e7c0      	b.n	8010082 <_reclaim_reent+0x16>
 8010100:	680e      	ldr	r6, [r1, #0]
 8010102:	4620      	mov	r0, r4
 8010104:	f000 f842 	bl	801018c <_free_r>
 8010108:	4631      	mov	r1, r6
 801010a:	e7ef      	b.n	80100ec <_reclaim_reent+0x80>
 801010c:	2500      	movs	r5, #0
 801010e:	e7ef      	b.n	80100f0 <_reclaim_reent+0x84>
 8010110:	bd70      	pop	{r4, r5, r6, pc}
 8010112:	bf00      	nop
 8010114:	2000010c 	.word	0x2000010c

08010118 <__errno>:
 8010118:	4b01      	ldr	r3, [pc, #4]	; (8010120 <__errno+0x8>)
 801011a:	6818      	ldr	r0, [r3, #0]
 801011c:	4770      	bx	lr
 801011e:	bf00      	nop
 8010120:	2000010c 	.word	0x2000010c

08010124 <__libc_init_array>:
 8010124:	b570      	push	{r4, r5, r6, lr}
 8010126:	4d0d      	ldr	r5, [pc, #52]	; (801015c <__libc_init_array+0x38>)
 8010128:	4c0d      	ldr	r4, [pc, #52]	; (8010160 <__libc_init_array+0x3c>)
 801012a:	1b64      	subs	r4, r4, r5
 801012c:	10a4      	asrs	r4, r4, #2
 801012e:	2600      	movs	r6, #0
 8010130:	42a6      	cmp	r6, r4
 8010132:	d109      	bne.n	8010148 <__libc_init_array+0x24>
 8010134:	4d0b      	ldr	r5, [pc, #44]	; (8010164 <__libc_init_array+0x40>)
 8010136:	4c0c      	ldr	r4, [pc, #48]	; (8010168 <__libc_init_array+0x44>)
 8010138:	f000 fa88 	bl	801064c <_init>
 801013c:	1b64      	subs	r4, r4, r5
 801013e:	10a4      	asrs	r4, r4, #2
 8010140:	2600      	movs	r6, #0
 8010142:	42a6      	cmp	r6, r4
 8010144:	d105      	bne.n	8010152 <__libc_init_array+0x2e>
 8010146:	bd70      	pop	{r4, r5, r6, pc}
 8010148:	f855 3b04 	ldr.w	r3, [r5], #4
 801014c:	4798      	blx	r3
 801014e:	3601      	adds	r6, #1
 8010150:	e7ee      	b.n	8010130 <__libc_init_array+0xc>
 8010152:	f855 3b04 	ldr.w	r3, [r5], #4
 8010156:	4798      	blx	r3
 8010158:	3601      	adds	r6, #1
 801015a:	e7f2      	b.n	8010142 <__libc_init_array+0x1e>
 801015c:	08010848 	.word	0x08010848
 8010160:	08010848 	.word	0x08010848
 8010164:	08010848 	.word	0x08010848
 8010168:	0801084c 	.word	0x0801084c

0801016c <__retarget_lock_acquire_recursive>:
 801016c:	4770      	bx	lr

0801016e <__retarget_lock_release_recursive>:
 801016e:	4770      	bx	lr

08010170 <memcpy>:
 8010170:	440a      	add	r2, r1
 8010172:	4291      	cmp	r1, r2
 8010174:	f100 33ff 	add.w	r3, r0, #4294967295
 8010178:	d100      	bne.n	801017c <memcpy+0xc>
 801017a:	4770      	bx	lr
 801017c:	b510      	push	{r4, lr}
 801017e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010182:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010186:	4291      	cmp	r1, r2
 8010188:	d1f9      	bne.n	801017e <memcpy+0xe>
 801018a:	bd10      	pop	{r4, pc}

0801018c <_free_r>:
 801018c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801018e:	2900      	cmp	r1, #0
 8010190:	d044      	beq.n	801021c <_free_r+0x90>
 8010192:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010196:	9001      	str	r0, [sp, #4]
 8010198:	2b00      	cmp	r3, #0
 801019a:	f1a1 0404 	sub.w	r4, r1, #4
 801019e:	bfb8      	it	lt
 80101a0:	18e4      	addlt	r4, r4, r3
 80101a2:	f000 f83f 	bl	8010224 <__malloc_lock>
 80101a6:	4a1e      	ldr	r2, [pc, #120]	; (8010220 <_free_r+0x94>)
 80101a8:	9801      	ldr	r0, [sp, #4]
 80101aa:	6813      	ldr	r3, [r2, #0]
 80101ac:	b933      	cbnz	r3, 80101bc <_free_r+0x30>
 80101ae:	6063      	str	r3, [r4, #4]
 80101b0:	6014      	str	r4, [r2, #0]
 80101b2:	b003      	add	sp, #12
 80101b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80101b8:	f000 b83a 	b.w	8010230 <__malloc_unlock>
 80101bc:	42a3      	cmp	r3, r4
 80101be:	d908      	bls.n	80101d2 <_free_r+0x46>
 80101c0:	6825      	ldr	r5, [r4, #0]
 80101c2:	1961      	adds	r1, r4, r5
 80101c4:	428b      	cmp	r3, r1
 80101c6:	bf01      	itttt	eq
 80101c8:	6819      	ldreq	r1, [r3, #0]
 80101ca:	685b      	ldreq	r3, [r3, #4]
 80101cc:	1949      	addeq	r1, r1, r5
 80101ce:	6021      	streq	r1, [r4, #0]
 80101d0:	e7ed      	b.n	80101ae <_free_r+0x22>
 80101d2:	461a      	mov	r2, r3
 80101d4:	685b      	ldr	r3, [r3, #4]
 80101d6:	b10b      	cbz	r3, 80101dc <_free_r+0x50>
 80101d8:	42a3      	cmp	r3, r4
 80101da:	d9fa      	bls.n	80101d2 <_free_r+0x46>
 80101dc:	6811      	ldr	r1, [r2, #0]
 80101de:	1855      	adds	r5, r2, r1
 80101e0:	42a5      	cmp	r5, r4
 80101e2:	d10b      	bne.n	80101fc <_free_r+0x70>
 80101e4:	6824      	ldr	r4, [r4, #0]
 80101e6:	4421      	add	r1, r4
 80101e8:	1854      	adds	r4, r2, r1
 80101ea:	42a3      	cmp	r3, r4
 80101ec:	6011      	str	r1, [r2, #0]
 80101ee:	d1e0      	bne.n	80101b2 <_free_r+0x26>
 80101f0:	681c      	ldr	r4, [r3, #0]
 80101f2:	685b      	ldr	r3, [r3, #4]
 80101f4:	6053      	str	r3, [r2, #4]
 80101f6:	440c      	add	r4, r1
 80101f8:	6014      	str	r4, [r2, #0]
 80101fa:	e7da      	b.n	80101b2 <_free_r+0x26>
 80101fc:	d902      	bls.n	8010204 <_free_r+0x78>
 80101fe:	230c      	movs	r3, #12
 8010200:	6003      	str	r3, [r0, #0]
 8010202:	e7d6      	b.n	80101b2 <_free_r+0x26>
 8010204:	6825      	ldr	r5, [r4, #0]
 8010206:	1961      	adds	r1, r4, r5
 8010208:	428b      	cmp	r3, r1
 801020a:	bf04      	itt	eq
 801020c:	6819      	ldreq	r1, [r3, #0]
 801020e:	685b      	ldreq	r3, [r3, #4]
 8010210:	6063      	str	r3, [r4, #4]
 8010212:	bf04      	itt	eq
 8010214:	1949      	addeq	r1, r1, r5
 8010216:	6021      	streq	r1, [r4, #0]
 8010218:	6054      	str	r4, [r2, #4]
 801021a:	e7ca      	b.n	80101b2 <_free_r+0x26>
 801021c:	b003      	add	sp, #12
 801021e:	bd30      	pop	{r4, r5, pc}
 8010220:	20003194 	.word	0x20003194

08010224 <__malloc_lock>:
 8010224:	4801      	ldr	r0, [pc, #4]	; (801022c <__malloc_lock+0x8>)
 8010226:	f7ff bfa1 	b.w	801016c <__retarget_lock_acquire_recursive>
 801022a:	bf00      	nop
 801022c:	20003190 	.word	0x20003190

08010230 <__malloc_unlock>:
 8010230:	4801      	ldr	r0, [pc, #4]	; (8010238 <__malloc_unlock+0x8>)
 8010232:	f7ff bf9c 	b.w	801016e <__retarget_lock_release_recursive>
 8010236:	bf00      	nop
 8010238:	20003190 	.word	0x20003190
 801023c:	00000000 	.word	0x00000000

08010240 <exp>:
 8010240:	b538      	push	{r3, r4, r5, lr}
 8010242:	ed2d 8b02 	vpush	{d8}
 8010246:	ec55 4b10 	vmov	r4, r5, d0
 801024a:	f000 f84d 	bl	80102e8 <__ieee754_exp>
 801024e:	eeb0 8a40 	vmov.f32	s16, s0
 8010252:	eef0 8a60 	vmov.f32	s17, s1
 8010256:	ec45 4b10 	vmov	d0, r4, r5
 801025a:	f000 f839 	bl	80102d0 <finite>
 801025e:	b168      	cbz	r0, 801027c <exp+0x3c>
 8010260:	a317      	add	r3, pc, #92	; (adr r3, 80102c0 <exp+0x80>)
 8010262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010266:	4620      	mov	r0, r4
 8010268:	4629      	mov	r1, r5
 801026a:	f7f0 fbfd 	bl	8000a68 <__aeabi_dcmpgt>
 801026e:	b160      	cbz	r0, 801028a <exp+0x4a>
 8010270:	f7ff ff52 	bl	8010118 <__errno>
 8010274:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 80102b0 <exp+0x70>
 8010278:	2322      	movs	r3, #34	; 0x22
 801027a:	6003      	str	r3, [r0, #0]
 801027c:	eeb0 0a48 	vmov.f32	s0, s16
 8010280:	eef0 0a68 	vmov.f32	s1, s17
 8010284:	ecbd 8b02 	vpop	{d8}
 8010288:	bd38      	pop	{r3, r4, r5, pc}
 801028a:	a30f      	add	r3, pc, #60	; (adr r3, 80102c8 <exp+0x88>)
 801028c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010290:	4620      	mov	r0, r4
 8010292:	4629      	mov	r1, r5
 8010294:	f7f0 fbca 	bl	8000a2c <__aeabi_dcmplt>
 8010298:	2800      	cmp	r0, #0
 801029a:	d0ef      	beq.n	801027c <exp+0x3c>
 801029c:	f7ff ff3c 	bl	8010118 <__errno>
 80102a0:	2322      	movs	r3, #34	; 0x22
 80102a2:	ed9f 8b05 	vldr	d8, [pc, #20]	; 80102b8 <exp+0x78>
 80102a6:	6003      	str	r3, [r0, #0]
 80102a8:	e7e8      	b.n	801027c <exp+0x3c>
 80102aa:	bf00      	nop
 80102ac:	f3af 8000 	nop.w
 80102b0:	00000000 	.word	0x00000000
 80102b4:	7ff00000 	.word	0x7ff00000
	...
 80102c0:	fefa39ef 	.word	0xfefa39ef
 80102c4:	40862e42 	.word	0x40862e42
 80102c8:	d52d3051 	.word	0xd52d3051
 80102cc:	c0874910 	.word	0xc0874910

080102d0 <finite>:
 80102d0:	b082      	sub	sp, #8
 80102d2:	ed8d 0b00 	vstr	d0, [sp]
 80102d6:	9801      	ldr	r0, [sp, #4]
 80102d8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80102dc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80102e0:	0fc0      	lsrs	r0, r0, #31
 80102e2:	b002      	add	sp, #8
 80102e4:	4770      	bx	lr
	...

080102e8 <__ieee754_exp>:
 80102e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102ec:	ec55 4b10 	vmov	r4, r5, d0
 80102f0:	49b5      	ldr	r1, [pc, #724]	; (80105c8 <__ieee754_exp+0x2e0>)
 80102f2:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80102f6:	428a      	cmp	r2, r1
 80102f8:	ed2d 8b04 	vpush	{d8-d9}
 80102fc:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8010300:	d93b      	bls.n	801037a <__ieee754_exp+0x92>
 8010302:	49b2      	ldr	r1, [pc, #712]	; (80105cc <__ieee754_exp+0x2e4>)
 8010304:	428a      	cmp	r2, r1
 8010306:	d916      	bls.n	8010336 <__ieee754_exp+0x4e>
 8010308:	f3c5 0313 	ubfx	r3, r5, #0, #20
 801030c:	4323      	orrs	r3, r4
 801030e:	ee10 2a10 	vmov	r2, s0
 8010312:	d007      	beq.n	8010324 <__ieee754_exp+0x3c>
 8010314:	462b      	mov	r3, r5
 8010316:	4620      	mov	r0, r4
 8010318:	4629      	mov	r1, r5
 801031a:	f7ef ff5f 	bl	80001dc <__adddf3>
 801031e:	4604      	mov	r4, r0
 8010320:	460d      	mov	r5, r1
 8010322:	e002      	b.n	801032a <__ieee754_exp+0x42>
 8010324:	b10e      	cbz	r6, 801032a <__ieee754_exp+0x42>
 8010326:	2400      	movs	r4, #0
 8010328:	2500      	movs	r5, #0
 801032a:	ecbd 8b04 	vpop	{d8-d9}
 801032e:	ec45 4b10 	vmov	d0, r4, r5
 8010332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010336:	a38e      	add	r3, pc, #568	; (adr r3, 8010570 <__ieee754_exp+0x288>)
 8010338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801033c:	ee10 0a10 	vmov	r0, s0
 8010340:	4629      	mov	r1, r5
 8010342:	f7f0 fb91 	bl	8000a68 <__aeabi_dcmpgt>
 8010346:	4607      	mov	r7, r0
 8010348:	b130      	cbz	r0, 8010358 <__ieee754_exp+0x70>
 801034a:	ecbd 8b04 	vpop	{d8-d9}
 801034e:	2000      	movs	r0, #0
 8010350:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010354:	f000 b971 	b.w	801063a <__math_oflow>
 8010358:	a387      	add	r3, pc, #540	; (adr r3, 8010578 <__ieee754_exp+0x290>)
 801035a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801035e:	4620      	mov	r0, r4
 8010360:	4629      	mov	r1, r5
 8010362:	f7f0 fb63 	bl	8000a2c <__aeabi_dcmplt>
 8010366:	2800      	cmp	r0, #0
 8010368:	f000 808b 	beq.w	8010482 <__ieee754_exp+0x19a>
 801036c:	ecbd 8b04 	vpop	{d8-d9}
 8010370:	4638      	mov	r0, r7
 8010372:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010376:	f000 b957 	b.w	8010628 <__math_uflow>
 801037a:	4b95      	ldr	r3, [pc, #596]	; (80105d0 <__ieee754_exp+0x2e8>)
 801037c:	429a      	cmp	r2, r3
 801037e:	f240 80ac 	bls.w	80104da <__ieee754_exp+0x1f2>
 8010382:	4b94      	ldr	r3, [pc, #592]	; (80105d4 <__ieee754_exp+0x2ec>)
 8010384:	429a      	cmp	r2, r3
 8010386:	d87c      	bhi.n	8010482 <__ieee754_exp+0x19a>
 8010388:	4b93      	ldr	r3, [pc, #588]	; (80105d8 <__ieee754_exp+0x2f0>)
 801038a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801038e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010392:	ee10 0a10 	vmov	r0, s0
 8010396:	4629      	mov	r1, r5
 8010398:	f7ef ff1e 	bl	80001d8 <__aeabi_dsub>
 801039c:	4b8f      	ldr	r3, [pc, #572]	; (80105dc <__ieee754_exp+0x2f4>)
 801039e:	00f7      	lsls	r7, r6, #3
 80103a0:	443b      	add	r3, r7
 80103a2:	ed93 7b00 	vldr	d7, [r3]
 80103a6:	f1c6 0a01 	rsb	sl, r6, #1
 80103aa:	4680      	mov	r8, r0
 80103ac:	4689      	mov	r9, r1
 80103ae:	ebaa 0a06 	sub.w	sl, sl, r6
 80103b2:	eeb0 8a47 	vmov.f32	s16, s14
 80103b6:	eef0 8a67 	vmov.f32	s17, s15
 80103ba:	ec53 2b18 	vmov	r2, r3, d8
 80103be:	4640      	mov	r0, r8
 80103c0:	4649      	mov	r1, r9
 80103c2:	f7ef ff09 	bl	80001d8 <__aeabi_dsub>
 80103c6:	4604      	mov	r4, r0
 80103c8:	460d      	mov	r5, r1
 80103ca:	4622      	mov	r2, r4
 80103cc:	462b      	mov	r3, r5
 80103ce:	4620      	mov	r0, r4
 80103d0:	4629      	mov	r1, r5
 80103d2:	f7f0 f8b9 	bl	8000548 <__aeabi_dmul>
 80103d6:	a36a      	add	r3, pc, #424	; (adr r3, 8010580 <__ieee754_exp+0x298>)
 80103d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103dc:	4606      	mov	r6, r0
 80103de:	460f      	mov	r7, r1
 80103e0:	f7f0 f8b2 	bl	8000548 <__aeabi_dmul>
 80103e4:	a368      	add	r3, pc, #416	; (adr r3, 8010588 <__ieee754_exp+0x2a0>)
 80103e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ea:	f7ef fef5 	bl	80001d8 <__aeabi_dsub>
 80103ee:	4632      	mov	r2, r6
 80103f0:	463b      	mov	r3, r7
 80103f2:	f7f0 f8a9 	bl	8000548 <__aeabi_dmul>
 80103f6:	a366      	add	r3, pc, #408	; (adr r3, 8010590 <__ieee754_exp+0x2a8>)
 80103f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103fc:	f7ef feee 	bl	80001dc <__adddf3>
 8010400:	4632      	mov	r2, r6
 8010402:	463b      	mov	r3, r7
 8010404:	f7f0 f8a0 	bl	8000548 <__aeabi_dmul>
 8010408:	a363      	add	r3, pc, #396	; (adr r3, 8010598 <__ieee754_exp+0x2b0>)
 801040a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801040e:	f7ef fee3 	bl	80001d8 <__aeabi_dsub>
 8010412:	4632      	mov	r2, r6
 8010414:	463b      	mov	r3, r7
 8010416:	f7f0 f897 	bl	8000548 <__aeabi_dmul>
 801041a:	a361      	add	r3, pc, #388	; (adr r3, 80105a0 <__ieee754_exp+0x2b8>)
 801041c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010420:	f7ef fedc 	bl	80001dc <__adddf3>
 8010424:	4632      	mov	r2, r6
 8010426:	463b      	mov	r3, r7
 8010428:	f7f0 f88e 	bl	8000548 <__aeabi_dmul>
 801042c:	4602      	mov	r2, r0
 801042e:	460b      	mov	r3, r1
 8010430:	4620      	mov	r0, r4
 8010432:	4629      	mov	r1, r5
 8010434:	f7ef fed0 	bl	80001d8 <__aeabi_dsub>
 8010438:	4602      	mov	r2, r0
 801043a:	460b      	mov	r3, r1
 801043c:	4606      	mov	r6, r0
 801043e:	460f      	mov	r7, r1
 8010440:	4620      	mov	r0, r4
 8010442:	4629      	mov	r1, r5
 8010444:	f7f0 f880 	bl	8000548 <__aeabi_dmul>
 8010448:	ec41 0b19 	vmov	d9, r0, r1
 801044c:	f1ba 0f00 	cmp.w	sl, #0
 8010450:	d15d      	bne.n	801050e <__ieee754_exp+0x226>
 8010452:	2200      	movs	r2, #0
 8010454:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010458:	4630      	mov	r0, r6
 801045a:	4639      	mov	r1, r7
 801045c:	f7ef febc 	bl	80001d8 <__aeabi_dsub>
 8010460:	4602      	mov	r2, r0
 8010462:	460b      	mov	r3, r1
 8010464:	ec51 0b19 	vmov	r0, r1, d9
 8010468:	f7f0 f998 	bl	800079c <__aeabi_ddiv>
 801046c:	4622      	mov	r2, r4
 801046e:	462b      	mov	r3, r5
 8010470:	f7ef feb2 	bl	80001d8 <__aeabi_dsub>
 8010474:	4602      	mov	r2, r0
 8010476:	460b      	mov	r3, r1
 8010478:	2000      	movs	r0, #0
 801047a:	4959      	ldr	r1, [pc, #356]	; (80105e0 <__ieee754_exp+0x2f8>)
 801047c:	f7ef feac 	bl	80001d8 <__aeabi_dsub>
 8010480:	e74d      	b.n	801031e <__ieee754_exp+0x36>
 8010482:	4b58      	ldr	r3, [pc, #352]	; (80105e4 <__ieee754_exp+0x2fc>)
 8010484:	4620      	mov	r0, r4
 8010486:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 801048a:	4629      	mov	r1, r5
 801048c:	a346      	add	r3, pc, #280	; (adr r3, 80105a8 <__ieee754_exp+0x2c0>)
 801048e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010492:	f7f0 f859 	bl	8000548 <__aeabi_dmul>
 8010496:	e9d6 2300 	ldrd	r2, r3, [r6]
 801049a:	f7ef fe9f 	bl	80001dc <__adddf3>
 801049e:	f7f0 faed 	bl	8000a7c <__aeabi_d2iz>
 80104a2:	4682      	mov	sl, r0
 80104a4:	f7ef ffe6 	bl	8000474 <__aeabi_i2d>
 80104a8:	a341      	add	r3, pc, #260	; (adr r3, 80105b0 <__ieee754_exp+0x2c8>)
 80104aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ae:	4606      	mov	r6, r0
 80104b0:	460f      	mov	r7, r1
 80104b2:	f7f0 f849 	bl	8000548 <__aeabi_dmul>
 80104b6:	4602      	mov	r2, r0
 80104b8:	460b      	mov	r3, r1
 80104ba:	4620      	mov	r0, r4
 80104bc:	4629      	mov	r1, r5
 80104be:	f7ef fe8b 	bl	80001d8 <__aeabi_dsub>
 80104c2:	a33d      	add	r3, pc, #244	; (adr r3, 80105b8 <__ieee754_exp+0x2d0>)
 80104c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104c8:	4680      	mov	r8, r0
 80104ca:	4689      	mov	r9, r1
 80104cc:	4630      	mov	r0, r6
 80104ce:	4639      	mov	r1, r7
 80104d0:	f7f0 f83a 	bl	8000548 <__aeabi_dmul>
 80104d4:	ec41 0b18 	vmov	d8, r0, r1
 80104d8:	e76f      	b.n	80103ba <__ieee754_exp+0xd2>
 80104da:	4b43      	ldr	r3, [pc, #268]	; (80105e8 <__ieee754_exp+0x300>)
 80104dc:	429a      	cmp	r2, r3
 80104de:	d811      	bhi.n	8010504 <__ieee754_exp+0x21c>
 80104e0:	a337      	add	r3, pc, #220	; (adr r3, 80105c0 <__ieee754_exp+0x2d8>)
 80104e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104e6:	ee10 0a10 	vmov	r0, s0
 80104ea:	4629      	mov	r1, r5
 80104ec:	f7ef fe76 	bl	80001dc <__adddf3>
 80104f0:	4b3b      	ldr	r3, [pc, #236]	; (80105e0 <__ieee754_exp+0x2f8>)
 80104f2:	2200      	movs	r2, #0
 80104f4:	f7f0 fab8 	bl	8000a68 <__aeabi_dcmpgt>
 80104f8:	b138      	cbz	r0, 801050a <__ieee754_exp+0x222>
 80104fa:	4b39      	ldr	r3, [pc, #228]	; (80105e0 <__ieee754_exp+0x2f8>)
 80104fc:	2200      	movs	r2, #0
 80104fe:	4620      	mov	r0, r4
 8010500:	4629      	mov	r1, r5
 8010502:	e70a      	b.n	801031a <__ieee754_exp+0x32>
 8010504:	f04f 0a00 	mov.w	sl, #0
 8010508:	e75f      	b.n	80103ca <__ieee754_exp+0xe2>
 801050a:	4682      	mov	sl, r0
 801050c:	e75d      	b.n	80103ca <__ieee754_exp+0xe2>
 801050e:	4632      	mov	r2, r6
 8010510:	463b      	mov	r3, r7
 8010512:	2000      	movs	r0, #0
 8010514:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010518:	f7ef fe5e 	bl	80001d8 <__aeabi_dsub>
 801051c:	4602      	mov	r2, r0
 801051e:	460b      	mov	r3, r1
 8010520:	ec51 0b19 	vmov	r0, r1, d9
 8010524:	f7f0 f93a 	bl	800079c <__aeabi_ddiv>
 8010528:	4602      	mov	r2, r0
 801052a:	460b      	mov	r3, r1
 801052c:	ec51 0b18 	vmov	r0, r1, d8
 8010530:	f7ef fe52 	bl	80001d8 <__aeabi_dsub>
 8010534:	4642      	mov	r2, r8
 8010536:	464b      	mov	r3, r9
 8010538:	f7ef fe4e 	bl	80001d8 <__aeabi_dsub>
 801053c:	4602      	mov	r2, r0
 801053e:	460b      	mov	r3, r1
 8010540:	2000      	movs	r0, #0
 8010542:	4927      	ldr	r1, [pc, #156]	; (80105e0 <__ieee754_exp+0x2f8>)
 8010544:	f7ef fe48 	bl	80001d8 <__aeabi_dsub>
 8010548:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 801054c:	4592      	cmp	sl, r2
 801054e:	db02      	blt.n	8010556 <__ieee754_exp+0x26e>
 8010550:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8010554:	e6e3      	b.n	801031e <__ieee754_exp+0x36>
 8010556:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 801055a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801055e:	2200      	movs	r2, #0
 8010560:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8010564:	f7ef fff0 	bl	8000548 <__aeabi_dmul>
 8010568:	e6d9      	b.n	801031e <__ieee754_exp+0x36>
 801056a:	bf00      	nop
 801056c:	f3af 8000 	nop.w
 8010570:	fefa39ef 	.word	0xfefa39ef
 8010574:	40862e42 	.word	0x40862e42
 8010578:	d52d3051 	.word	0xd52d3051
 801057c:	c0874910 	.word	0xc0874910
 8010580:	72bea4d0 	.word	0x72bea4d0
 8010584:	3e663769 	.word	0x3e663769
 8010588:	c5d26bf1 	.word	0xc5d26bf1
 801058c:	3ebbbd41 	.word	0x3ebbbd41
 8010590:	af25de2c 	.word	0xaf25de2c
 8010594:	3f11566a 	.word	0x3f11566a
 8010598:	16bebd93 	.word	0x16bebd93
 801059c:	3f66c16c 	.word	0x3f66c16c
 80105a0:	5555553e 	.word	0x5555553e
 80105a4:	3fc55555 	.word	0x3fc55555
 80105a8:	652b82fe 	.word	0x652b82fe
 80105ac:	3ff71547 	.word	0x3ff71547
 80105b0:	fee00000 	.word	0xfee00000
 80105b4:	3fe62e42 	.word	0x3fe62e42
 80105b8:	35793c76 	.word	0x35793c76
 80105bc:	3dea39ef 	.word	0x3dea39ef
 80105c0:	8800759c 	.word	0x8800759c
 80105c4:	7e37e43c 	.word	0x7e37e43c
 80105c8:	40862e41 	.word	0x40862e41
 80105cc:	7fefffff 	.word	0x7fefffff
 80105d0:	3fd62e42 	.word	0x3fd62e42
 80105d4:	3ff0a2b1 	.word	0x3ff0a2b1
 80105d8:	08010820 	.word	0x08010820
 80105dc:	08010830 	.word	0x08010830
 80105e0:	3ff00000 	.word	0x3ff00000
 80105e4:	08010810 	.word	0x08010810
 80105e8:	3defffff 	.word	0x3defffff

080105ec <with_errno>:
 80105ec:	b570      	push	{r4, r5, r6, lr}
 80105ee:	4604      	mov	r4, r0
 80105f0:	460d      	mov	r5, r1
 80105f2:	4616      	mov	r6, r2
 80105f4:	f7ff fd90 	bl	8010118 <__errno>
 80105f8:	4629      	mov	r1, r5
 80105fa:	6006      	str	r6, [r0, #0]
 80105fc:	4620      	mov	r0, r4
 80105fe:	bd70      	pop	{r4, r5, r6, pc}

08010600 <xflow>:
 8010600:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010602:	4614      	mov	r4, r2
 8010604:	461d      	mov	r5, r3
 8010606:	b108      	cbz	r0, 801060c <xflow+0xc>
 8010608:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801060c:	e9cd 2300 	strd	r2, r3, [sp]
 8010610:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010614:	4620      	mov	r0, r4
 8010616:	4629      	mov	r1, r5
 8010618:	f7ef ff96 	bl	8000548 <__aeabi_dmul>
 801061c:	2222      	movs	r2, #34	; 0x22
 801061e:	b003      	add	sp, #12
 8010620:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010624:	f7ff bfe2 	b.w	80105ec <with_errno>

08010628 <__math_uflow>:
 8010628:	b508      	push	{r3, lr}
 801062a:	2200      	movs	r2, #0
 801062c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010630:	f7ff ffe6 	bl	8010600 <xflow>
 8010634:	ec41 0b10 	vmov	d0, r0, r1
 8010638:	bd08      	pop	{r3, pc}

0801063a <__math_oflow>:
 801063a:	b508      	push	{r3, lr}
 801063c:	2200      	movs	r2, #0
 801063e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010642:	f7ff ffdd 	bl	8010600 <xflow>
 8010646:	ec41 0b10 	vmov	d0, r0, r1
 801064a:	bd08      	pop	{r3, pc}

0801064c <_init>:
 801064c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801064e:	bf00      	nop
 8010650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010652:	bc08      	pop	{r3}
 8010654:	469e      	mov	lr, r3
 8010656:	4770      	bx	lr

08010658 <_fini>:
 8010658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801065a:	bf00      	nop
 801065c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801065e:	bc08      	pop	{r3}
 8010660:	469e      	mov	lr, r3
 8010662:	4770      	bx	lr
