
*** Running vivado
    with args -log kitchen_timer_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kitchen_timer_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kitchen_timer_top.tcl -notrace
Command: synth_design -top kitchen_timer_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 362.688 ; gain = 101.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kitchen_timer_top' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/debounce.v:23]
	Parameter DELAY_TIME bound to: 21'b101101110001101100000 
WARNING: [Synth 8-6014] Unused sequential element key_value_reg was removed.  [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/debounce.v:56]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/FSM.v:23]
	Parameter WORK_INIT0 bound to: 3'b000 
	Parameter COUNT0 bound to: 3'b001 
	Parameter PAUSE0 bound to: 3'b010 
	Parameter WORK_INIT1 bound to: 3'b100 
	Parameter COUNT1 bound to: 3'b101 
	Parameter PAUSE1 bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (2#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'sec_pulse' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/sec_pulse.v:24]
	Parameter fequency bound to: 27'b101111101011110000100000000 
	Parameter max_counter bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sec_pulse' (3#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/sec_pulse.v:24]
INFO: [Synth 8-6157] synthesizing module 'Countdown_time_setup' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/Countdown_time_setup.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Countdown_time_setup' (4#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/Countdown_time_setup.v:23]
INFO: [Synth 8-6157] synthesizing module 'reversible_cnt' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:44]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:51]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:95]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:102]
INFO: [Synth 8-6155] done synthesizing module 'reversible_cnt' (5#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'led' does not match port width (1) of module 'reversible_cnt' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer_top.v:109]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/display.v:72]
INFO: [Synth 8-6155] done synthesizing module 'display' (6#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'Countdown_LED' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/Countdown_LED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Countdown_LED' (7#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/Countdown_LED.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'led' does not match port width (1) of module 'Countdown_LED' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer_top.v:124]
INFO: [Synth 8-6155] done synthesizing module 'kitchen_timer_top' (8#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer_top.v:23]
WARNING: [Synth 8-3331] design Countdown_time_setup has unconnected port load_en
WARNING: [Synth 8-3331] design sec_pulse has unconnected port cnt_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 418.738 ; gain = 157.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 418.738 ; gain = 157.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 418.738 ; gain = 157.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/constrs_1/new/timer.xdc]
Finished Parsing XDC File [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/constrs_1/new/timer.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/constrs_1/new/timer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kitchen_timer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kitchen_timer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 745.051 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.051 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 745.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 745.051 ; gain = 483.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 745.051 ; gain = 483.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 745.051 ; gain = 483.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sec_pulse" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WORK_INIT0 |                              000 |                              000
                  COUNT0 |                              101 |                              001
                  PAUSE0 |                              100 |                              010
              WORK_INIT1 |                              011 |                              100
                  COUNT1 |                              010 |                              101
                  PAUSE1 |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 745.051 ; gain = 483.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 12    
+---Registers : 
	               31 Bit    Registers := 1     
	               21 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 11    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sec_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Countdown_time_setup 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module reversible_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module Countdown_LED 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "sec_pulse" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Countdown_time_setup has unconnected port load_en
WARNING: [Synth 8-3331] design sec_pulse has unconnected port cnt_en
INFO: [Synth 8-3886] merging instance 'uut6_Countdown_LED/light_reg[0]' (FDC) to 'uut6_Countdown_LED/light_reg[1]'
INFO: [Synth 8-3886] merging instance 'uut6_Countdown_LED/light_reg[1]' (FDC) to 'uut6_Countdown_LED/light_reg[2]'
INFO: [Synth 8-3886] merging instance 'uut6_Countdown_LED/light_reg[2]' (FDC) to 'uut6_Countdown_LED/light_reg[3]'
INFO: [Synth 8-3886] merging instance 'uut6_Countdown_LED/light_reg[4]' (FDC) to 'uut6_Countdown_LED/light_reg[5]'
INFO: [Synth 8-3886] merging instance 'uut6_Countdown_LED/light_reg[5]' (FDC) to 'uut6_Countdown_LED/light_reg[6]'
INFO: [Synth 8-3886] merging instance 'uut6_Countdown_LED/light_reg[6]' (FDC) to 'uut6_Countdown_LED/light_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 745.051 ; gain = 483.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 745.051 ; gain = 483.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 745.051 ; gain = 483.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 767.734 ; gain = 506.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 767.734 ; gain = 506.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 767.734 ; gain = 506.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 767.734 ; gain = 506.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 767.734 ; gain = 506.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 767.734 ; gain = 506.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 767.734 ; gain = 506.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |    87|
|4     |LUT2   |     9|
|5     |LUT3   |    19|
|6     |LUT4   |   157|
|7     |LUT5   |    30|
|8     |LUT6   |    60|
|9     |FDCE   |   185|
|10    |FDPE   |     1|
|11    |FDRE   |     2|
|12    |IBUF   |    10|
|13    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------------+------+
|      |Instance                  |Module               |Cells |
+------+--------------------------+---------------------+------+
|1     |top                       |                     |   614|
|2     |  debounce_key_load       |debounce             |    77|
|3     |  debounce_key_plus       |debounce_0           |    78|
|4     |  debounce_key_start_stop |debounce_1           |    77|
|5     |  debounce_state_choose   |debounce_2           |    77|
|6     |  uut1_FSM                |FSM                  |    29|
|7     |  uut2_sec_pulse          |sec_pulse            |    81|
|8     |  uut3_time_set           |Countdown_time_setup |    40|
|9     |  uut4_cnt                |reversible_cnt       |    91|
|10    |  uut5_display            |display              |    32|
|11    |  uut6_Countdown_LED      |Countdown_LED        |     2|
+------+--------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 767.734 ; gain = 506.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 767.734 ; gain = 179.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 767.734 ; gain = 506.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 767.734 ; gain = 514.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/c/Desktop/kitchen_timer/kitchen_timer.runs/synth_1/kitchen_timer_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kitchen_timer_top_utilization_synth.rpt -pb kitchen_timer_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 16:04:14 2024...
