Classic Timing Analyzer report for sisau
Wed Apr 17 22:24:41 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                             ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.184 ns                         ; senzor_2                         ; Logica_miscare:inst6|dreapta     ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 20.548 ns                        ; generator_semnalPWM:inst7|inst15 ; PWM_B                            ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 14.208 ns                        ; senzor_2                         ; B_IN4_D1                         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.803 ns                        ; senzor_4                         ; Logica_miscare:inst6|stanga      ; --         ; senzor_3 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 121.20 MHz ( period = 8.251 ns ) ; generator_semnalPWM:inst7|inst15 ; generator_semnalPWM:inst7|inst15 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_semnalPWM:inst7|inst15 ; generator_semnalPWM:inst7|inst15 ; clk        ; clk      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                  ;                                  ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                           ; To                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 121.20 MHz ( period = 8.251 ns )               ; generator_semnalPWM:inst7|inst15               ; generator_semnalPWM:inst7|inst15               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 121.21 MHz ( period = 8.250 ns )               ; generator_semnalPWM:inst12|inst15              ; generator_semnalPWM:inst12|inst15              ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11  ; numarator_1000:inst|numarator_10:inst2|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11  ; numarator_1000:inst|numarator_10:inst1|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10  ; numarator_1000:inst|numarator_10:inst2|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10  ; numarator_1000:inst|numarator_10:inst2|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12  ; numarator_1000:inst|numarator_10:inst2|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9   ; numarator_1000:inst|numarator_10:inst1|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12  ; numarator_1000:inst|numarator_10:inst1|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9   ; numarator_1000:inst|numarator_10:inst1|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9   ; numarator_1000:inst|numarator_10:inst2|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9   ; numarator_1000:inst|numarator_10:inst2|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9   ; numarator_1000:inst|numarator_10:inst2|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11   ; numarator_1000:inst|numarator_10:inst|inst12   ; clk        ; clk      ; None                        ; None                      ; 1.238 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9  ; divizor_frecventa:inst2|divizor_10:inst|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9   ; numarator_1000:inst|numarator_10:inst1|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10  ; numarator_1000:inst|numarator_10:inst1|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10  ; numarator_1000:inst|numarator_10:inst1|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12   ; numarator_1000:inst|numarator_10:inst|inst10   ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12 ; divizor_frecventa:inst2|divizor_10:inst|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10   ; numarator_1000:inst|numarator_10:inst|inst12   ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10   ; numarator_1000:inst|numarator_10:inst|inst11   ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10 ; divizor_frecventa:inst2|divizor_10:inst|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12  ; numarator_1000:inst|numarator_10:inst2|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10  ; numarator_1000:inst|numarator_10:inst2|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9   ; numarator_1000:inst|numarator_10:inst2|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11  ; numarator_1000:inst|numarator_10:inst2|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11  ; numarator_1000:inst|numarator_10:inst1|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10  ; numarator_1000:inst|numarator_10:inst1|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9   ; numarator_1000:inst|numarator_10:inst1|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12  ; numarator_1000:inst|numarator_10:inst1|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9    ; numarator_1000:inst|numarator_10:inst|inst12   ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9    ; numarator_1000:inst|numarator_10:inst|inst11   ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9    ; numarator_1000:inst|numarator_10:inst|inst10   ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9  ; divizor_frecventa:inst2|divizor_10:inst|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9  ; divizor_frecventa:inst2|divizor_10:inst|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10 ; divizor_frecventa:inst2|divizor_10:inst|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11   ; numarator_1000:inst|numarator_10:inst|inst11   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12   ; numarator_1000:inst|numarator_10:inst|inst12   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10   ; numarator_1000:inst|numarator_10:inst|inst10   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9    ; numarator_1000:inst|numarator_10:inst|inst9    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12 ; divizor_frecventa:inst2|divizor_10:inst|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9  ; divizor_frecventa:inst2|divizor_10:inst|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10 ; divizor_frecventa:inst2|divizor_10:inst|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11 ; divizor_frecventa:inst2|divizor_10:inst|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11 ; divizor_frecventa:inst2|divizor_10:inst|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.737 ns                ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                          ; To                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15              ; generator_semnalPWM:inst7|inst15              ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15             ; generator_semnalPWM:inst12|inst15             ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst12 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst9  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst11 ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+----------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                           ; To Clock ;
+-------+--------------+------------+----------+------------------------------+----------+
; N/A   ; None         ; 3.184 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A   ; None         ; 2.959 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A   ; None         ; 2.853 ns   ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A   ; None         ; 2.628 ns   ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A   ; None         ; 2.381 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A   ; None         ; 2.050 ns   ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_3 ;
+-------+--------------+------------+----------+------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+-----------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To       ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+----------+------------+
; N/A   ; None         ; 20.548 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A    ; clk        ;
; N/A   ; None         ; 20.548 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B    ; clk        ;
; N/A   ; None         ; 20.416 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D    ; clk        ;
; N/A   ; None         ; 20.406 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C    ; clk        ;
; N/A   ; None         ; 16.375 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]    ; clk        ;
; N/A   ; None         ; 16.023 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]     ; clk        ;
; N/A   ; None         ; 16.009 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]     ; clk        ;
; N/A   ; None         ; 15.382 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]    ; clk        ;
; N/A   ; None         ; 13.814 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1 ; senzor_3   ;
; N/A   ; None         ; 13.756 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1 ; senzor_3   ;
; N/A   ; None         ; 13.733 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]     ; clk        ;
; N/A   ; None         ; 13.488 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1 ; senzor_3   ;
; N/A   ; None         ; 13.430 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1 ; senzor_3   ;
; N/A   ; None         ; 13.236 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1 ; senzor_2   ;
; N/A   ; None         ; 13.178 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1 ; senzor_2   ;
; N/A   ; None         ; 13.011 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1 ; senzor_4   ;
; N/A   ; None         ; 12.953 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1 ; senzor_4   ;
; N/A   ; None         ; 12.910 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1 ; senzor_2   ;
; N/A   ; None         ; 12.852 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1 ; senzor_2   ;
; N/A   ; None         ; 12.819 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]     ; clk        ;
; N/A   ; None         ; 12.685 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1 ; senzor_4   ;
; N/A   ; None         ; 12.681 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1 ; senzor_3   ;
; N/A   ; None         ; 12.678 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1 ; senzor_3   ;
; N/A   ; None         ; 12.627 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1 ; senzor_4   ;
; N/A   ; None         ; 12.624 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1 ; senzor_3   ;
; N/A   ; None         ; 12.621 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1 ; senzor_3   ;
; N/A   ; None         ; 12.459 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]     ; clk        ;
; N/A   ; None         ; 12.456 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]     ; clk        ;
; N/A   ; None         ; 12.103 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1 ; senzor_2   ;
; N/A   ; None         ; 12.100 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1 ; senzor_2   ;
; N/A   ; None         ; 12.046 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1 ; senzor_2   ;
; N/A   ; None         ; 12.043 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1 ; senzor_2   ;
; N/A   ; None         ; 11.982 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2 ; senzor_3   ;
; N/A   ; None         ; 11.920 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2 ; senzor_3   ;
; N/A   ; None         ; 11.878 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1 ; senzor_4   ;
; N/A   ; None         ; 11.875 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1 ; senzor_4   ;
; N/A   ; None         ; 11.821 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1 ; senzor_4   ;
; N/A   ; None         ; 11.818 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1 ; senzor_4   ;
; N/A   ; None         ; 11.643 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN3_D2 ; senzor_3   ;
; N/A   ; None         ; 11.643 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN1_D2 ; senzor_3   ;
; N/A   ; None         ; 11.636 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2 ; senzor_3   ;
; N/A   ; None         ; 11.581 ns  ; Logica_miscare:inst6|stanga                   ; D_IN3_D2 ; senzor_3   ;
; N/A   ; None         ; 11.581 ns  ; Logica_miscare:inst6|stanga                   ; C_IN1_D2 ; senzor_3   ;
; N/A   ; None         ; 11.574 ns  ; Logica_miscare:inst6|stanga                   ; C_IN2_D2 ; senzor_3   ;
; N/A   ; None         ; 11.404 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2 ; senzor_2   ;
; N/A   ; None         ; 11.342 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2 ; senzor_2   ;
; N/A   ; None         ; 11.312 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]     ; clk        ;
; N/A   ; None         ; 11.179 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2 ; senzor_4   ;
; N/A   ; None         ; 11.117 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2 ; senzor_4   ;
; N/A   ; None         ; 11.112 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]     ; clk        ;
; N/A   ; None         ; 11.065 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN3_D2 ; senzor_2   ;
; N/A   ; None         ; 11.065 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN1_D2 ; senzor_2   ;
; N/A   ; None         ; 11.058 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2 ; senzor_2   ;
; N/A   ; None         ; 11.003 ns  ; Logica_miscare:inst6|stanga                   ; D_IN3_D2 ; senzor_2   ;
; N/A   ; None         ; 11.003 ns  ; Logica_miscare:inst6|stanga                   ; C_IN1_D2 ; senzor_2   ;
; N/A   ; None         ; 10.996 ns  ; Logica_miscare:inst6|stanga                   ; C_IN2_D2 ; senzor_2   ;
; N/A   ; None         ; 10.925 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]     ; clk        ;
; N/A   ; None         ; 10.840 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN3_D2 ; senzor_4   ;
; N/A   ; None         ; 10.840 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN1_D2 ; senzor_4   ;
; N/A   ; None         ; 10.833 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2 ; senzor_4   ;
; N/A   ; None         ; 10.778 ns  ; Logica_miscare:inst6|stanga                   ; D_IN3_D2 ; senzor_4   ;
; N/A   ; None         ; 10.778 ns  ; Logica_miscare:inst6|stanga                   ; C_IN1_D2 ; senzor_4   ;
; N/A   ; None         ; 10.771 ns  ; Logica_miscare:inst6|stanga                   ; C_IN2_D2 ; senzor_4   ;
; N/A   ; None         ; 10.544 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]     ; clk        ;
+-------+--------------+------------+-----------------------------------------------+----------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 14.208 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.882 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.532 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.206 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.075 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.072 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 12.955 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 12.629 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 12.399 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 12.396 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 12.264 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 11.922 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 11.922 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 11.918 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 11.822 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 11.819 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 11.695 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 11.353 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 11.353 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 11.349 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 11.115 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 10.776 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 10.776 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 10.769 ns       ; senzor_3 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+----------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                           ; To Clock ;
+---------------+-------------+-----------+----------+------------------------------+----------+
; N/A           ; None        ; -0.803 ns ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A           ; None        ; -1.186 ns ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A           ; None        ; -1.381 ns ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A           ; None        ; -1.606 ns ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A           ; None        ; -1.764 ns ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A           ; None        ; -1.989 ns ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_4 ;
+---------------+-------------+-----------+----------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 17 22:24:41 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "divizor_frecventa:inst2|divizor_2:inst5|out~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB~4" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~2" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~3" as buffer
Info: Clock "clk" has Internal fmax of 121.2 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15" (period= 8.251 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -7.486 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.011 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.418 ns) + CELL(0.970 ns) = 3.488 ns; Loc. = LCFF_X10_Y10_N23; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.161 ns) + CELL(0.370 ns) = 5.019 ns; Loc. = LCCOMB_X14_Y10_N18; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 4: + IC(0.377 ns) + CELL(0.624 ns) = 6.020 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.325 ns) + CELL(0.666 ns) = 7.011 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.730 ns ( 53.20 % )
            Info: Total interconnect delay = 3.281 ns ( 46.80 % )
        Info: - Longest clock path from clock "clk" to source register is 14.497 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.418 ns) + CELL(0.970 ns) = 3.488 ns; Loc. = LCFF_X10_Y10_N23; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.108 ns) + CELL(0.970 ns) = 5.566 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(0.478 ns) + CELL(0.624 ns) = 6.668 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.577 ns) + CELL(0.970 ns) = 8.215 ns; Loc. = LCFF_X15_Y10_N15; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.684 ns) + CELL(0.370 ns) = 9.269 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.657 ns) + CELL(0.970 ns) = 10.896 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(0.781 ns) + CELL(0.202 ns) = 11.879 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 12.453 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
            Info: 10: + IC(0.403 ns) + CELL(0.650 ns) = 13.506 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.325 ns) + CELL(0.666 ns) = 14.497 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.698 ns ( 53.10 % )
            Info: Total interconnect delay = 6.799 ns ( 46.90 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 6.987 ns)
    Info: + Largest clock skew is 7.486 ns
        Info: + Longest clock path from clock "clk" to destination register is 14.497 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.418 ns) + CELL(0.970 ns) = 3.488 ns; Loc. = LCFF_X10_Y10_N23; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.108 ns) + CELL(0.970 ns) = 5.566 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(0.478 ns) + CELL(0.624 ns) = 6.668 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.577 ns) + CELL(0.970 ns) = 8.215 ns; Loc. = LCFF_X15_Y10_N15; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.684 ns) + CELL(0.370 ns) = 9.269 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.657 ns) + CELL(0.970 ns) = 10.896 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(0.781 ns) + CELL(0.202 ns) = 11.879 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 12.453 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
            Info: 10: + IC(0.403 ns) + CELL(0.650 ns) = 13.506 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.325 ns) + CELL(0.666 ns) = 14.497 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.698 ns ( 53.10 % )
            Info: Total interconnect delay = 6.799 ns ( 46.90 % )
        Info: - Shortest clock path from clock "clk" to source register is 7.011 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.418 ns) + CELL(0.970 ns) = 3.488 ns; Loc. = LCFF_X10_Y10_N23; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.161 ns) + CELL(0.370 ns) = 5.019 ns; Loc. = LCCOMB_X14_Y10_N18; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 4: + IC(0.377 ns) + CELL(0.624 ns) = 6.020 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.325 ns) + CELL(0.666 ns) = 7.011 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.730 ns ( 53.20 % )
            Info: Total interconnect delay = 3.281 ns ( 46.80 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 3.184 ns
    Info: + Longest pin to register delay is 7.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'senzor_2'
        Info: 2: + IC(5.692 ns) + CELL(0.366 ns) = 7.003 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 5; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.311 ns ( 18.72 % )
        Info: Total interconnect delay = 5.692 ns ( 81.28 % )
    Info: + Micro setup delay of destination is 1.195 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 5.014 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
        Info: 2: + IC(0.977 ns) + CELL(0.370 ns) = 2.292 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(1.128 ns) + CELL(0.000 ns) = 3.420 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0clkctrl'
        Info: 4: + IC(1.388 ns) + CELL(0.206 ns) = 5.014 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 5; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 30.34 % )
        Info: Total interconnect delay = 3.493 ns ( 69.66 % )
Info: tco from clock "clk" to destination pin "PWM_A" through register "generator_semnalPWM:inst7|inst15" is 20.548 ns
    Info: + Longest clock path from clock "clk" to source register is 14.497 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.418 ns) + CELL(0.970 ns) = 3.488 ns; Loc. = LCFF_X10_Y10_N23; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.108 ns) + CELL(0.970 ns) = 5.566 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
        Info: 4: + IC(0.478 ns) + CELL(0.624 ns) = 6.668 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
        Info: 5: + IC(0.577 ns) + CELL(0.970 ns) = 8.215 ns; Loc. = LCFF_X15_Y10_N15; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
        Info: 6: + IC(0.684 ns) + CELL(0.370 ns) = 9.269 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
        Info: 7: + IC(0.657 ns) + CELL(0.970 ns) = 10.896 ns; Loc. = LCFF_X13_Y10_N9; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
        Info: 8: + IC(0.781 ns) + CELL(0.202 ns) = 11.879 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
        Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 12.453 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
        Info: 10: + IC(0.403 ns) + CELL(0.650 ns) = 13.506 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
        Info: 11: + IC(0.325 ns) + CELL(0.666 ns) = 14.497 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 7.698 ns ( 53.10 % )
        Info: Total interconnect delay = 6.799 ns ( 46.90 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(2.511 ns) + CELL(3.236 ns) = 5.747 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'PWM_A'
        Info: Total cell delay = 3.236 ns ( 56.31 % )
        Info: Total interconnect delay = 2.511 ns ( 43.69 % )
Info: Longest tpd from source pin "senzor_2" to destination pin "B_IN4_D1" is 14.208 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'senzor_2'
    Info: 2: + IC(5.714 ns) + CELL(0.647 ns) = 7.306 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA~2'
    Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 7.884 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA~4'
    Info: 4: + IC(3.088 ns) + CELL(3.236 ns) = 14.208 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 5.034 ns ( 35.43 % )
    Info: Total interconnect delay = 9.174 ns ( 64.57 % )
Info: th for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_3") is -0.803 ns
    Info: + Longest clock path from clock "senzor_3" to destination register is 5.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 5; CLK Node = 'senzor_3'
        Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 2.111 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
        Info: 3: + IC(0.360 ns) + CELL(0.624 ns) = 3.095 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 4: + IC(1.128 ns) + CELL(0.000 ns) = 4.223 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0clkctrl'
        Info: 5: + IC(1.390 ns) + CELL(0.206 ns) = 5.819 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 5; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.981 ns ( 34.04 % )
        Info: Total interconnect delay = 3.838 ns ( 65.96 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
        Info: 2: + IC(5.311 ns) + CELL(0.366 ns) = 6.622 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 5; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.311 ns ( 19.80 % )
        Info: Total interconnect delay = 5.311 ns ( 80.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Wed Apr 17 22:24:41 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


