/*
 * linux/drivers/video/omap2/dss/dsi.c
 *
 * Copyright (C) 2009 Nokia Corporation
 * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#define DSS_SUBSYS_NAME "DSI"

#include <linux/kernel.h>
#include <linux/io.h>
#include <linux/clk.h>
#include <linux/device.h>
#include <linux/err.h>
#include <linux/interrupt.h>
#include <linux/delay.h>
#include <linux/workqueue.h>
#include <linux/mutex.h>
#include <linux/seq_file.h>
#include <linux/kfifo.h>

#include <mach/board.h>
#include <mach/display.h>
#include <mach/clock.h>

#include "dss.h"

/*#define VERBOSE_IRQ*/

#define DSI_BASE		0x4804FC00

struct dsi_reg { u16 idx; };

#define DSI_REG(idx)		((const struct dsi_reg) { idx })

#define DSI_SZ_REGS		SZ_1K
/* DSI Protocol Engine */

#define DSI_REVISION			DSI_REG(0x0000)
#define DSI_SYSCONFIG			DSI_REG(0x0010)
#define DSI_SYSSTATUS			DSI_REG(0x0014)
#define DSI_IRQSTATUS			DSI_REG(0x0018)
#define DSI_IRQENABLE			DSI_REG(0x001C)
#define DSI_CTRL			DSI_REG(0x0040)
#define DSI_COMPLEXIO_CFG1		DSI_REG(0x0048)
#define DSI_COMPLEXIO_IRQ_STATUS	DSI_REG(0x004C)
#define DSI_COMPLEXIO_IRQ_ENABLE	DSI_REG(0x0050)
#define DSI_CLK_CTRL			DSI_REG(0x0054)
#define DSI_TIMING1			DSI_REG(0x0058)
#define DSI_TIMING2			DSI_REG(0x005C)
#define DSI_VM_TIMING1			DSI_REG(0x0060)
#define DSI_VM_TIMING2			DSI_REG(0x0064)
#define DSI_VM_TIMING3			DSI_REG(0x0068)
#define DSI_CLK_TIMING			DSI_REG(0x006C)
#define DSI_TX_FIFO_VC_SIZE		DSI_REG(0x0070)
#define DSI_RX_FIFO_VC_SIZE		DSI_REG(0x0074)
#define DSI_COMPLEXIO_CFG2		DSI_REG(0x0078)
#define DSI_RX_FIFO_VC_FULLNESS		DSI_REG(0x007C)
#define DSI_VM_TIMING4			DSI_REG(0x0080)
#define DSI_TX_FIFO_VC_EMPTINESS	DSI_REG(0x0084)
#define DSI_VM_TIMING5			DSI_REG(0x0088)
#define DSI_VM_TIMING6			DSI_REG(0x008C)
#define DSI_VM_TIMING7			DSI_REG(0x0090)
#define DSI_STOPCLK_TIMING		DSI_REG(0x0094)
#define DSI_VC_CTRL(n)			DSI_REG(0x0100 + (n * 0x20))
#define DSI_VC_TE(n)			DSI_REG(0x0104 + (n * 0x20))
#define DSI_VC_LONG_PACKET_HEADER(n)	DSI_REG(0x0108 + (n * 0x20))
#define DSI_VC_LONG_PACKET_PAYLOAD(n)	DSI_REG(0x010C + (n * 0x20))
#define DSI_VC_SHORT_PACKET_HEADER(n)	DSI_REG(0x0110 + (n * 0x20))
#define DSI_VC_IRQSTATUS(n)		DSI_REG(0x0118 + (n * 0x20))
#define DSI_VC_IRQENABLE(n)		DSI_REG(0x011C + (n * 0x20))

/* DSIPHY_SCP */

#define DSI_DSIPHY_CFG0			DSI_REG(0x200 + 0x0000)
#define DSI_DSIPHY_CFG1			DSI_REG(0x200 + 0x0004)
#define DSI_DSIPHY_CFG2			DSI_REG(0x200 + 0x0008)
#define DSI_DSIPHY_CFG5			DSI_REG(0x200 + 0x0014)

/* DSI_PLL_CTRL_SCP */

#define DSI_PLL_CONTROL			DSI_REG(0x300 + 0x0000)
#define DSI_PLL_STATUS			DSI_REG(0x300 + 0x0004)
#define DSI_PLL_GO			DSI_REG(0x300 + 0x0008)
#define DSI_PLL_CONFIGURATION1		DSI_REG(0x300 + 0x000C)
#define DSI_PLL_CONFIGURATION2		DSI_REG(0x300 + 0x0010)

#define REG_GET(idx, start, end) \
	FLD_GET(dsi_read_reg(idx), start, end)

#define REG_FLD_MOD(idx, val, start, end) \
	dsi_write_reg(idx, FLD_MOD(dsi_read_reg(idx), val, start, end))

/* Global interrupts */
#define DSI_IRQ_VC0		(1 << 0)
#define DSI_IRQ_VC1		(1 << 1)
#define DSI_IRQ_VC2		(1 << 2)
#define DSI_IRQ_VC3		(1 << 3)
#define DSI_IRQ_WAKEUP		(1 << 4)
#define DSI_IRQ_RESYNC		(1 << 5)
#define DSI_IRQ_PLL_LOCK	(1 << 7)
#define DSI_IRQ_PLL_UNLOCK	(1 << 8)
#define DSI_IRQ_PLL_RECALL	(1 << 9)
#define DSI_IRQ_COMPLEXIO_ERR	(1 << 10)
#define DSI_IRQ_HS_TX_TIMEOUT	(1 << 14)
#define DSI_IRQ_LP_RX_TIMEOUT	(1 << 15)
#define DSI_IRQ_TE_TRIGGER	(1 << 16)
#define DSI_IRQ_ACK_TRIGGER	(1 << 17)
#define DSI_IRQ_SYNC_LOST	(1 << 18)
#define DSI_IRQ_LDO_POWER_GOOD	(1 << 19)
#define DSI_IRQ_TA_TIMEOUT	(1 << 20)
#define DSI_IRQ_ERROR_MASK \
	(DSI_IRQ_HS_TX_TIMEOUT | DSI_IRQ_LP_RX_TIMEOUT | DSI_IRQ_SYNC_LOST | \
	DSI_IRQ_TA_TIMEOUT)
#define DSI_IRQ_CHANNEL_MASK	0xf

/* Virtual channel interrupts */
#define DSI_VC_IRQ_CS		(1 << 0)
#define DSI_VC_IRQ_ECC_CORR	(1 << 1)
#define DSI_VC_IRQ_PACKET_SENT	(1 << 2)
#define DSI_VC_IRQ_FIFO_TX_OVF	(1 << 3)
#define DSI_VC_IRQ_FIFO_RX_OVF	(1 << 4)
#define DSI_VC_IRQ_BTA		(1 << 5)
#define DSI_VC_IRQ_ECC_NO_CORR	(1 << 6)
#define DSI_VC_IRQ_FIFO_TX_UDF	(1 << 7)
#define DSI_VC_IRQ_PP_BUSY_CHANGE (1 << 8)
#define DSI_VC_IRQ_ERROR_MASK \
	(DSI_VC_IRQ_CS | DSI_VC_IRQ_ECC_CORR | DSI_VC_IRQ_FIFO_TX_OVF | \
	DSI_VC_IRQ_FIFO_RX_OVF | DSI_VC_IRQ_ECC_NO_CORR | \
	DSI_VC_IRQ_FIFO_TX_UDF)

/* ComplexIO interrupts */
#define DSI_CIO_IRQ_ERRSYNCESC1		(1 << 0)
#define DSI_CIO_IRQ_ERRSYNCESC2		(1 << 1)
#define DSI_CIO_IRQ_ERRSYNCESC3		(1 << 2)
#define DSI_CIO_IRQ_ERRESC1		(1 << 5)
#define DSI_CIO_IRQ_ERRESC2		(1 << 6)
#define DSI_CIO_IRQ_ERRESC3		(1 << 7)
#define DSI_CIO_IRQ_ERRCONTROL1		(1 << 10)
#define DSI_CIO_IRQ_ERRCONTROL2		(1 << 11)
#define DSI_CIO_IRQ_ERRCONTROL3		(1 << 12)
#define DSI_CIO_IRQ_STATEULPS1		(1 << 15)
#define DSI_CIO_IRQ_STATEULPS2		(1 << 16)
#define DSI_CIO_IRQ_STATEULPS3		(1 << 17)
#define DSI_CIO_IRQ_ERRCONTENTIONLP0_1	(1 << 20)
#define DSI_CIO_IRQ_ERRCONTENTIONLP1_1	(1 << 21)
#define DSI_CIO_IRQ_ERRCONTENTIONLP0_2	(1 << 22)
#define DSI_CIO_IRQ_ERRCONTENTIONLP1_2	(1 << 23)
#define DSI_CIO_IRQ_ERRCONTENTIONLP0_3	(1 << 24)
#define DSI_CIO_IRQ_ERRCONTENTIONLP1_3	(1 << 25)
#define DSI_CIO_IRQ_ULPSACTIVENOT_ALL0	(1 << 30)
#define DSI_CIO_IRQ_ULPSACTIVENOT_ALL1	(1 << 31)

#define DSI_DT_DCS_SHORT_WRITE_0	0x05
#define DSI_DT_DCS_SHORT_WRITE_1	0x15
#define DSI_DT_DCS_READ			0x06
#define DSI_DT_SET_MAX_RET_PKG_SIZE	0x37
#define DSI_DT_NULL_PACKET		0x09
#define DSI_DT_DCS_LONG_WRITE		0x39

#define DSI_DT_RX_ACK_WITH_ERR		0x02
#define DSI_DT_RX_DCS_LONG_READ		0x1c
#define DSI_DT_RX_SHORT_READ_1		0x21
#define DSI_DT_RX_SHORT_READ_2		0x22

#define FINT_MAX 2100000
#define FINT_MIN 750000
#define REGN_MAX (1 << 7)
#define REGM_MAX ((1 << 11) - 1)
#define REGM3_MAX (1 << 4)
#define REGM4_MAX (1 << 4)

enum fifo_size {
	DSI_FIFO_SIZE_0		= 0,
	DSI_FIFO_SIZE_32	= 1,
	DSI_FIFO_SIZE_64	= 2,
	DSI_FIFO_SIZE_96	= 3,
	DSI_FIFO_SIZE_128	= 4,
};

#define DSI_CMD_FIFO_LEN 16

struct dsi_cmd_update {
	int bytespp;
	u16 x;
	u16 y;
	u16 w;
	u16 h;
};

struct dsi_cmd_mem_read {
	void *buf;
	size_t size;
	u16 x;
	u16 y;
	u16 w;
	u16 h;
	size_t *ret_size;
	struct completion *completion;
};

struct dsi_cmd_test {
	int test_num;
	int *result;
	struct completion *completion;
};

enum dsi_cmd {
	DSI_CMD_UPDATE,
	DSI_CMD_AUTOUPDATE,
	DSI_CMD_SYNC,
	DSI_CMD_MEM_READ,
	DSI_CMD_TEST,
	DSI_CMD_SET_TE,
	DSI_CMD_SET_UPDATE_MODE,
	DSI_CMD_SET_ROTATE,
	DSI_CMD_SET_MIRROR,
};

struct dsi_cmd_item {
	struct omap_display *display;

	enum dsi_cmd cmd;

	union {
		struct dsi_cmd_update r;
		struct completion *sync;
		struct dsi_cmd_mem_read mem_read;
		struct dsi_cmd_test test;
		int te;
		enum omap_dss_update_mode update_mode;
		int rotate;
		int mirror;
	} u;
};

static struct
{
	void __iomem	*base;

	unsigned long	dsi1_pll_fclk;	/* Hz */
	unsigned long	dsi2_pll_fclk;	/* Hz */
	unsigned long	dsiphy;		/* Hz */
	unsigned long	ddr_clk;	/* Hz */

	struct {
		struct omap_display *display;
		enum fifo_size fifo_size;
		int dest_per;	/* destination peripheral 0-3 */
	} vc[4];

	struct mutex lock;

	unsigned pll_locked;

	struct completion bta_completion;

	struct work_struct framedone_work;
	struct work_struct process_work;
	struct workqueue_struct *workqueue;

	enum omap_dss_update_mode user_update_mode;
	enum omap_dss_update_mode target_update_mode;
	enum omap_dss_update_mode update_mode;
	int use_te;
	int framedone_scheduled; /* helps to catch strange framedone bugs */

	unsigned long cache_req_pck;
	unsigned long cache_clk_freq;
	struct dsi_clock_info cache_cinfo;

	struct kfifo      *cmd_fifo;
	spinlock_t        cmd_lock;
	struct completion cmd_done;
	atomic_t          cmd_fifo_full;
	atomic_t          cmd_pending;

	bool autoupdate_setup;

#ifdef DEBUG
	ktime_t perf_setup_time;
	ktime_t perf_start_time;
	int perf_measure_frames;

	struct {
		int x, y, w, h;
		int bytespp;
	} update_region;

#endif
	int debug_process;
	int debug_read;
	int debug_write;
} dsi;

#ifdef DEBUG
static unsigned int dsi_perf;
module_param_named(dsi_perf, dsi_perf, bool, 0644);
#endif

static void dsi_process_cmd_fifo(struct work_struct *work);
static void dsi_push_update(struct omap_display *display,
		int x, int y, int w, int h);
static void dsi_push_autoupdate(struct omap_display *display);

static inline void dsi_write_reg(const struct dsi_reg idx, u32 val)
{
	__raw_writel(val, dsi.base + idx.idx);
}

static inline u32 dsi_read_reg(const struct dsi_reg idx)
{
	return __raw_readl(dsi.base + idx.idx);
}


void dsi_save_context(void)
{
}

void dsi_restore_context(void)
{
}

static inline int wait_for_bit_change(const struct dsi_reg idx, int bitnum,
		int value)
{
	int t = 100000;

	while (REG_GET(idx, bitnum, bitnum) != value) {
		if (--t == 0)
			return !value;
	}

	return value;
}

#ifdef DEBUG
static void perf_mark_setup(void)
{
	dsi.perf_setup_time = ktime_get();
}

static void perf_mark_start(void)
{
	dsi.perf_start_time = ktime_get();
}

static void perf_show(const char *name)
{
	ktime_t t, setup_time, trans_time;
	u32 total_bytes;
	u32 setup_us, trans_us, total_us;
	const int numframes = 100;
	static u32 s_trans_us, s_min_us = 0xffffffff, s_max_us;

	if (!dsi_perf)
		return;

	if (dsi.update_mode == OMAP_DSS_UPDATE_DISABLED)
		return;

	t = ktime_get();

	setup_time = ktime_sub(dsi.perf_start_time, dsi.perf_setup_time);
	setup_us = (u32)ktime_to_us(setup_time);
	if (setup_us == 0)
		setup_us = 1;

	trans_time = ktime_sub(t, dsi.perf_start_time);
	trans_us = (u32)ktime_to_us(trans_time);
	if (trans_us == 0)
		trans_us = 1;

	total_us = setup_us + trans_us;

	total_bytes = dsi.update_region.w *
		dsi.update_region.h *
		dsi.update_region.bytespp;

	if (dsi.update_mode == OMAP_DSS_UPDATE_AUTO) {
		dsi.perf_measure_frames++;

		if (trans_us < s_min_us)
			s_min_us = trans_us;

		if (trans_us > s_max_us)
			s_max_us = trans_us;

		s_trans_us += trans_us;

		if (dsi.perf_measure_frames < numframes)
			return;

		DSSINFO("%s update: %d frames in %u us "
				"(min/max/avg %u/%u/%u), %u fps\n",
				name, numframes,
				s_trans_us,
				s_min_us,
				s_max_us,
				s_trans_us / numframes,
				1000*1000 / (s_trans_us / numframes));

		dsi.perf_measure_frames = 0;
		s_trans_us = 0;
		s_min_us = 0xffffffff;
		s_max_us = 0;
	} else {
		DSSINFO("%s update %u us + %u us = %u us (%uHz), %u bytes, "
				"%u kbytes/sec\n",
				name,
				setup_us,
				trans_us,
				total_us,
				1000*1000 / total_us,
				total_bytes,
				total_bytes * 1000 / total_us);
	}
}
#else
#define perf_mark_setup()
#define perf_mark_start()
#define perf_show(x)
#endif

static void print_irq_status(u32 status)
{
#ifndef VERBOSE_IRQ
	if ((status & ~DSI_IRQ_CHANNEL_MASK) == 0)
		return;
#endif
	printk(KERN_DEBUG "DSI IRQ: 0x%x: ", status);

#define PIS(x) \
	if (status & DSI_IRQ_##x) \
		printk(#x " ");
#ifdef VERBOSE_IRQ
	PIS(VC0);
	PIS(VC1);
	PIS(VC2);
	PIS(VC3);
#endif
	PIS(WAKEUP);
	PIS(RESYNC);
	PIS(PLL_LOCK);
	PIS(PLL_UNLOCK);
	PIS(PLL_RECALL);
	PIS(COMPLEXIO_ERR);
	PIS(HS_TX_TIMEOUT);
	PIS(LP_RX_TIMEOUT);
	PIS(TE_TRIGGER);
	PIS(ACK_TRIGGER);
	PIS(SYNC_LOST);
	PIS(LDO_POWER_GOOD);
	PIS(TA_TIMEOUT);
#undef PIS

	printk("\n");
}

static void print_irq_status_vc(int channel, u32 status)
{
#ifndef VERBOSE_IRQ
	if ((status & ~DSI_VC_IRQ_PACKET_SENT) == 0)
		return;
#endif
	printk(KERN_DEBUG "DSI VC(%d) IRQ 0x%x: ", channel, status);

#define PIS(x) \
	if (status & DSI_VC_IRQ_##x) \
		printk(#x " ");
	PIS(CS);
	PIS(ECC_CORR);
#ifdef VERBOSE_IRQ
	PIS(PACKET_SENT);
#endif
	PIS(FIFO_TX_OVF);
	PIS(FIFO_RX_OVF);
	PIS(BTA);
	PIS(ECC_NO_CORR);
	PIS(FIFO_TX_UDF);
	PIS(PP_BUSY_CHANGE);
#undef PIS
	printk("\n");
}

static void print_irq_status_cio(u32 status)
{
	printk(KERN_DEBUG "DSI CIO IRQ 0x%x: ", status);

#define PIS(x) \
	if (status & DSI_CIO_IRQ_##x) \
		printk(#x " ");
	PIS(ERRSYNCESC1);
	PIS(ERRSYNCESC2);
	PIS(ERRSYNCESC3);
	PIS(ERRESC1);
	PIS(ERRESC2);
	PIS(ERRESC3);
	PIS(ERRCONTROL1);
	PIS(ERRCONTROL2);
	PIS(ERRCONTROL3);
	PIS(STATEULPS1);
	PIS(STATEULPS2);
	PIS(STATEULPS3);
	PIS(ERRCONTENTIONLP0_1);
	PIS(ERRCONTENTIONLP1_1);
	PIS(ERRCONTENTIONLP0_2);
	PIS(ERRCONTENTIONLP1_2);
	PIS(ERRCONTENTIONLP0_3);
	PIS(ERRCONTENTIONLP1_3);
	PIS(ULPSACTIVENOT_ALL0);
	PIS(ULPSACTIVENOT_ALL1);
#undef PIS

	printk("\n");
}

static int debug_irq;

/* called from dss */
void dsi_irq_handler(void)
{
	u32 irqstatus, vcstatus, ciostatus;
	int i;

	irqstatus = dsi_read_reg(DSI_IRQSTATUS);

	if (irqstatus & DSI_IRQ_ERROR_MASK) {
		DSSERR("DSI error, irqstatus %x\n", irqstatus);
		print_irq_status(irqstatus);
	} else if (debug_irq) {
		print_irq_status(irqstatus);
	}

	for (i = 0; i < 4; ++i) {
		if ((irqstatus & (1<<i)) == 0)
			continue;

		vcstatus = dsi_read_reg(DSI_VC_IRQSTATUS(i));

		if (vcstatus & DSI_VC_IRQ_BTA)
			complete(&dsi.bta_completion);

		if (vcstatus & DSI_VC_IRQ_ERROR_MASK) {
			DSSERR("DSI VC(%d) error, vc irqstatus %x\n",
				       i, vcstatus);
			print_irq_status_vc(i, vcstatus);
		} else if (debug_irq) {
			print_irq_status_vc(i, vcstatus);
		}

		dsi_write_reg(DSI_VC_IRQSTATUS(i), vcstatus);
	}

	if (irqstatus & DSI_IRQ_COMPLEXIO_ERR) {
		ciostatus = dsi_read_reg(DSI_COMPLEXIO_IRQ_STATUS);

		dsi_write_reg(DSI_COMPLEXIO_IRQ_STATUS, ciostatus);

		DSSERR("DSI CIO error, cio irqstatus %x\n", ciostatus);
		print_irq_status_cio(ciostatus);
	}

	dsi_write_reg(DSI_IRQSTATUS, irqstatus & ~DSI_IRQ_CHANNEL_MASK);
}


static void _dsi_initialize_irq(void)
{
	u32 l;
	int i;

	/* disable all interrupts */
	dsi_write_reg(DSI_IRQENABLE, 0);
	for (i = 0; i < 4; ++i)
		dsi_write_reg(DSI_VC_IRQENABLE(i), 0);
	dsi_write_reg(DSI_COMPLEXIO_IRQ_ENABLE, 0);

	/* clear interrupt status */
	l = dsi_read_reg(DSI_IRQSTATUS);
	dsi_write_reg(DSI_IRQSTATUS, l & ~DSI_IRQ_CHANNEL_MASK);

	for (i = 0; i < 4; ++i) {
		l = dsi_read_reg(DSI_VC_IRQSTATUS(i));
		dsi_write_reg(DSI_VC_IRQSTATUS(i), l);
	}

	l = dsi_read_reg(DSI_COMPLEXIO_IRQ_STATUS);
	dsi_write_reg(DSI_COMPLEXIO_IRQ_STATUS, l);

	/* enable error irqs */
	l = DSI_IRQ_ERROR_MASK;
	dsi_write_reg(DSI_IRQENABLE, l);

	l = DSI_VC_IRQ_ERROR_MASK;
	for (i = 0; i < 4; ++i)
		dsi_write_reg(DSI_VC_IRQENABLE(i), l);

	/* XXX zonda responds incorrectly, causing control error:
	   Exit from LP-ESC mode to LP11 uses wrong transition states on the
	   data lines LP0 and LN0. */
	dsi_write_reg(DSI_COMPLEXIO_IRQ_ENABLE,
			-1 & (~DSI_CIO_IRQ_ERRCONTROL2));
}

static void dsi_vc_enable_bta_irq(int channel)
{
	u32 l;

	l = dsi_read_reg(DSI_VC_IRQENABLE(channel));
	l |= DSI_VC_IRQ_BTA;
	dsi_write_reg(DSI_VC_IRQENABLE(channel), l);
}

static void dsi_vc_disable_bta_irq(int channel)
{
	u32 l;

	l = dsi_read_reg(DSI_VC_IRQENABLE(channel));
	l &= ~DSI_VC_IRQ_BTA;
	dsi_write_reg(DSI_VC_IRQENABLE(channel), l);
}

/* DSI func clock. this could also be DSI2_PLL_FCLK */
static inline void enable_clocks(bool enable)
{
	if (enable)
		dss_clk_enable(DSS_CLK_ICK | DSS_CLK_FCK1);
	else
		dss_clk_disable(DSS_CLK_ICK | DSS_CLK_FCK1);
}

/* source clock for DSI PLL. this could also be PCLKFREE */
static inline void dsi_enable_pll_clock(bool enable)
{
	if (enable)
		dss_clk_enable(DSS_CLK_FCK2);
	else
		dss_clk_disable(DSS_CLK_FCK2);

	if (enable && dsi.pll_locked) {
		if (wait_for_bit_change(DSI_PLL_STATUS, 1, 1) != 1)
			DSSERR("cannot lock PLL when enabling clocks\n");
	}
}

#ifdef DEBUG
static void _dsi_print_reset_status(void)
{
	u32 l;

	if (!dss_debug)
		return;

	/* A dummy read using the SCP interface to any DSIPHY register is
	 * required after DSIPHY reset to complete the reset of the DSI complex
	 * I/O. */
	l = dsi_read_reg(DSI_DSIPHY_CFG5);

	printk(KERN_DEBUG "DSI resets: ");

	l = dsi_read_reg(DSI_PLL_STATUS);
	printk("PLL (%d) ", FLD_GET(l, 0, 0));

	l = dsi_read_reg(DSI_COMPLEXIO_CFG1);
	printk("CIO (%d) ", FLD_GET(l, 29, 29));

	l = dsi_read_reg(DSI_DSIPHY_CFG5);
	printk("PHY (%x, %d, %d, %d)\n",
			FLD_GET(l, 28, 26),
			FLD_GET(l, 29, 29),
			FLD_GET(l, 30, 30),
			FLD_GET(l, 31, 31));
}
#else
#define _dsi_print_reset_status()
#endif

static inline int dsi_if_enable(bool enable)
{
	DSSDBG("dsi_if_enable(%d)\n", enable);

	enable = enable ? 1 : 0;
	REG_FLD_MOD(DSI_CTRL, enable, 0, 0); /* IF_EN */

	if (wait_for_bit_change(DSI_CTRL, 0, enable) != enable) {
			DSSERR("Failed to set dsi_if_enable to %d\n", enable);
			return -EIO;
	}

	return 0;
}

static unsigned long dsi_fclk_rate(void)
{
	unsigned long r;

	if (dss_get_dsi_clk_source() == 0) {
		/* DSI FCLK source is DSS1_ALWON_FCK, which is dss1_fck */
		r = dss_clk_get_rate(DSS_CLK_FCK1);
	} else {
		/* DSI FCLK source is DSI2_PLL_FCLK */
		r = dsi.dsi2_pll_fclk;
	}

	return r;
}

static int dsi_set_lp_clk_divisor(void)
{
	int n;
	unsigned long dsi_fclk;
	unsigned long mhz;

	/* LP_CLK_DIVISOR, DSI fclk/n, should be 20MHz - 32kHz */

	dsi_fclk = dsi_fclk_rate();

	for (n = 1; n < (1 << 13) - 1; ++n) {
		mhz = dsi_fclk / n;
		if (mhz <= 20*1000*1000)
			break;
	}

	if (n == (1 << 13) - 1) {
		DSSERR("Failed to find LP_CLK_DIVISOR\n");
		return -EINVAL;
	}

	DSSDBG("LP_CLK_DIV %d, LP_CLK %ld\n", n, mhz);

	REG_FLD_MOD(DSI_CLK_CTRL, n, 12, 0);	/* LP_CLK_DIVISOR */
	if (dsi_fclk > 30*1000*1000)
		REG_FLD_MOD(DSI_CLK_CTRL, 1, 21, 21); /* LP_RX_SYNCHRO_ENABLE */

	return 0;
}


enum dsi_pll_power_state {
	DSI_PLL_POWER_OFF	= 0x0,
	DSI_PLL_POWER_ON_HSCLK	= 0x1,
	DSI_PLL_POWER_ON_ALL	= 0x2,
	DSI_PLL_POWER_ON_DIV	= 0x3,
};

static int dsi_pll_power(enum dsi_pll_power_state state)
{
	int t = 0;

	REG_FLD_MOD(DSI_CLK_CTRL, state, 31, 30);	/* PLL_PWR_CMD */

	/* PLL_PWR_STATUS */
	while (FLD_GET(dsi_read_reg(DSI_CLK_CTRL), 29, 28) != state) {
		udelay(1);
		if (t++ > 1000) {
			DSSERR("Failed to set DSI PLL power mode to %d\n",
					state);
			return -ENODEV;
		}
	}

	return 0;
}

int dsi_pll_calc_pck(bool is_tft, unsigned long req_pck,
		struct dsi_clock_info *cinfo)
{
	struct dsi_clock_info cur, best;
	int min_fck_per_pck;
	int match = 0;

	if (req_pck == dsi.cache_req_pck &&
			dsi.cache_cinfo.clkin == dss_clk_get_rate(DSS_CLK_FCK2)) {
		DSSDBG("DSI clock info found from cache\n");
		*cinfo = dsi.cache_cinfo;
		return 0;
	}

	min_fck_per_pck = CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK;

	if (min_fck_per_pck &&
		req_pck * min_fck_per_pck > DISPC_MAX_FCK) {
		DSSERR("Requested pixel clock not possible with the current "
				"OMAP2_DSS_MIN_FCK_PER_PCK setting. Turning "
				"the constraint off.\n");
		min_fck_per_pck = 0;
	}

	DSSDBG("dsi_pll_calc\n");

retry:
	memset(&best, 0, sizeof(best));

	memset(&cur, 0, sizeof(cur));
	cur.clkin = dss_clk_get_rate(DSS_CLK_FCK2);
	cur.use_dss2_fck = 1;
	cur.highfreq = 0;

	/* no highfreq: 0.75MHz < Fint = clkin / regn < 2.1MHz */
	/* highfreq: 0.75MHz < Fint = clkin / (2*regn) < 2.1MHz */
	/* To reduce PLL lock time, keep Fint high (around 2 MHz) */
	for (cur.regn = 1; cur.regn < REGN_MAX; ++cur.regn) {
		if (cur.highfreq == 0)
			cur.fint = cur.clkin / cur.regn;
		else
			cur.fint = cur.clkin / (2 * cur.regn);

		if (cur.fint > FINT_MAX || cur.fint < FINT_MIN)
			continue;

		/* DSIPHY(MHz) = (2 * regm / regn) * (clkin / (highfreq + 1)) */
		for (cur.regm = 1; cur.regm < REGM_MAX; ++cur.regm) {
			unsigned long a, b;

			a = 2 * cur.regm * (cur.clkin/1000);
			b = cur.regn * (cur.highfreq + 1);
			cur.dsiphy = a / b * 1000;

			if (cur.dsiphy > 1800 * 1000 * 1000)
				break;

			/* DSI1_PLL_FCLK(MHz) = DSIPHY(MHz) / regm3  < 173MHz */
			for (cur.regm3 = 1; cur.regm3 < REGM3_MAX;
					++cur.regm3) {
				cur.dsi1_pll_fclk = cur.dsiphy / cur.regm3;

				/* this will narrow down the search a bit,
				 * but still give pixclocks below what was
				 * requested */
				if (cur.dsi1_pll_fclk  < req_pck)
					break;

				if (cur.dsi1_pll_fclk > DISPC_MAX_FCK)
					continue;

				if (min_fck_per_pck &&
					cur.dsi1_pll_fclk <
						req_pck * min_fck_per_pck)
					continue;

				match = 1;

				find_lck_pck_divs(is_tft, req_pck,
						cur.dsi1_pll_fclk,
						&cur.lck_div,
						&cur.pck_div);

				cur.lck = cur.dsi1_pll_fclk / cur.lck_div;
				cur.pck = cur.lck / cur.pck_div;

				if (abs(cur.pck - req_pck) <
						abs(best.pck - req_pck)) {
					best = cur;

					if (cur.pck == req_pck)
						goto found;
				}
			}
		}
	}
found:
	if (!match) {
		if (min_fck_per_pck) {
			DSSERR("Could not find suitable clock settings.\n"
					"Turning FCK/PCK constraint off and"
					"trying again.\n");
			min_fck_per_pck = 0;
			goto retry;
		}

		DSSERR("Could not find suitable clock settings.\n");

		return -EINVAL;
	}

	/* DSI2_PLL_FCLK (regm4) is not used. Set it to something sane. */
	best.regm4 = best.dsiphy / 48000000;
	if (best.regm4 > REGM4_MAX)
		best.regm4 = REGM4_MAX;
	else if (best.regm4 == 0)
		best.regm4 = 1;
	best.dsi2_pll_fclk = best.dsiphy / best.regm4;

	if (cinfo)
		*cinfo = best;

	dsi.cache_req_pck = req_pck;
	dsi.cache_clk_freq = 0;
	dsi.cache_cinfo = best;

	return 0;
}

static int dsi_pll_calc_ddrfreq(unsigned long clk_freq,
		struct dsi_clock_info *cinfo)
{
	struct dsi_clock_info cur, best;
	const bool use_dss2_fck = 1;
	unsigned long datafreq;

	DSSDBG("dsi_pll_calc_ddrfreq\n");

	if (clk_freq == dsi.cache_clk_freq &&
			dsi.cache_cinfo.clkin == dss_clk_get_rate(DSS_CLK_FCK2)) {
		DSSDBG("DSI clock info found from cache\n");
		*cinfo = dsi.cache_cinfo;
		return 0;
	}

	datafreq = clk_freq * 4;

	memset(&best, 0, sizeof(best));

	memset(&cur, 0, sizeof(cur));
	cur.use_dss2_fck = use_dss2_fck;
	if (use_dss2_fck) {
		cur.clkin = dss_clk_get_rate(DSS_CLK_FCK2);
		cur.highfreq = 0;
	} else {
		cur.clkin = dispc_pclk_rate();
		if (cur.clkin < 32000000)
			cur.highfreq = 0;
		else
			cur.highfreq = 1;
	}

	/* no highfreq: 0.75MHz < Fint = clkin / regn < 2.1MHz */
	/* highfreq: 0.75MHz < Fint = clkin / (2*regn) < 2.1MHz */
	/* To reduce PLL lock time, keep Fint high (around 2 MHz) */
	for (cur.regn = 1; cur.regn < REGN_MAX; ++cur.regn) {
		if (cur.highfreq == 0)
			cur.fint = cur.clkin / cur.regn;
		else
			cur.fint = cur.clkin / (2 * cur.regn);

		if (cur.fint > FINT_MAX || cur.fint < FINT_MIN)
			continue;

		/* DSIPHY(MHz) = (2 * regm / regn) * (clkin / (highfreq + 1)) */
		for (cur.regm = 1; cur.regm < REGM_MAX; ++cur.regm) {
			unsigned long a, b;

			a = 2 * cur.regm * (cur.clkin/1000);
			b = cur.regn * (cur.highfreq + 1);
			cur.dsiphy = a / b * 1000;

			if (cur.dsiphy > 1800 * 1000 * 1000)
				break;

			if (abs(cur.dsiphy - datafreq) <
					abs(best.dsiphy - datafreq)) {
				best = cur;
				/* DSSDBG("best %ld\n", best.dsiphy); */
			}

			if (cur.dsiphy == datafreq)
				goto found;
		}
	}
found:
	/* DSI1_PLL_FCLK (regm3) is not used. Set it to something sane. */
	best.regm3 = best.dsiphy / 48000000;
	if (best.regm3 > REGM3_MAX)
		best.regm3 = REGM3_MAX;
	else if (best.regm3 == 0)
		best.regm3 = 1;
	best.dsi1_pll_fclk = best.dsiphy / best.regm3;

	/* DSI2_PLL_FCLK (regm4) is not used. Set it to something sane. */
	best.regm4 = best.dsiphy / 48000000;
	if (best.regm4 > REGM4_MAX)
		best.regm4 = REGM4_MAX;
	else if (best.regm4 == 0)
		best.regm4 = 1;
	best.dsi2_pll_fclk = best.dsiphy / best.regm4;

	if (cinfo)
		*cinfo = best;

	dsi.cache_clk_freq = clk_freq;
	dsi.cache_req_pck = 0;
	dsi.cache_cinfo = best;

	return 0;
}

int dsi_pll_program(struct dsi_clock_info *cinfo)
{
	int r = 0;
	u32 l;

	DSSDBG("dsi_pll_program\n");

	dsi.dsiphy = cinfo->dsiphy;
	dsi.ddr_clk = dsi.dsiphy / 4;
	dsi.dsi1_pll_fclk = cinfo->dsi1_pll_fclk;
	dsi.dsi2_pll_fclk = cinfo->dsi2_pll_fclk;

	DSSDBG("DSI Fint %ld\n", cinfo->fint);

	DSSDBG("clkin (%s) rate %ld, highfreq %d\n",
			cinfo->use_dss2_fck ? "dss2_fck" : "pclkfree",
			cinfo->clkin,
			cinfo->highfreq);

	/* DSIPHY == CLKIN4DDR */
	DSSDBG("DSIPHY = 2 * %d / %d * %lu / %d = %lu\n",
			cinfo->regm,
			cinfo->regn,
			cinfo->clkin,
			cinfo->highfreq + 1,
			cinfo->dsiphy);

	DSSDBG("Data rate on 1 DSI lane %ld Mbps\n",
			dsi.dsiphy / 1000 / 1000 / 2);

	DSSDBG("Clock lane freq %ld Hz\n", dsi.ddr_clk);

	DSSDBG("regm3 = %d, dsi1_pll_fclk = %lu\n",
			cinfo->regm3, cinfo->dsi1_pll_fclk);
	DSSDBG("regm4 = %d, dsi2_pll_fclk = %lu\n",
			cinfo->regm4, cinfo->dsi2_pll_fclk);

	REG_FLD_MOD(DSI_PLL_CONTROL, 0, 0, 0); /* DSI_PLL_AUTOMODE = manual */

	l = dsi_read_reg(DSI_PLL_CONFIGURATION1);
	l = FLD_MOD(l, 1, 0, 0);		/* DSI_PLL_STOPMODE */
	l = FLD_MOD(l, cinfo->regn - 1, 7, 1);	/* DSI_PLL_REGN */
	l = FLD_MOD(l, cinfo->regm, 18, 8);	/* DSI_PLL_REGM */
	l = FLD_MOD(l, cinfo->regm3 - 1, 22, 19);	/* DSI_CLOCK_DIV */
	l = FLD_MOD(l, cinfo->regm4 - 1, 26, 23);	/* DSIPROTO_CLOCK_DIV */
	dsi_write_reg(DSI_PLL_CONFIGURATION1, l);

	l = dsi_read_reg(DSI_PLL_CONFIGURATION2);
	l = FLD_MOD(l, 7, 4, 1);		/* DSI_PLL_FREQSEL */
	/* DSI_PLL_CLKSEL */
	l = FLD_MOD(l, cinfo->use_dss2_fck ? 0 : 1, 11, 11);
	l = FLD_MOD(l, cinfo->highfreq, 12, 12);	/* DSI_PLL_HIGHFREQ */
	l = FLD_MOD(l, 1, 13, 13);		/* DSI_PLL_REFEN */
	l = FLD_MOD(l, 0, 14, 14);		/* DSIPHY_CLKINEN */
	l = FLD_MOD(l, 1, 20, 20);		/* DSI_HSDIVBYPASS */
	dsi_write_reg(DSI_PLL_CONFIGURATION2, l);

	REG_FLD_MOD(DSI_PLL_GO, 1, 0, 0); /* DSI_PLL_GO */

	if (wait_for_bit_change(DSI_PLL_GO, 0, 0) != 0) {
		DSSERR("dsi pll go bit not going down.\n");
		r = -EIO;
		goto err;
	}

	if (wait_for_bit_change(DSI_PLL_STATUS, 1, 1) != 1) {
		DSSERR("cannot lock PLL\n");
		r = -EIO;
		goto err;
	}

	dsi.pll_locked = 1;

	l = dsi_read_reg(DSI_PLL_CONFIGURATION2);
	l = FLD_MOD(l, 0, 0, 0);	/* DSI_PLL_IDLE */
	l = FLD_MOD(l, 0, 5, 5);	/* DSI_PLL_PLLLPMODE */
	l = FLD_MOD(l, 0, 6, 6);	/* DSI_PLL_LOWCURRSTBY */
	l = FLD_MOD(l, 0, 7, 7);	/* DSI_PLL_TIGHTPHASELOCK */
	l = FLD_MOD(l, 0, 8, 8);	/* DSI_PLL_DRIFTGUARDEN */
	l = FLD_MOD(l, 0, 10, 9);	/* DSI_PLL_LOCKSEL */
	l = FLD_MOD(l, 1, 13, 13);	/* DSI_PLL_REFEN */
	l = FLD_MOD(l, 1, 14, 14);	/* DSIPHY_CLKINEN */
	l = FLD_MOD(l, 0, 15, 15);	/* DSI_BYPASSEN */
	l = FLD_MOD(l, 1, 16, 16);	/* DSS_CLOCK_EN */
	l = FLD_MOD(l, 0, 17, 17);	/* DSS_CLOCK_PWDN */
	l = FLD_MOD(l, 1, 18, 18);	/* DSI_PROTO_CLOCK_EN */
	l = FLD_MOD(l, 0, 19, 19);	/* DSI_PROTO_CLOCK_PWDN */
	l = FLD_MOD(l, 0, 20, 20);	/* DSI_HSDIVBYPASS */
	dsi_write_reg(DSI_PLL_CONFIGURATION2, l);

	DSSDBG("PLL config done\n");
err:
	return r;
}

int dsi_pll_init(bool enable_hsclk, bool enable_hsdiv)
{
	int r = 0;
	enum dsi_pll_power_state pwstate;
	struct dispc_clock_info cinfo;

	DSSDBG("PLL init\n");

	enable_clocks(1);
	dsi_enable_pll_clock(1);

	/* XXX this should be calculated depending on the screen size,
	 * required framerate and DSI speed.
	 * For now 48MHz is enough for 864x480@60 with 360Mbps/lane
	 * with two lanes */
	r = dispc_calc_clock_div(1, 48 * 1000 * 1000, &cinfo);
	if (r)
		goto err0;

	r = dispc_set_clock_div(&cinfo);
	if (r) {
		DSSERR("Failed to set basic clocks\n");
		goto err0;
	}

	r = dss_dsi_power_up();
	if (r)
		goto err0;

	/* XXX PLL does not come out of reset without this... */
	dispc_pck_free_enable(1);

	if (wait_for_bit_change(DSI_PLL_STATUS, 0, 1) != 1) {
		DSSERR("PLL not coming out of reset.\n");
		r = -ENODEV;
		goto err1;
	}

	/* XXX ... but if left on, we get problems when planes do not
	 * fill the whole display. No idea about this */
	dispc_pck_free_enable(0);

	if (enable_hsclk && enable_hsdiv)
		pwstate = DSI_PLL_POWER_ON_ALL;
	else if (enable_hsclk)
		pwstate = DSI_PLL_POWER_ON_HSCLK;
	else if (enable_hsdiv)
		pwstate = DSI_PLL_POWER_ON_DIV;
	else
		pwstate = DSI_PLL_POWER_OFF;

	r = dsi_pll_power(pwstate);

	if (r)
		goto err1;

	DSSDBG("PLL init done\n");

	return 0;
err1:
	dss_dsi_power_down();
err0:
	enable_clocks(0);
	dsi_enable_pll_clock(0);
	return r;
}

void dsi_pll_uninit(void)
{
	enable_clocks(0);
	dsi_enable_pll_clock(0);

	dsi.pll_locked = 0;
	dsi_pll_power(DSI_PLL_POWER_OFF);
	dss_dsi_power_down();
	DSSDBG("PLL uninit done\n");
}

unsigned long dsi_get_dsi1_pll_rate(void)
{
	return dsi.dsi1_pll_fclk;
}

unsigned long dsi_get_dsi2_pll_rate(void)
{
	return dsi.dsi2_pll_fclk;
}

void dsi_dump_clocks(struct seq_file *s)
{
	int clksel;

	enable_clocks(1);

	clksel = REG_GET(DSI_PLL_CONFIGURATION2, 11, 11);

	seq_printf(s, "- dsi -\n");

	seq_printf(s, "dsi fclk source = %s\n",
			dss_get_dsi_clk_source() == 0 ?
			"dss1_alwon_fclk" : "dsi2_pll_fclk");

	seq_printf(s, "dsi pll source = %s\n",
			clksel == 0 ?
			"dss2_alwon_fclk" : "pclkfree");

	seq_printf(s,	"DSIPHY\t\t%lu\nDDR_CLK\t\t%lu\n",
			dsi.dsiphy, dsi.ddr_clk);

	seq_printf(s,	"dsi1_pll_fck\t%lu (%s)\n"
			"dsi2_pll_fck\t%lu (%s)\n",
			dsi.dsi1_pll_fclk,
			dss_get_dispc_clk_source() == 0 ? "off" : "on",
			dsi.dsi2_pll_fclk,
			dss_get_dsi_clk_source() == 0 ? "off" : "on");

	enable_clocks(0);
}

void dsi_dump_regs(struct seq_file *s)
{
#define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, dsi_read_reg(r))

	dss_clk_enable(DSS_CLK_ICK | DSS_CLK_FCK1);

	DUMPREG(DSI_REVISION);
	DUMPREG(DSI_SYSCONFIG);
	DUMPREG(DSI_SYSSTATUS);
	DUMPREG(DSI_IRQSTATUS);
	DUMPREG(DSI_IRQENABLE);
	DUMPREG(DSI_CTRL);
	DUMPREG(DSI_COMPLEXIO_CFG1);
	DUMPREG(DSI_COMPLEXIO_IRQ_STATUS);
	DUMPREG(DSI_COMPLEXIO_IRQ_ENABLE);
	DUMPREG(DSI_CLK_CTRL);
	DUMPREG(DSI_TIMING1);
	DUMPREG(DSI_TIMING2);
	DUMPREG(DSI_VM_TIMING1);
	DUMPREG(DSI_VM_TIMING2);
	DUMPREG(DSI_VM_TIMING3);
	DUMPREG(DSI_CLK_TIMING);
	DUMPREG(DSI_TX_FIFO_VC_SIZE);
	DUMPREG(DSI_RX_FIFO_VC_SIZE);
	DUMPREG(DSI_COMPLEXIO_CFG2);
	DUMPREG(DSI_RX_FIFO_VC_FULLNESS);
	DUMPREG(DSI_VM_TIMING4);
	DUMPREG(DSI_TX_FIFO_VC_EMPTINESS);
	DUMPREG(DSI_VM_TIMING5);
	DUMPREG(DSI_VM_TIMING6);
	DUMPREG(DSI_VM_TIMING7);
	DUMPREG(DSI_STOPCLK_TIMING);

	DUMPREG(DSI_VC_CTRL(0));
	DUMPREG(DSI_VC_TE(0));
	DUMPREG(DSI_VC_LONG_PACKET_HEADER(0));
	DUMPREG(DSI_VC_LONG_PACKET_PAYLOAD(0));
	DUMPREG(DSI_VC_SHORT_PACKET_HEADER(0));
	DUMPREG(DSI_VC_IRQSTATUS(0));
	DUMPREG(DSI_VC_IRQENABLE(0));

	DUMPREG(DSI_VC_CTRL(1));
	DUMPREG(DSI_VC_TE(1));
	DUMPREG(DSI_VC_LONG_PACKET_HEADER(1));
	DUMPREG(DSI_VC_LONG_PACKET_PAYLOAD(1));
	DUMPREG(DSI_VC_SHORT_PACKET_HEADER(1));
	DUMPREG(DSI_VC_IRQSTATUS(1));
	DUMPREG(DSI_VC_IRQENABLE(1));

	DUMPREG(DSI_VC_CTRL(2));
	DUMPREG(DSI_VC_TE(2));
	DUMPREG(DSI_VC_LONG_PACKET_HEADER(2));
	DUMPREG(DSI_VC_LONG_PACKET_PAYLOAD(2));
	DUMPREG(DSI_VC_SHORT_PACKET_HEADER(2));
	DUMPREG(DSI_VC_IRQSTATUS(2));
	DUMPREG(DSI_VC_IRQENABLE(2));

	DUMPREG(DSI_VC_CTRL(3));
	DUMPREG(DSI_VC_TE(3));
	DUMPREG(DSI_VC_LONG_PACKET_HEADER(3));
	DUMPREG(DSI_VC_LONG_PACKET_PAYLOAD(3));
	DUMPREG(DSI_VC_SHORT_PACKET_HEADER(3));
	DUMPREG(DSI_VC_IRQSTATUS(3));
	DUMPREG(DSI_VC_IRQENABLE(3));

	DUMPREG(DSI_DSIPHY_CFG0);
	DUMPREG(DSI_DSIPHY_CFG1);
	DUMPREG(DSI_DSIPHY_CFG2);
	DUMPREG(DSI_DSIPHY_CFG5);

	DUMPREG(DSI_PLL_CONTROL);
	DUMPREG(DSI_PLL_STATUS);
	DUMPREG(DSI_PLL_GO);
	DUMPREG(DSI_PLL_CONFIGURATION1);
	DUMPREG(DSI_PLL_CONFIGURATION2);

	dss_clk_disable(DSS_CLK_ICK | DSS_CLK_FCK1);
#undef DUMPREG
}

enum dsi_complexio_power_state {
	DSI_COMPLEXIO_POWER_OFF		= 0x0,
	DSI_COMPLEXIO_POWER_ON		= 0x1,
	DSI_COMPLEXIO_POWER_ULPS	= 0x2,
};

static int dsi_complexio_power(enum dsi_complexio_power_state state)
{
	int t = 0;

	/* PWR_CMD */
	REG_FLD_MOD(DSI_COMPLEXIO_CFG1, state, 28, 27);

	/* PWR_STATUS */
	while (FLD_GET(dsi_read_reg(DSI_COMPLEXIO_CFG1), 26, 25) != state) {
		udelay(1);
		if (t++ > 1000) {
			DSSERR("failed to set complexio power state to "
					"%d\n", state);
			return -ENODEV;
		}
	}

	return 0;
}

static void dsi_complexio_config(struct omap_display *display)
{
	u32 r;

	int clk_lane   = display->hw_config.u.dsi.clk_lane;
	int data1_lane = display->hw_config.u.dsi.data1_lane;
	int data2_lane = display->hw_config.u.dsi.data2_lane;
	int clk_pol    = display->hw_config.u.dsi.clk_pol;
	int data1_pol  = display->hw_config.u.dsi.data1_pol;
	int data2_pol  = display->hw_config.u.dsi.data2_pol;

	r = dsi_read_reg(DSI_COMPLEXIO_CFG1);
	r = FLD_MOD(r, clk_lane, 2, 0);
	r = FLD_MOD(r, clk_pol, 3, 3);
	r = FLD_MOD(r, data1_lane, 6, 4);
	r = FLD_MOD(r, data1_pol, 7, 7);
	r = FLD_MOD(r, data2_lane, 10, 8);
	r = FLD_MOD(r, data2_pol, 11, 11);
	dsi_write_reg(DSI_COMPLEXIO_CFG1, r);

	/* The configuration of the DSI complex I/O (number of data lanes,
	   position, differential order) should not be changed while
	   DSS.DSI_CLK_CRTRL[20] LP_CLK_ENABLE bit is set to 1. In order for
	   the hardware to take into account a new configuration of the complex
	   I/O (done in DSS.DSI_COMPLEXIO_CFG1 register), it is recommended to
	   follow this sequence: First set the DSS.DSI_CTRL[0] IF_EN bit to 1,
	   then reset the DSS.DSI_CTRL[0] IF_EN to 0, then set
	   DSS.DSI_CLK_CTRL[20] LP_CLK_ENABLE to 1 and finally set again the
	   DSS.DSI_CTRL[0] IF_EN bit to 1. If the sequence is not followed, the
	   DSI complex I/O configuration is unknown. */

	/*
	REG_FLD_MOD(DSI_CTRL, 1, 0, 0);
	REG_FLD_MOD(DSI_CTRL, 0, 0, 0);
	REG_FLD_MOD(DSI_CLK_CTRL, 1, 20, 20);
	REG_FLD_MOD(DSI_CTRL, 1, 0, 0);
	*/
}

static inline unsigned ns2ddr(unsigned ns)
{
	/* convert time in ns to ddr ticks, rounding up */
	return (ns * (dsi.ddr_clk/1000/1000) + 999) / 1000;
}

static inline unsigned ddr2ns(unsigned ddr)
{
	return ddr * 1000 * 1000 / (dsi.ddr_clk / 1000);
}

static void dsi_complexio_timings(void)
{
	u32 r;
	u32 ths_prepare, ths_prepare_ths_zero, ths_trail, ths_exit;
	u32 tlpx_half, tclk_trail, tclk_zero;
	u32 tclk_prepare;

	/* calculate timings */

	/* 1 * DDR_CLK = 2 * UI */

	/* min 40ns + 4*UI	max 85ns + 6*UI */
	ths_prepare = ns2ddr(59) + 2;

	/* min 145ns + 10*UI */
	ths_prepare_ths_zero = ns2ddr(145) + 5;

	/* min max(8*UI, 60ns+4*UI) */
	ths_trail = max((unsigned)4, ns2ddr(60) + 2);

	/* min 100ns */
	ths_exit = ns2ddr(100);

	/* tlpx min 50n */
	tlpx_half = ns2ddr(25);

	/* min 60ns */
	tclk_trail = ns2ddr(60);

	/* min 38ns, max 95ns */
	tclk_prepare = ns2ddr(38);

	/* min tclk-prepare + tclk-zero = 300ns */
	tclk_zero = ns2ddr(300 - 38);

	DSSDBG("ths_prepare %u (%uns), ths_prepare_ths_zero %u (%uns)\n",
		ths_prepare, ddr2ns(ths_prepare),
		ths_prepare_ths_zero, ddr2ns(ths_prepare_ths_zero));
	DSSDBG("ths_trail %u (%uns), ths_exit %u (%uns)\n",
			ths_trail, ddr2ns(ths_trail),
			ths_exit, ddr2ns(ths_exit));

	DSSDBG("tlpx_half %u (%uns), tclk_trail %u (%uns), "
			"tclk_zero %u (%uns)\n",
			tlpx_half, ddr2ns(tlpx_half),
			tclk_trail, ddr2ns(tclk_trail),
			tclk_zero, ddr2ns(tclk_zero));
	DSSDBG("tclk_prepare %u (%uns)\n",
			tclk_prepare, ddr2ns(tclk_prepare));

	/* program timings */

	r = dsi_read_reg(DSI_DSIPHY_CFG0);
	r = FLD_MOD(r, ths_prepare, 31, 24);
	r = FLD_MOD(r, ths_prepare_ths_zero, 23, 16);
	r = FLD_MOD(r, ths_trail, 15, 8);
	r = FLD_MOD(r, ths_exit, 7, 0);
	dsi_write_reg(DSI_DSIPHY_CFG0, r);

	r = dsi_read_reg(DSI_DSIPHY_CFG1);
	r = FLD_MOD(r, tlpx_half, 22, 16);
	r = FLD_MOD(r, tclk_trail, 15, 8);
	r = FLD_MOD(r, tclk_zero, 7, 0);
	dsi_write_reg(DSI_DSIPHY_CFG1, r);

	r = dsi_read_reg(DSI_DSIPHY_CFG2);
	r = FLD_MOD(r, tclk_prepare, 7, 0);
	dsi_write_reg(DSI_DSIPHY_CFG2, r);
}


static int dsi_complexio_init(struct omap_display *display)
{
	int r = 0;

	DSSDBG("dsi_complexio_init\n");

	/* CIO_CLK_ICG, enable L3 clk to CIO */
	REG_FLD_MOD(DSI_CLK_CTRL, 1, 14, 14);

	/* A dummy read using the SCP interface to any DSIPHY register is
	 * required after DSIPHY reset to complete the reset of the DSI complex
	 * I/O. */
	dsi_read_reg(DSI_DSIPHY_CFG5);

	if (wait_for_bit_change(DSI_DSIPHY_CFG5, 30, 1) != 1) {
		DSSERR("ComplexIO PHY not coming out of reset.\n");
		r = -ENODEV;
		goto err;
	}

	dsi_complexio_config(display);

	r = dsi_complexio_power(DSI_COMPLEXIO_POWER_ON);

	if (r)
		goto err;

	if (wait_for_bit_change(DSI_COMPLEXIO_CFG1, 29, 1) != 1) {
		DSSERR("ComplexIO not coming out of reset.\n");
		r = -ENODEV;
		goto err;
	}

	if (wait_for_bit_change(DSI_COMPLEXIO_CFG1, 21, 1) != 1) {
		DSSERR("ComplexIO LDO power down.\n");
		r = -ENODEV;
		goto err;
	}

	dsi_complexio_timings();

	/*
	   The configuration of the DSI complex I/O (number of data lanes,
	   position, differential order) should not be changed while
	   DSS.DSI_CLK_CRTRL[20] LP_CLK_ENABLE bit is set to 1. For the
	   hardware to recognize a new configuration of the complex I/O (done
	   in DSS.DSI_COMPLEXIO_CFG1 register), it is recommended to follow
	   this sequence: First set the DSS.DSI_CTRL[0] IF_EN bit to 1, next
	   reset the DSS.DSI_CTRL[0] IF_EN to 0, then set DSS.DSI_CLK_CTRL[20]
	   LP_CLK_ENABLE to 1, and finally, set again the DSS.DSI_CTRL[0] IF_EN
	   bit to 1. If the sequence is not followed, the DSi complex I/O
	   configuration is undetermined.
	   */
	dsi_if_enable(1);
	dsi_if_enable(0);
	REG_FLD_MOD(DSI_CLK_CTRL, 1, 20, 20); /* LP_CLK_ENABLE */
	dsi_if_enable(1);
	dsi_if_enable(0);

	DSSDBG("CIO init done\n");
err:
	return r;
}

static void dsi_complexio_uninit(void)
{
	dsi_complexio_power(DSI_COMPLEXIO_POWER_OFF);
}

static int _dsi_wait_reset(void)
{
	int i = 0;

	while (REG_GET(DSI_SYSSTATUS, 0, 0) == 0) {
		if (i++ > 5) {
			DSSERR("soft reset failed\n");
			return -ENODEV;
		}
		udelay(1);
	}

	return 0;
}

static int _dsi_reset(void)
{
	/* Soft reset */
	REG_FLD_MOD(DSI_SYSCONFIG, 1, 1, 1);
	return _dsi_wait_reset();
}


static void dsi_config_tx_fifo(enum fifo_size size1, enum fifo_size size2,
		enum fifo_size size3, enum fifo_size size4)
{
	u32 r = 0;
	int add = 0;
	int i;

	dsi.vc[0].fifo_size = size1;
	dsi.vc[1].fifo_size = size2;
	dsi.vc[2].fifo_size = size3;
	dsi.vc[3].fifo_size = size4;

	for (i = 0; i < 4; i++) {
		u8 v;
		int size = dsi.vc[i].fifo_size;

		if (add + size > 4) {
			DSSERR("Illegal FIFO configuration\n");
			BUG();
		}

		v = FLD_VAL(add, 2, 0) | FLD_VAL(size, 7, 4);
		r |= v << (8 * i);
		/*DSSDBG("TX FIFO vc %d: size %d, add %d\n", i, size, add); */
		add += size;
	}

	dsi_write_reg(DSI_TX_FIFO_VC_SIZE, r);
}

static void dsi_config_rx_fifo(enum fifo_size size1, enum fifo_size size2,
		enum fifo_size size3, enum fifo_size size4)
{
	u32 r = 0;
	int add = 0;
	int i;

	dsi.vc[0].fifo_size = size1;
	dsi.vc[1].fifo_size = size2;
	dsi.vc[2].fifo_size = size3;
	dsi.vc[3].fifo_size = size4;

	for (i = 0; i < 4; i++) {
		u8 v;
		int size = dsi.vc[i].fifo_size;

		if (add + size > 4) {
			DSSERR("Illegal FIFO configuration\n");
			BUG();
		}

		v = FLD_VAL(add, 2, 0) | FLD_VAL(size, 7, 4);
		r |= v << (8 * i);
		/*DSSDBG("RX FIFO vc %d: size %d, add %d\n", i, size, add); */
		add += size;
	}

	dsi_write_reg(DSI_RX_FIFO_VC_SIZE, r);
}

static int dsi_force_tx_stop_mode_io(void)
{
	u32 r;

	r = dsi_read_reg(DSI_TIMING1);
	r = FLD_MOD(r, 1, 15, 15);	/* FORCE_TX_STOP_MODE_IO */
	dsi_write_reg(DSI_TIMING1, r);

	if (wait_for_bit_change(DSI_TIMING1, 15, 0) != 0) {
		DSSERR("TX_STOP bit not going down\n");
		return -EIO;
	}

	return 0;
}

static void dsi_vc_print_status(int channel)
{
	u32 r;

	r = dsi_read_reg(DSI_VC_CTRL(channel));
	DSSDBG("vc %d: TX_FIFO_NOT_EMPTY %d, BTA_EN %d, VC_BUSY %d, "
			"TX_FIFO_FULL %d, RX_FIFO_NOT_EMPTY %d, ",
			channel,
			FLD_GET(r, 5, 5),
			FLD_GET(r, 6, 6),
			FLD_GET(r, 15, 15),
			FLD_GET(r, 16, 16),
			FLD_GET(r, 20, 20));

	r = dsi_read_reg(DSI_TX_FIFO_VC_EMPTINESS);
	DSSDBG("EMPTINESS %d\n", (r >> (8 * channel)) & 0xff);
}

static void dsi_vc_config(int channel)
{
	u32 r;

	DSSDBG("dsi_vc_config %d\n", channel);

	r = dsi_read_reg(DSI_VC_CTRL(channel));

	r = FLD_MOD(r, 0, 1, 1); /* SOURCE, 0 = L4 */
	r = FLD_MOD(r, 0, 2, 2); /* BTA_SHORT_EN  */
	r = FLD_MOD(r, 0, 3, 3); /* BTA_LONG_EN */
	r = FLD_MOD(r, 0, 4, 4); /* MODE, 0 = command */
	r = FLD_MOD(r, 1, 7, 7); /* CS_TX_EN */
	r = FLD_MOD(r, 1, 8, 8); /* ECC_TX_EN */
	r = FLD_MOD(r, 0, 9, 9); /* MODE_SPEED, high speed on/off */

	r = FLD_MOD(r, 4, 29, 27); /* DMA_RX_REQ_NB = no dma */
	r = FLD_MOD(r, 4, 23, 21); /* DMA_TX_REQ_NB = no dma */

	dsi_write_reg(DSI_VC_CTRL(channel), r);
}

static void dsi_vc_config_vp(int channel)
{
	u32 r;

	DSSDBG("dsi_vc_config_vp\n");

	r = dsi_read_reg(DSI_VC_CTRL(channel));

	r = FLD_MOD(r, 1, 1, 1); /* SOURCE, 1 = video port */
	r = FLD_MOD(r, 0, 2, 2); /* BTA_SHORT_EN */
	r = FLD_MOD(r, 0, 3, 3); /* BTA_LONG_EN */
	r = FLD_MOD(r, 0, 4, 4); /* MODE, 0 = command */
	r = FLD_MOD(r, 1, 7, 7); /* CS_TX_EN */
	r = FLD_MOD(r, 1, 8, 8); /* ECC_TX_EN */
	r = FLD_MOD(r, 1, 9, 9); /* MODE_SPEED, high speed on/off */

	r = FLD_MOD(r, 4, 29, 27); /* DMA_RX_REQ_NB = no dma */
	r = FLD_MOD(r, 4, 23, 21); /* DMA_TX_REQ_NB = no dma */

	dsi_write_reg(DSI_VC_CTRL(channel), r);
}


static int dsi_vc_enable(int channel, bool enable)
{
	DSSDBG("dsi_vc_enable channel %d, enable %d\n", channel, enable);

	enable = enable ? 1 : 0;

	REG_FLD_MOD(DSI_VC_CTRL(channel), enable, 0, 0);

	if (wait_for_bit_change(DSI_VC_CTRL(channel), 0, enable) != enable) {
			DSSERR("Failed to set dsi_vc_enable to %d\n", enable);
			return -EIO;
	}

	return 0;
}

static void dsi_vc_enable_hs(int channel, bool enable)
{
	DSSDBG("dsi_vc_enable_hs(%d, %d)\n", channel, enable);

	dsi_vc_enable(channel, 0);
	dsi_if_enable(0);

	REG_FLD_MOD(DSI_VC_CTRL(channel), enable, 9, 9);

	dsi_vc_enable(channel, 1);
	dsi_if_enable(1);

	dsi_force_tx_stop_mode_io();
}

static void dsi_vc_flush_long_data(int channel)
{
	while (REG_GET(DSI_VC_CTRL(channel), 20, 20)) {
		u32 val;
		val = dsi_read_reg(DSI_VC_SHORT_PACKET_HEADER(channel));
		DSSDBG("\t\tb1 %#02x b2 %#02x b3 %#02x b4 %#02x\n",
				(val >> 0) & 0xff,
				(val >> 8) & 0xff,
				(val >> 16) & 0xff,
				(val >> 24) & 0xff);
	}
}

static void dsi_show_rx_ack_with_err(u16 err)
{
	DSSERR("\tACK with ERROR (%#x):\n", err);
	if (err & (1 << 0))
		DSSERR("\t\tSoT Error\n");
	if (err & (1 << 1))
		DSSERR("\t\tSoT Sync Error\n");
	if (err & (1 << 2))
		DSSERR("\t\tEoT Sync Error\n");
	if (err & (1 << 3))
		DSSERR("\t\tEscape Mode Entry Command Error\n");
	if (err & (1 << 4))
		DSSERR("\t\tLP Transmit Sync Error\n");
	if (err & (1 << 5))
		DSSERR("\t\tHS Receive Timeout Error\n");
	if (err & (1 << 6))
		DSSERR("\t\tFalse Control Error\n");
	if (err & (1 << 7))
		DSSERR("\t\t(reserved7)\n");
	if (err & (1 << 8))
		DSSERR("\t\tECC Error, single-bit (corrected)\n");
	if (err & (1 << 9))
		DSSERR("\t\tECC Error, multi-bit (not corrected)\n");
	if (err & (1 << 10))
		DSSERR("\t\tChecksum Error\n");
	if (err & (1 << 11))
		DSSERR("\t\tData type not recognized\n");
	if (err & (1 << 12))
		DSSERR("\t\tInvalid VC ID\n");
	if (err & (1 << 13))
		DSSERR("\t\tInvalid Transmission Length\n");
	if (err & (1 << 14))
		DSSERR("\t\t(reserved14)\n");
	if (err & (1 << 15))
		DSSERR("\t\tDSI Protocol Violation\n");
}

static u16 dsi_vc_flush_receive_data(int channel)
{
	/* RX_FIFO_NOT_EMPTY */
	while (REG_GET(DSI_VC_CTRL(channel), 20, 20)) {
		u32 val;
		u8 dt;
		val = dsi_read_reg(DSI_VC_SHORT_PACKET_HEADER(channel));
		DSSDBG("\trawval %#08x\n", val);
		dt = FLD_GET(val, 5, 0);
		if (dt == DSI_DT_RX_ACK_WITH_ERR) {
			u16 err = FLD_GET(val, 23, 8);
			dsi_show_rx_ack_with_err(err);
		} else if (dt == DSI_DT_RX_SHORT_READ_1) {
			DSSDBG("\tDCS short response, 1 byte: %#x\n",
					FLD_GET(val, 23, 8));
		} else if (dt == DSI_DT_RX_SHORT_READ_2) {
			DSSDBG("\tDCS short response, 2 byte: %#x\n",
					FLD_GET(val, 23, 8));
		} else if (dt == DSI_DT_RX_DCS_LONG_READ) {
			DSSDBG("\tDCS long response, len %d\n",
					FLD_GET(val, 23, 8));
			dsi_vc_flush_long_data(channel);
		} else {
			DSSERR("\tunknown datatype 0x%02x\n", dt);
		}
	}
	return 0;
}

static int dsi_vc_send_bta(int channel)
{
	unsigned long tmo;

	/*DSSDBG("dsi_vc_send_bta_sync %d\n", channel); */

	if (REG_GET(DSI_VC_CTRL(channel), 20, 20)) {	/* RX_FIFO_NOT_EMPTY */
		DSSERR("rx fifo not empty when sending BTA, dumping data:\n");
		dsi_vc_flush_receive_data(channel);
	}

	REG_FLD_MOD(DSI_VC_CTRL(channel), 1, 6, 6); /* BTA_EN */

	tmo = jiffies + msecs_to_jiffies(10);
	while (REG_GET(DSI_VC_CTRL(channel), 6, 6) == 1) {
		if (time_after(jiffies, tmo)) {
			DSSERR("Failed to send BTA\n");
			return -EIO;
		}
	}

	return 0;
}

static int dsi_vc_send_bta_sync(int channel)
{
	int r = 0;

	init_completion(&dsi.bta_completion);

	dsi_vc_enable_bta_irq(channel);

	r = dsi_vc_send_bta(channel);
	if (r)
		goto err;

	if (wait_for_completion_timeout(&dsi.bta_completion,
				msecs_to_jiffies(500)) == 0) {
		DSSERR("Failed to receive BTA\n");
		r = -EIO;
		goto err;
	}
err:
	dsi_vc_disable_bta_irq(channel);

	return r;
}

static inline void dsi_vc_write_long_header(int channel, u8 data_type,
		u16 len, u8 ecc)
{
	u32 val;
	u8 data_id;

	/*data_id = data_type | channel << 6; */
	data_id = data_type | dsi.vc[channel].dest_per << 6;

	val = FLD_VAL(data_id, 7, 0) | FLD_VAL(len, 23, 8) |
		FLD_VAL(ecc, 31, 24);

	dsi_write_reg(DSI_VC_LONG_PACKET_HEADER(channel), val);
}

static inline void dsi_vc_write_long_payload(int channel,
		u8 b1, u8 b2, u8 b3, u8 b4)
{
	u32 val;

	val = b4 << 24 | b3 << 16 | b2 << 8  | b1 << 0;

/*	DSSDBG("\twriting %02x, %02x, %02x, %02x (%#010x)\n",
			b1, b2, b3, b4, val); */

	dsi_write_reg(DSI_VC_LONG_PACKET_PAYLOAD(channel), val);
}

static int dsi_vc_send_long(int channel, u8 data_type, u8 *data, u16 len,
		u8 ecc)
{
	/*u32 val; */
	int i;
	u8 *p;
	int r = 0;
	u8 b1, b2, b3, b4;

	if (dsi.debug_write)
		DSSDBG("dsi_vc_send_long, %d bytes\n", len);

	/* len + header */
	if (dsi.vc[channel].fifo_size * 32 * 4 < len + 4) {
		DSSERR("unable to send long packet: packet too long.\n");
		return -EINVAL;
	}

	dsi_vc_write_long_header(channel, data_type, len, ecc);

	/*dsi_vc_print_status(0); */

	p = data;
	for (i = 0; i < len >> 2; i++) {
		if (dsi.debug_write)
			DSSDBG("\tsending full packet %d\n", i);
		/*dsi_vc_print_status(0); */

		b1 = *p++;
		b2 = *p++;
		b3 = *p++;
		b4 = *p++;

		dsi_vc_write_long_payload(channel, b1, b2, b3, b4);
	}

	i = len % 4;
	if (i) {
		b1 = 0; b2 = 0; b3 = 0;

		if (dsi.debug_write)
			DSSDBG("\tsending remainder bytes %d\n", i);

		switch (i) {
		case 3:
			b1 = *p++;
			b2 = *p++;
			b3 = *p++;
			break;
		case 2:
			b1 = *p++;
			b2 = *p++;
			break;
		case 1:
			b1 = *p++;
			break;
		}

		dsi_vc_write_long_payload(channel, b1, b2, b3, 0);
	}

	return r;
}

static int dsi_vc_send_short(int channel, u8 data_type, u16 data, u8 ecc)
{
	u32 r;
	u8 data_id;

	if (dsi.debug_write)
		DSSDBG("dsi_vc_send_short(ch%d, dt %#x, b1 %#x, b2 %#x)\n",
				channel,
				data_type, data & 0xff, (data >> 8) & 0xff);

	if (FLD_GET(dsi_read_reg(DSI_VC_CTRL(channel)), 16, 16)) {
		DSSERR("ERROR FIFO FULL, aborting transfer\n");
		return -EINVAL;
	}

	data_id = data_type | channel << 6;

	r = (data_id << 0) | (data << 8) | (ecc << 24);

	dsi_write_reg(DSI_VC_SHORT_PACKET_HEADER(channel), r);

	return 0;
}

int dsi_vc_send_null(int channel)
{
	u8 nullpkg[] = {0, 0, 0, 0};
	return dsi_vc_send_long(0, DSI_DT_NULL_PACKET, nullpkg, 4, 0);
}
EXPORT_SYMBOL(dsi_vc_send_null);

int dsi_vc_dcs_write_nosync(int channel, u8 *data, int len)
{
	int r;

	BUG_ON(len == 0);

	if (len == 1) {
		r = dsi_vc_send_short(channel, DSI_DT_DCS_SHORT_WRITE_0,
				data[0], 0);
	} else if (len == 2) {
		r = dsi_vc_send_short(channel, DSI_DT_DCS_SHORT_WRITE_1,
				data[0] | (data[1] << 8), 0);
	} else {
		/* 0x39 = DCS Long Write */
		r = dsi_vc_send_long(channel, DSI_DT_DCS_LONG_WRITE,
				data, len, 0);
	}

	return r;
}
EXPORT_SYMBOL(dsi_vc_dcs_write_nosync);

int dsi_vc_dcs_write(int channel, u8 *data, int len)
{
	int r;

	r = dsi_vc_dcs_write_nosync(channel, data, len);
	if (r)
		return r;

	/* Some devices need time to process the msg in low power mode.
	   This also makes the write synchronous, and checks that
	   the peripheral is still alive */
	r = dsi_vc_send_bta_sync(channel);

	return r;
}
EXPORT_SYMBOL(dsi_vc_dcs_write);

int dsi_vc_dcs_read(int channel, u8 dcs_cmd, u8 *buf, int buflen)
{
	u32 val;
	u8 dt;
	int r;

	if (dsi.debug_read)
		DSSDBG("dsi_vc_dcs_read\n");

	r = dsi_vc_send_short(channel, DSI_DT_DCS_READ, dcs_cmd, 0);
	if (r)
		return r;

	r = dsi_vc_send_bta_sync(channel);
	if (r)
		return r;

	if (REG_GET(DSI_VC_CTRL(channel), 20, 20) == 0) {	/* RX_FIFO_NOT_EMPTY */
		DSSERR("RX fifo empty when trying to read.\n");
		return -EIO;
	}

	val = dsi_read_reg(DSI_VC_SHORT_PACKET_HEADER(channel));
	if (dsi.debug_read)
		DSSDBG("\theader: %08x\n", val);
	dt = FLD_GET(val, 5, 0);
	if (dt == DSI_DT_RX_ACK_WITH_ERR) {
		u16 err = FLD_GET(val, 23, 8);
		dsi_show_rx_ack_with_err(err);
		return -1;

	} else if (dt == DSI_DT_RX_SHORT_READ_1) {
		u8 data = FLD_GET(val, 15, 8);
		if (dsi.debug_read)
			DSSDBG("\tDCS short response, 1 byte: %02x\n", data);

		if (buflen < 1)
			return -1;

		buf[0] = data;

		return 1;
	} else if (dt == DSI_DT_RX_SHORT_READ_2) {
		u16 data = FLD_GET(val, 23, 8);
		if (dsi.debug_read)
			DSSDBG("\tDCS short response, 2 byte: %04x\n", data);

		if (buflen < 2)
			return -1;

		buf[0] = data & 0xff;
		buf[1] = (data >> 8) & 0xff;

		return 2;
	} else if (dt == DSI_DT_RX_DCS_LONG_READ) {
		int w;
		int len = FLD_GET(val, 23, 8);
		if (dsi.debug_read)
			DSSDBG("\tDCS long response, len %d\n", len);

		if (len > buflen)
			return -1;

		/* two byte checksum ends the packet, not included in len */
		for (w = 0; w < len + 2;) {
			int b;
			val = dsi_read_reg(DSI_VC_SHORT_PACKET_HEADER(channel));
			if (dsi.debug_read)
				DSSDBG("\t\t%02x %02x %02x %02x\n",
						(val >> 0) & 0xff,
						(val >> 8) & 0xff,
						(val >> 16) & 0xff,
						(val >> 24) & 0xff);

			for (b = 0; b < 4; ++b) {
				if (w < len)
					buf[w] = (val >> (b * 8)) & 0xff;
				/* we discard the 2 byte checksum */
				++w;
			}
		}

		return len;

	} else {
		DSSERR("\tunknown datatype 0x%02x\n", dt);
		return -1;
	}
}
EXPORT_SYMBOL(dsi_vc_dcs_read);


int dsi_vc_set_max_rx_packet_size(int channel, u16 len)
{
	return dsi_vc_send_short(channel, DSI_DT_SET_MAX_RET_PKG_SIZE,
			len, 0);
}
EXPORT_SYMBOL(dsi_vc_set_max_rx_packet_size);


static int dsi_set_lp_rx_timeout(int ns, int x4, int x16)
{
	u32 r;
	unsigned long fck;
	int ticks;

	/* ticks in DSI_FCK */

	fck = dsi_fclk_rate();
	ticks = (fck / 1000 / 1000) * ns / 1000;

	if (ticks > 0x1fff) {
		DSSERR("LP_TX_TO too high\n");
		return -EINVAL;
	}

	r = dsi_read_reg(DSI_TIMING2);
	r = FLD_MOD(r, 1, 15, 15);	/* LP_RX_TO */
	r = FLD_MOD(r, x16, 14, 14);	/* LP_RX_TO_X16 */
	r = FLD_MOD(r, x4, 13, 13);	/* LP_RX_TO_X4 */
	r = FLD_MOD(r, ticks, 12, 0);	/* LP_RX_COUNTER */
	dsi_write_reg(DSI_TIMING2, r);

	DSSDBG("LP_RX_TO %ld ns (%#x ticks)\n",
			(ticks * (x16 ? 16 : 1) * (x4 ? 4 : 1) * 1000) /
			(fck / 1000 / 1000),
			ticks);

	return 0;
}

static int dsi_set_ta_timeout(int ns, int x8, int x16)
{
	u32 r;
	unsigned long fck;
	int ticks;

	/* ticks in DSI_FCK */

	fck = dsi_fclk_rate();
	ticks = (fck / 1000 / 1000) * ns / 1000;

	if (ticks > 0x1fff) {
		DSSERR("TA_TO too high\n");
		return -EINVAL;
	}

	r = dsi_read_reg(DSI_TIMING1);
	r = FLD_MOD(r, 1, 31, 31);	/* TA_TO */
	r = FLD_MOD(r, x16, 30, 30);	/* TA_TO_X16 */
	r = FLD_MOD(r, x8, 29, 29);	/* TA_TO_X8 */
	r = FLD_MOD(r, ticks, 28, 16);	/* TA_TO_COUNTER */
	dsi_write_reg(DSI_TIMING1, r);

	DSSDBG("TA_TO %ld ns (%#x ticks)\n",
			(ticks * (x16 ? 16 : 1) * (x8 ? 8 : 1) * 1000) /
			(fck / 1000 / 1000),
			ticks);

	return 0;
}

static int dsi_set_stop_state_counter(int ns, int x4, int x16)
{
	u32 r;
	unsigned long fck;
	int ticks;

	/* ticks in DSI_FCK */

	fck = dsi_fclk_rate();
	ticks = (fck / 1000 / 1000) * ns / 1000;

	if (ticks > 0x1fff) {
		DSSERR("STOP_STATE_COUNTER_IO too high\n");
		return -EINVAL;
	}

	r = dsi_read_reg(DSI_TIMING1);
	r = FLD_MOD(r, 1, 15, 15);	/* FORCE_TX_STOP_MODE_IO */
	r = FLD_MOD(r, x16, 14, 14);	/* STOP_STATE_X16_IO */
	r = FLD_MOD(r, x4, 13, 13);	/* STOP_STATE_X4_IO */
	r = FLD_MOD(r, ticks, 12, 0);	/* STOP_STATE_COUNTER_IO */
	dsi_write_reg(DSI_TIMING1, r);

	DSSDBG("STOP_STATE_COUNTER %ld ns (%#x ticks)\n",
			(ticks * (x16 ? 16 : 1) * (x4 ? 4 : 1) * 1000) /
			(fck / 1000 / 1000),
			ticks);

	return 0;
}

static int dsi_set_hs_tx_timeout(int ns, int x4, int x16)
{
	u32 r;
	unsigned long fck;
	int ticks;

	/* ticks in TxByteClkHS */

	fck = dsi.ddr_clk / 4;
	ticks = (fck / 1000 / 1000) * ns / 1000;

	if (ticks > 0x1fff) {
		DSSERR("HS_TX_TO too high\n");
		return -EINVAL;
	}

	r = dsi_read_reg(DSI_TIMING2);
	r = FLD_MOD(r, 1, 31, 31);	/* HS_TX_TO */
	r = FLD_MOD(r, x16, 30, 30);	/* HS_TX_TO_X16 */
	r = FLD_MOD(r, x4, 29, 29);	/* HS_TX_TO_X8 (4 really) */
	r = FLD_MOD(r, ticks, 28, 16);	/* HS_TX_TO_COUNTER */
	dsi_write_reg(DSI_TIMING2, r);

	DSSDBG("HS_TX_TO %ld ns (%#x ticks)\n",
			(ticks * (x16 ? 16 : 1) * (x4 ? 4 : 1) * 1000) /
			(fck / 1000 / 1000),
			ticks);

	return 0;
}
static int dsi_proto_config(struct omap_display *display)
{
	u32 r;
	int buswidth = 0;
	int div;

	dsi_config_tx_fifo(DSI_FIFO_SIZE_128,
			DSI_FIFO_SIZE_0,
			DSI_FIFO_SIZE_0,
			DSI_FIFO_SIZE_0);

	dsi_config_rx_fifo(DSI_FIFO_SIZE_128,
			DSI_FIFO_SIZE_0,
			DSI_FIFO_SIZE_0,
			DSI_FIFO_SIZE_0);

	/* XXX what values for the timeouts? */
	dsi_set_stop_state_counter(1000, 0, 0);

	dsi_set_ta_timeout(50000, 1, 1);

	/* 3000ns * 16 */
	dsi_set_lp_rx_timeout(3000, 0, 1);

	/* 10000ns * 4 */
	dsi_set_hs_tx_timeout(10000, 1, 0);

	switch (display->ctrl->pixel_size) {
	case 16:
		buswidth = 0;
		break;
	case 18:
		buswidth = 1;
		break;
	case 24:
		buswidth = 2;
		break;
	default:
		BUG();
	}

	r = dsi_read_reg(DSI_CTRL);
	r = FLD_MOD(r, 1, 1, 1);	/* CS_RX_EN */
	r = FLD_MOD(r, 1, 2, 2);	/* ECC_RX_EN */
	r = FLD_MOD(r, 1, 3, 3);	/* TX_FIFO_ARBITRATION */

	div = dispc_lclk_rate() / dispc_pclk_rate();
	r = FLD_MOD(r, div == 2 ? 0 : 1, 4, 4);	/* VP_CLK_RATIO */
	r = FLD_MOD(r, buswidth, 7, 6); /* VP_DATA_BUS_WIDTH */
	r = FLD_MOD(r, 0, 8, 8);	/* VP_CLK_POL */
	r = FLD_MOD(r, 2, 13, 12);	/* LINE_BUFFER, 2 lines */
	r = FLD_MOD(r, 1, 14, 14);	/* TRIGGER_RESET_MODE */
	r = FLD_MOD(r, 1, 19, 19);	/* EOT_ENABLE */
	r = FLD_MOD(r, 1, 24, 24);	/* DCS_CMD_ENABLE */
	r = FLD_MOD(r, 0, 25, 25);	/* DCS_CMD_CODE, 1=start, 0=continue */

	dsi_write_reg(DSI_CTRL, r);

	/* we configure vc0 for L4 communication, and
	 * vc1 for dispc */
	dsi_vc_config(0);
	dsi_vc_config_vp(1);

	/* set all vc targets to peripheral 0 */
	dsi.vc[0].dest_per = 0;
	dsi.vc[1].dest_per = 0;
	dsi.vc[2].dest_per = 0;
	dsi.vc[3].dest_per = 0;

	return 0;
}

static void dsi_proto_timings(void)
{
	int tlpx_half, tclk_zero, tclk_prepare, tclk_trail;
	int tclk_pre, tclk_post;
	int ddr_clk_pre, ddr_clk_post;
	u32 r;

	r = dsi_read_reg(DSI_DSIPHY_CFG1);
	tlpx_half = FLD_GET(r, 22, 16);
	tclk_trail = FLD_GET(r, 15, 8);
	tclk_zero = FLD_GET(r, 7, 0);

	r = dsi_read_reg(DSI_DSIPHY_CFG2);
	tclk_prepare = FLD_GET(r, 7, 0);

	/* min 8*UI */
	tclk_pre = 20;
	/* min 60ns + 52*UI */
	tclk_post = ns2ddr(60) + 26;

	ddr_clk_pre = (tclk_pre + tlpx_half*2 + tclk_zero + tclk_prepare) / 4;
	ddr_clk_post = (tclk_post + tclk_trail) / 4;

	r = dsi_read_reg(DSI_CLK_TIMING);
	r = FLD_MOD(r, ddr_clk_pre, 15, 8);
	r = FLD_MOD(r, ddr_clk_post, 7, 0);
	dsi_write_reg(DSI_CLK_TIMING, r);

	DSSDBG("ddr_clk_pre %d, ddr_clk_post %d\n",
			ddr_clk_pre,
			ddr_clk_post);
}


#define DSI_DECL_VARS \
	int __dsi_cb = 0; u32 __dsi_cv = 0;

#define DSI_FLUSH(ch) \
	if (__dsi_cb > 0) { \
		/*DSSDBG("sending long packet %#010x\n", __dsi_cv);*/ \
		dsi_write_reg(DSI_VC_LONG_PACKET_PAYLOAD(ch), __dsi_cv); \
		__dsi_cb = __dsi_cv = 0; \
	}

#define DSI_PUSH(ch, data) \
	do { \
		__dsi_cv |= (data) << (__dsi_cb * 8); \
		/*DSSDBG("cv = %#010x, cb = %d\n", __dsi_cv, __dsi_cb);*/ \
		if (++__dsi_cb > 3) \
			DSI_FLUSH(ch); \
	} while (0)

static int dsi_update_screen_l4(struct omap_display *display,
			int x, int y, int w, int h)
{
	/* Note: supports only 24bit colors in 32bit container */
	int first = 1;
	int fifo_stalls = 0;
	int max_dsi_packet_size;
	int max_data_per_packet;
	int max_pixels_per_packet;
	int pixels_left;
	int bytespp = 3;
	int scr_width;
	u32 __iomem *data;
	int start_offset;
	int horiz_inc;
	int current_x;
	struct omap_overlay *ovl;

	debug_irq = 0;

	DSSDBG("dsi_update_screen_l4 (%d,%d %dx%d)\n",
			x, y, w, h);

	ovl = display->manager->overlays[0];

	if (ovl->info.color_mode != OMAP_DSS_COLOR_RGB24U)
		return -EINVAL;

	if (display->ctrl->pixel_size != 24)
		return -EINVAL;

	scr_width = ovl->info.screen_width;
	data = ovl->info.vaddr;

	start_offset = scr_width * y + x;
	horiz_inc = scr_width - w;
	current_x = x;

	/* We need header(4) + DCSCMD(1) + pixels(numpix*bytespp) bytes
	 * in fifo */

	/* When using CPU, max long packet size is TX buffer size */
	max_dsi_packet_size = dsi.vc[0].fifo_size * 32 * 4;

	/* we seem to get better perf if we divide the tx fifo to half,
	   and while the other half is being sent, we fill the other half
	   max_dsi_packet_size /= 2; */

	max_data_per_packet = max_dsi_packet_size - 4 - 1;

	max_pixels_per_packet = max_data_per_packet / bytespp;

	DSSDBG("max_pixels_per_packet %d\n", max_pixels_per_packet);

	display->ctrl->setup_update(display, x, y, w, h);

	pixels_left = w * h;

	DSSDBG("total pixels %d\n", pixels_left);

	data += start_offset;

#ifdef DEBUG
	dsi.update_region.x = x;
	dsi.update_region.y = y;
	dsi.update_region.w = w;
	dsi.update_region.h = h;
	dsi.update_region.bytespp = bytespp;
#endif

	perf_mark_start();

	while (pixels_left > 0) {
		/* 0x2c = write_memory_start */
		/* 0x3c = write_memory_continue */
		u8 dcs_cmd = first ? 0x2c : 0x3c;
		int pixels;
		DSI_DECL_VARS;
		first = 0;

#if 1
		/* using fifo not empty */
		/* TX_FIFO_NOT_EMPTY */
		while (FLD_GET(dsi_read_reg(DSI_VC_CTRL(0)), 5, 5)) {
			udelay(1);
			fifo_stalls++;
			if (fifo_stalls > 0xfffff) {
				DSSERR("fifo stalls overflow, pixels left %d\n",
						pixels_left);
				dsi_if_enable(0);
				return -EIO;
			}
		}
#elif 1
		/* using fifo emptiness */
		while ((REG_GET(DSI_TX_FIFO_VC_EMPTINESS, 7, 0)+1)*4 <
				max_dsi_packet_size) {
			fifo_stalls++;
			if (fifo_stalls > 0xfffff) {
				DSSERR("fifo stalls overflow, pixels left %d\n",
					       pixels_left);
				dsi_if_enable(0);
				return -EIO;
			}
		}
#else
		while ((REG_GET(DSI_TX_FIFO_VC_EMPTINESS, 7, 0)+1)*4 == 0) {
			fifo_stalls++;
			if (fifo_stalls > 0xfffff) {
				DSSERR("fifo stalls overflow, pixels left %d\n",
					       pixels_left);
				dsi_if_enable(0);
				return -EIO;
			}
		}
#endif
		pixels = min(max_pixels_per_packet, pixels_left);

		pixels_left -= pixels;

		dsi_vc_write_long_header(0, DSI_DT_DCS_LONG_WRITE,
				1 + pixels * bytespp, 0);

		DSI_PUSH(0, dcs_cmd);

		while (pixels-- > 0) {
			u32 pix = __raw_readl(data++);

			DSI_PUSH(0, (pix >> 16) & 0xff);
			DSI_PUSH(0, (pix >> 8) & 0xff);
			DSI_PUSH(0, (pix >> 0) & 0xff);

			current_x++;
			if (current_x == x+w) {
				current_x = x;
				data += horiz_inc;
			}
		}

		DSI_FLUSH(0);
	}

	perf_show("L4");

	return 0;
}

#if 0
static void dsi_clear_screen_l4(struct omap_display *display,
			int x, int y, int w, int h)
{
	int first = 1;
	int fifo_stalls = 0;
	int max_dsi_packet_size;
	int max_data_per_packet;
	int max_pixels_per_packet;
	int pixels_left;
	int bytespp = 3;
	int pixnum;

	debug_irq = 0;

	DSSDBG("dsi_clear_screen_l4 (%d,%d %dx%d)\n",
			x, y, w, h);

	if (display->ctrl->bpp != 24)
		return -EINVAL;

	/* We need header(4) + DCSCMD(1) + pixels(numpix*bytespp)
	 * bytes in fifo */

	/* When using CPU, max long packet size is TX buffer size */
	max_dsi_packet_size = dsi.vc[0].fifo_size * 32 * 4;

	max_data_per_packet = max_dsi_packet_size - 4 - 1;

	max_pixels_per_packet = max_data_per_packet / bytespp;

	enable_clocks(1);

	display->ctrl->setup_update(display, x, y, w, h);

	pixels_left = w * h;

	dsi.update_region.x = x;
	dsi.update_region.y = y;
	dsi.update_region.w = w;
	dsi.update_region.h = h;
	dsi.update_region.bytespp = bytespp;

	start_measuring();

	pixnum = 0;

	while (pixels_left > 0) {
		/* 0x2c = write_memory_start */
		/* 0x3c = write_memory_continue */
		u8 dcs_cmd = first ? 0x2c : 0x3c;
		int pixels;
		DSI_DECL_VARS;
		first = 0;

		/* TX_FIFO_NOT_EMPTY */
		while (FLD_GET(dsi_read_reg(DSI_VC_CTRL(0)), 5, 5)) {
			fifo_stalls++;
			if (fifo_stalls > 0xfffff) {
				DSSERR("fifo stalls overflow\n");
				dsi_if_enable(0);
				enable_clocks(0);
				return;
			}
		}

		pixels = min(max_pixels_per_packet, pixels_left);

		pixels_left -= pixels;

		dsi_vc_write_long_header(0, DSI_DT_DCS_LONG_WRITE,
				1 + pixels * bytespp, 0);

		DSI_PUSH(0, dcs_cmd);

		while (pixels-- > 0) {
			u32 pix;

			pix = 0x000000;

			DSI_PUSH(0, (pix >> 16) & 0xff);
			DSI_PUSH(0, (pix >> 8) & 0xff);
			DSI_PUSH(0, (pix >> 0) & 0xff);
		}

		DSI_FLUSH(0);
	}

	enable_clocks(0);

	end_measuring("L4 CLEAR");
}
#endif

static void dsi_setup_update_dispc(struct omap_display *display,
			u16 x, u16 y, u16 w, u16 h)
{
	DSSDBG("dsi_setup_update_dispc(%d,%d %dx%d)\n",
			x, y, w, h);

#ifdef DEBUG
	dsi.update_region.x = x;
	dsi.update_region.y = y;
	dsi.update_region.w = w;
	dsi.update_region.h = h;
	dsi.update_region.bytespp = 3; // XXX
#endif

	dispc_setup_partial_planes(display, &x, &y, &w, &h);

	dispc_set_lcd_size(w, h);
}

static void dsi_setup_autoupdate_dispc(struct omap_display *display)
{
	u16 w, h;

	display->get_resolution(display, &w, &h);

#ifdef DEBUG
	dsi.update_region.x = 0;
	dsi.update_region.y = 0;
	dsi.update_region.w = w;
	dsi.update_region.h = h;
	dsi.update_region.bytespp = 3; // XXX
#endif

	/* the overlay settings may not have been applied, if we were in manual
	 * mode earlier, so do it here */
	display->manager->apply(display->manager);

	dispc_set_lcd_size(w, h);

	dsi.autoupdate_setup = 0;
}

static void dsi_update_screen_dispc(struct omap_display *display,
		u16 x, u16 y, u16 w, u16 h)
{
	int bytespp = 3;
	int len;
	int total_len;
	int packet_payload;
	int packet_len;
	u32 l;

	if (dsi.update_mode == OMAP_DSS_UPDATE_MANUAL)
		DSSDBG("dsi_update_screen_dispc(%d,%d %dx%d)\n",
				x, y, w, h);

	len = w * h * bytespp;

	/* XXX: one packet could be longer, I think? Line buffer is
	 * 1024 x 24bits, but we have to put DCS cmd there also.
	 * 1023 * 3 should work, but causes strange color effects. */
	packet_payload = min(w, (u16)1020) * bytespp;

	packet_len = packet_payload + 1;	/* 1 byte for DCS cmd */
	total_len = (len / packet_payload) * packet_len;

	if (len % packet_payload)
		total_len += (len % packet_payload) + 1;

	display->ctrl->setup_update(display, x, y, w, h);

	if (0)
		dsi_vc_print_status(1);

	perf_mark_start();

	l = FLD_VAL(total_len, 23, 0); /* TE_SIZE */
	dsi_write_reg(DSI_VC_TE(1), l);

	dsi_vc_write_long_header(1, DSI_DT_DCS_LONG_WRITE, packet_len, 0);

	if (dsi.use_te)
		l = FLD_MOD(l, 1, 30, 30); /* TE_EN */
	else
		l = FLD_MOD(l, 1, 31, 31); /* TE_START */
	dsi_write_reg(DSI_VC_TE(1), l);

	dispc_enable_lcd_out(1);

	if (dsi.use_te)
		dsi_vc_send_bta(1);
}

static void framedone_callback(void *data, u32 mask)
{
	if (dsi.framedone_scheduled) {
		DSSERR("Framedone already scheduled. Bogus FRAMEDONE IRQ?\n");
		return;
	}

	dsi.framedone_scheduled = 1;

	/* We get FRAMEDONE when DISPC has finished sending pixels and turns
	 * itself off. However, DSI still has the pixels in its buffers, and
	 * is sending the data. Thus we have to wait until we can do a new
	 * transfer or turn the clocks off. We do that in a separate work
	 * func. */
	queue_work(dsi.workqueue, &dsi.framedone_work);
}

static void framedone_worker(struct work_struct *work)
{
	u32 l;
	unsigned long tmo;
	int i = 0;

	l = REG_GET(DSI_VC_TE(1), 23, 0); /* TE_SIZE */

	/* There shouldn't be much stuff in DSI buffers, if any, so we'll
	 * just busyloop */
	if (l > 0) {
		tmo = jiffies + msecs_to_jiffies(50);
		while (REG_GET(DSI_VC_TE(1), 23, 0) > 0) { /* TE_SIZE */
			i++;
			if (time_after(jiffies, tmo)) {
				DSSERR("timeout waiting TE_SIZE to zero\n");
				break;
			}
			cpu_relax();
		}
	}

	if (REG_GET(DSI_VC_TE(1), 30, 30))
		DSSERR("TE_EN not zero\n");

	if (REG_GET(DSI_VC_TE(1), 31, 31))
		DSSERR("TE_START not zero\n");

	perf_show("DISPC");

	if (dsi.update_mode == OMAP_DSS_UPDATE_MANUAL)
		DSSDBG("FRAMEDONE\n");

#if 0
	if (l)
		DSSWARN("FRAMEDONE irq too early, %d bytes, %d loops\n", l, i);
#else
	if (l > 1024*3)
		DSSWARN("FRAMEDONE irq too early, %d bytes, %d loops\n", l, i);
#endif

#ifdef CONFIG_OMAP2_DSS_FAKE_VSYNC
	dispc_fake_vsync_irq();
#endif
	dsi.framedone_scheduled = 0;

	/* XXX check that fifo is not full. otherwise we would sleep and never
	 * get to process_cmd_fifo below */
	/* We check for target_update_mode, not update_mode. No reason to push
	 * new updates if we're turning auto update off */
	if (dsi.target_update_mode == OMAP_DSS_UPDATE_AUTO)
		dsi_push_autoupdate(dsi.vc[1].display);

	atomic_set(&dsi.cmd_pending, 0);
	dsi_process_cmd_fifo(NULL);
}

static void dsi_start_auto_update(struct omap_display *display)
{
	DSSDBG("starting auto update\n");

	dsi.autoupdate_setup = 1;

	dsi_push_autoupdate(display);
}













/* FIFO functions */

static void dsi_signal_fifo_waiters(void)
{
	if (atomic_read(&dsi.cmd_fifo_full) > 0) {
		DSSDBG("SIGNALING: Fifo not full for waiter!\n");
		complete(&dsi.cmd_done);
		atomic_dec(&dsi.cmd_fifo_full);
	}
}

/* returns 1 for async op, and 0 for sync op */
static int dsi_do_update(struct omap_display *display,
		struct dsi_cmd_update *upd)
{
	int r;
	u16 x = upd->x, y = upd->y, w = upd->w, h = upd->h;
	u16 dw, dh;

	if (dsi.update_mode == OMAP_DSS_UPDATE_DISABLED)
		return 0;

	if (display->state != OMAP_DSS_DISPLAY_ACTIVE)
		return 0;

	display->get_resolution(display, &dw, &dh);
	if  (x > dw || y > dh)
		return 0;

	if (x + w > dw)
		w = dw - x;

	if (y + h > dh)
		h = dh - y;

	DSSDBGF("%d,%d %dx%d", x, y, w, h);

	perf_mark_setup();

	if (display->manager->caps & OMAP_DSS_OVL_MGR_CAP_DISPC) {
		dsi_setup_update_dispc(display, x, y, w, h);
		dsi_update_screen_dispc(display, x, y, w, h);
		return 1;
	} else {
		r = dsi_update_screen_l4(display, x, y, w, h);
		if (r)
			DSSERR("L4 update failed\n");
		return 0;
	}
}

/* returns 1 for async op, and 0 for sync op */
static int dsi_do_autoupdate(struct omap_display *display)
{
	int r;
	u16 w, h;

	if (dsi.update_mode == OMAP_DSS_UPDATE_DISABLED)
		return 0;

	if (display->state != OMAP_DSS_DISPLAY_ACTIVE)
		return 0;

	display->get_resolution(display, &w, &h);

	perf_mark_setup();

	if (display->manager->caps & OMAP_DSS_OVL_MGR_CAP_DISPC) {
		if (dsi.autoupdate_setup)
			dsi_setup_autoupdate_dispc(display);
		dsi_update_screen_dispc(display, 0, 0, w, h);
		return 1;
	} else {
		r = dsi_update_screen_l4(display, 0, 0, w, h);
		if (r)
			DSSERR("L4 update failed\n");
		return 0;
	}
}

static void dsi_do_cmd_mem_read(struct omap_display *display,
		struct dsi_cmd_mem_read *mem_read)
{
	int r;
	r = display->ctrl->memory_read(display,
			mem_read->buf,
			mem_read->size,
			mem_read->x,
			mem_read->y,
			mem_read->w,
			mem_read->h);

	*mem_read->ret_size = (size_t)r;
	complete(mem_read->completion);
}

static void dsi_do_cmd_test(struct omap_display *display,
		struct dsi_cmd_test *test)
{
	int r = 0;

	DSSDBGF("");

	if (display->state != OMAP_DSS_DISPLAY_ACTIVE)
		return;

	/* run test first in low speed mode */
	dsi_vc_enable_hs(0, 0);

	if (display->ctrl->run_test) {
		r = display->ctrl->run_test(display, test->test_num);
		if (r)
			goto end;
	}

	if (display->panel->run_test) {
		r = display->panel->run_test(display, test->test_num);
		if (r)
			goto end;
	}

	/* then in high speed */
	dsi_vc_enable_hs(0, 1);

	if (display->ctrl->run_test) {
		r = display->ctrl->run_test(display, test->test_num);
		if (r)
			goto end;
	}

	if (display->panel->run_test)
		r = display->panel->run_test(display, test->test_num);

end:
	dsi_vc_enable_hs(0, 1);

	*test->result = r;
	complete(test->completion);

	DSSDBG("test end\n");
}

static void dsi_do_cmd_set_te(struct omap_display *display, bool enable)
{
	dsi.use_te = enable;

	if (display->state != OMAP_DSS_DISPLAY_ACTIVE)
		return;

	display->ctrl->enable_te(display, enable);

	if (enable) {
		/* disable LP_RX_TO, so that we can receive TE.
		 * Time to wait for TE is longer than the timer allows */
		REG_FLD_MOD(DSI_TIMING2, 0, 15, 15); /* LP_RX_TO */
	} else {
		REG_FLD_MOD(DSI_TIMING2, 1, 15, 15); /* LP_RX_TO */
	}
}

static void dsi_do_cmd_set_update_mode(struct omap_display *display,
	       enum omap_dss_update_mode mode)
{
	dsi.update_mode = mode;

	if (display->state != OMAP_DSS_DISPLAY_ACTIVE)
		return;

	if (mode == OMAP_DSS_UPDATE_AUTO)
		dsi_start_auto_update(display);
}

static void dsi_process_cmd_fifo(struct work_struct *work)
{
	int len;
	struct dsi_cmd_item p;
	unsigned long flags;
	struct omap_display *display;
	int exit = 0;

	if (dsi.debug_process)
		DSSDBGF("");

	if (atomic_cmpxchg(&dsi.cmd_pending, 0, 1) == 1) {
		if (dsi.debug_process)
			DSSDBG("cmd pending, skip process\n");
		return;
	}

	while (!exit) {
		spin_lock_irqsave(dsi.cmd_fifo->lock, flags);

		len = __kfifo_get(dsi.cmd_fifo, (unsigned char *)&p,
				  sizeof(p));
		if (len == 0) {
			if (dsi.debug_process)
				DSSDBG("nothing more in fifo, atomic clear\n");
			atomic_set(&dsi.cmd_pending, 0);
			spin_unlock_irqrestore(dsi.cmd_fifo->lock, flags);
			break;
		}

		spin_unlock_irqrestore(dsi.cmd_fifo->lock, flags);

		BUG_ON(len != sizeof(p));

		display = p.display;

		if (dsi.debug_process)
			DSSDBG("processing cmd %d\n", p.cmd);

		switch (p.cmd) {
		case DSI_CMD_UPDATE:
			if (dsi_do_update(display, &p.u.r)) {
				if (dsi.debug_process)
					DSSDBG("async update\n");
				exit = 1;
			} else {
				if (dsi.debug_process)
					DSSDBG("sync update\n");
			}
			break;

		case DSI_CMD_AUTOUPDATE:
			if (dsi_do_autoupdate(display)) {
				if (dsi.debug_process)
					DSSDBG("async autoupdate\n");
				exit = 1;
			} else {
				if (dsi.debug_process)
					DSSDBG("sync autoupdate\n");
			}
			break;

		case DSI_CMD_SYNC:
			if (dsi.debug_process)
				DSSDBG("Signaling SYNC done!\n");
			complete(p.u.sync);
			break;

		case DSI_CMD_MEM_READ:
			dsi_do_cmd_mem_read(display, &p.u.mem_read);
			break;

		case DSI_CMD_TEST:
			dsi_do_cmd_test(display, &p.u.test);
			break;

		case DSI_CMD_SET_TE:
			dsi_do_cmd_set_te(display, p.u.te);
			break;

		case DSI_CMD_SET_UPDATE_MODE:
			dsi_do_cmd_set_update_mode(display, p.u.update_mode);
			break;

		case DSI_CMD_SET_ROTATE:
			display->ctrl->set_rotate(display, p.u.rotate);
			if (dsi.update_mode == OMAP_DSS_UPDATE_AUTO)
				dsi.autoupdate_setup = 1;
			break;

		case DSI_CMD_SET_MIRROR:
			display->ctrl->set_mirror(display, p.u.mirror);
			break;

		default:
			BUG();
		}
	}

	if (dsi.debug_process)
		DSSDBG("exit dsi_process_cmd_fifo\n");

	dsi_signal_fifo_waiters();
}

static void dsi_push_cmd(struct dsi_cmd_item *p)
{
	int ret;

	if (dsi.debug_process)
		DSSDBGF("");

	while (1) {
		unsigned long flags;
		unsigned avail, used;

		spin_lock_irqsave(dsi.cmd_fifo->lock, flags);
		used = __kfifo_len(dsi.cmd_fifo) / sizeof(struct dsi_cmd_item);
		avail = DSI_CMD_FIFO_LEN - used;

		if (dsi.debug_process)
			DSSDBG("%u/%u items left in fifo\n", avail, used);

		if (avail == 0) {
			if (dsi.debug_process)
				DSSDBG("cmd fifo full, waiting...\n");
			spin_unlock_irqrestore(dsi.cmd_fifo->lock, flags);
			atomic_inc(&dsi.cmd_fifo_full);
			wait_for_completion(&dsi.cmd_done);
			if (dsi.debug_process)
				DSSDBG("cmd fifo not full, woke up\n");
			continue;
		}

		ret = __kfifo_put(dsi.cmd_fifo, (unsigned char *)p,
				sizeof(*p));

		spin_unlock_irqrestore(dsi.cmd_fifo->lock, flags);

		BUG_ON(ret != sizeof(*p));

		break;
	}

	queue_work(dsi.workqueue, &dsi.process_work);
}

static void dsi_push_update(struct omap_display *display,
		int x, int y, int w, int h)
{
	struct dsi_cmd_item p;

	p.display = display;
	p.cmd = DSI_CMD_UPDATE;

	p.u.r.x = x;
	p.u.r.y = y;
	p.u.r.w = w;
	p.u.r.h = h;

	DSSDBG("pushing UPDATE %d,%d %dx%d\n", x, y, w, h);

	dsi_push_cmd(&p);
}

static void dsi_push_autoupdate(struct omap_display *display)
{
	struct dsi_cmd_item p;

	p.display = display;
	p.cmd = DSI_CMD_AUTOUPDATE;

	dsi_push_cmd(&p);
}

static void dsi_push_sync(struct omap_display *display,
		struct completion *sync_comp)
{
	struct dsi_cmd_item p;

	p.display = display;
	p.cmd = DSI_CMD_SYNC;
	p.u.sync = sync_comp;

	DSSDBG("pushing SYNC\n");

	dsi_push_cmd(&p);
}

static void dsi_push_mem_read(struct omap_display *display,
		struct dsi_cmd_mem_read *mem_read)
{
	struct dsi_cmd_item p;

	p.display = display;
	p.cmd = DSI_CMD_MEM_READ;
	p.u.mem_read = *mem_read;

	DSSDBG("pushing MEM_READ\n");

	dsi_push_cmd(&p);
}

static void dsi_push_test(struct omap_display *display, int test_num,
		int *result, struct completion *completion)
{
	struct dsi_cmd_item p;

	p.display = display;
	p.cmd = DSI_CMD_TEST;
	p.u.test.test_num = test_num;
	p.u.test.result = result;
	p.u.test.completion = completion;

	DSSDBG("pushing TEST\n");

	dsi_push_cmd(&p);
}

static void dsi_push_set_te(struct omap_display *display, bool enable)
{
	struct dsi_cmd_item p;

	p.display = display;
	p.cmd = DSI_CMD_SET_TE;
	p.u.te = enable;

	DSSDBG("pushing SET_TE\n");

	dsi_push_cmd(&p);
}

static void dsi_push_set_update_mode(struct omap_display *display,
		enum omap_dss_update_mode mode)
{
	struct dsi_cmd_item p;

	p.display = display;
	p.cmd = DSI_CMD_SET_UPDATE_MODE;
	p.u.update_mode = mode;

	DSSDBG("pushing SET_UPDATE_MODE\n");

	dsi_push_cmd(&p);
}

static void dsi_push_set_rotate(struct omap_display *display, int rotate)
{
	struct dsi_cmd_item p;

	p.display = display;
	p.cmd = DSI_CMD_SET_ROTATE;
	p.u.rotate = rotate;

	DSSDBG("pushing SET_ROTATE\n");

	dsi_push_cmd(&p);
}

static void dsi_push_set_mirror(struct omap_display *display, int mirror)
{
	struct dsi_cmd_item p;

	p.display = display;
	p.cmd = DSI_CMD_SET_MIRROR;
	p.u.mirror = mirror;

	DSSDBG("pushing SET_MIRROR\n");

	dsi_push_cmd(&p);
}

static int dsi_wait_sync(struct omap_display *display)
{
	long wait = msecs_to_jiffies(60000);
	struct completion compl;

	DSSDBGF("");

	init_completion(&compl);
	dsi_push_sync(display, &compl);

	DSSDBG("Waiting for SYNC to happen...\n");
	wait = wait_for_completion_timeout(&compl, wait);
	DSSDBG("Released from SYNC\n");

	if (wait == 0) {
		DSSERR("timeout waiting sync\n");
		return -ETIME;
	}

	return 0;
}












/* Display funcs */

static int dsi_display_init_dispc(struct omap_display *display)
{
	int r;

	r = omap_dispc_register_isr(framedone_callback, NULL,
			DISPC_IRQ_FRAMEDONE);
	if (r) {
		DSSERR("can't get FRAMEDONE irq\n");
		return r;
	}

	dispc_set_lcd_display_type(OMAP_DSS_LCD_DISPLAY_TFT);

	dispc_set_parallel_interface_mode(OMAP_DSS_PARALLELMODE_DSI);
	dispc_enable_fifohandcheck(1);

	dispc_set_tft_data_lines(display->ctrl->pixel_size);

	{
		struct omap_video_timings timings = {
			.hsw		= 1,
			.hfp		= 1,
			.hbp		= 1,
			.vsw		= 1,
			.vfp		= 0,
			.vbp		= 0,
		};

		dispc_set_lcd_timings(&timings);
	}

	return 0;
}

static void dsi_display_uninit_dispc(struct omap_display *display)
{
	omap_dispc_unregister_isr(framedone_callback, NULL,
			DISPC_IRQ_FRAMEDONE);
}

static int dsi_display_init_dsi(struct omap_display *display)
{
	struct dsi_clock_info cinfo;
	int r;

	_dsi_print_reset_status();

	r = dsi_pll_init(1, 0);
	if (r)
		goto err0;

	r = dsi_pll_calc_ddrfreq(display->hw_config.u.dsi.ddr_clk_hz, &cinfo);
	if (r)
		goto err1;

	r = dsi_pll_program(&cinfo);
	if (r)
		goto err1;

	DSSDBG("PLL OK\n");

	r = dsi_complexio_init(display);
	if (r)
		goto err1;

	_dsi_print_reset_status();

	dsi_proto_timings();
	dsi_set_lp_clk_divisor();

	if (1)
		_dsi_print_reset_status();

	r = dsi_proto_config(display);
	if (r)
		goto err2;

	/* enable interface */
	dsi_vc_enable(0, 1);
	dsi_vc_enable(1, 1);
	dsi_if_enable(1);
	dsi_force_tx_stop_mode_io();

	if (display->ctrl && display->ctrl->enable) {
		r = display->ctrl->enable(display);
		if (r)
			goto err3;
	}

	if (display->panel && display->panel->enable) {
		r = display->panel->enable(display);
		if (r)
			goto err4;
	}

	/* enable high-speed after initial config */
	dsi_vc_enable_hs(0, 1);

	return 0;
err4:
	if (display->ctrl && display->ctrl->disable)
		display->ctrl->disable(display);
err3:
	dsi_if_enable(0);
err2:
	dsi_complexio_uninit();
err1:
	dsi_pll_uninit();
err0:
	return r;
}

static void dsi_display_uninit_dsi(struct omap_display *display)
{
	if (display->panel && display->panel->disable)
		display->panel->disable(display);
	if (display->ctrl && display->ctrl->disable)
		display->ctrl->disable(display);

	dsi_complexio_uninit();
	dsi_pll_uninit();
}

static int dsi_core_init(void)
{
	/* Autoidle */
	REG_FLD_MOD(DSI_SYSCONFIG, 1, 0, 0);

	/* ENWAKEUP */
	REG_FLD_MOD(DSI_SYSCONFIG, 1, 2, 2);

	/* SIDLEMODE smart-idle */
	REG_FLD_MOD(DSI_SYSCONFIG, 2, 4, 3);

	_dsi_initialize_irq();

	return 0;
}

static int dsi_display_enable(struct omap_display *display)
{
	int r = 0;

	DSSDBG("dsi_display_enable\n");

	mutex_lock(&dsi.lock);

	if (display->state != OMAP_DSS_DISPLAY_DISABLED) {
		DSSERR("display already enabled\n");
		r = -EINVAL;
		goto err0;
	}

	enable_clocks(1);
	dsi_enable_pll_clock(1);

	r = _dsi_reset();
	if (r)
		return r;

	dsi_core_init();

	r = dsi_display_init_dispc(display);
	if (r)
		goto err1;

	r = dsi_display_init_dsi(display);
	if (r)
		goto err2;

	display->state = OMAP_DSS_DISPLAY_ACTIVE;

	if (dsi.use_te)
		dsi_push_set_te(display, 1);

	dsi_push_set_update_mode(display, dsi.user_update_mode);
	dsi.target_update_mode = dsi.user_update_mode;

	mutex_unlock(&dsi.lock);

	return dsi_wait_sync(display);

err2:
	dsi_display_uninit_dispc(display);
err1:
	enable_clocks(0);
	dsi_enable_pll_clock(0);
err0:
	mutex_unlock(&dsi.lock);
	DSSDBG("dsi_display_enable FAILED\n");
	return r;
}

static void dsi_display_disable(struct omap_display *display)
{
	DSSDBG("dsi_display_disable\n");

	mutex_lock(&dsi.lock);

	if (display->state == OMAP_DSS_DISPLAY_DISABLED ||
			display->state == OMAP_DSS_DISPLAY_SUSPENDED)
		goto end;

	if (dsi.target_update_mode != OMAP_DSS_UPDATE_DISABLED) {
		dsi_push_set_update_mode(display, OMAP_DSS_UPDATE_DISABLED);
		dsi.target_update_mode = OMAP_DSS_UPDATE_DISABLED;
	}

	dsi_wait_sync(display);

	display->state = OMAP_DSS_DISPLAY_DISABLED;

	dsi_display_uninit_dispc(display);

	dsi_display_uninit_dsi(display);

	enable_clocks(0);
	dsi_enable_pll_clock(0);
end:
	mutex_unlock(&dsi.lock);
}

static int dsi_display_suspend(struct omap_display *display)
{
	DSSDBG("dsi_display_suspend\n");

	dsi_display_disable(display);

	display->state = OMAP_DSS_DISPLAY_SUSPENDED;

	return 0;
}

static int dsi_display_resume(struct omap_display *display)
{
	DSSDBG("dsi_display_resume\n");

	display->state = OMAP_DSS_DISPLAY_DISABLED;
	return dsi_display_enable(display);
}

static int dsi_display_update(struct omap_display *display,
			u16 x, u16 y, u16 w, u16 h)
{
	DSSDBG("dsi_display_update(%d,%d %dx%d)\n", x, y, w, h);

	if (w == 0 || h == 0)
		return 0;

	mutex_lock(&dsi.lock);

	if (dsi.target_update_mode == OMAP_DSS_UPDATE_MANUAL)
		dsi_push_update(display, x, y, w, h);
	/* XXX else return error? */

	mutex_unlock(&dsi.lock);

	return 0;
}

static int dsi_display_sync(struct omap_display *display)
{
	DSSDBGF("");
	return dsi_wait_sync(display);
}

static int dsi_display_set_update_mode(struct omap_display *display,
		enum omap_dss_update_mode mode)
{
	DSSDBGF("%d", mode);

	mutex_lock(&dsi.lock);

	if (dsi.target_update_mode != mode) {
		dsi_push_set_update_mode(display, mode);

		dsi.target_update_mode = mode;
		dsi.user_update_mode = mode;
	}

	mutex_unlock(&dsi.lock);

	return dsi_wait_sync(display);
}

static enum omap_dss_update_mode dsi_display_get_update_mode(
		struct omap_display *display)
{
	return dsi.update_mode;
}

static int dsi_display_enable_te(struct omap_display *display, bool enable)
{
	DSSDBGF("%d", enable);

	if (!display->ctrl->enable_te)
		return -ENOENT;

	dsi_push_set_te(display, enable);

	return dsi_wait_sync(display);
}

static int dsi_display_get_te(struct omap_display *display)
{
	return dsi.use_te;
}



static int dsi_display_set_rotate(struct omap_display *display, u8 rotate)
{
	DSSDBGF("%d", rotate);

	if (!display->ctrl->set_rotate || !display->ctrl->get_rotate)
		return -EINVAL;

	dsi_push_set_rotate(display, rotate);

	return dsi_wait_sync(display);
}

static u8 dsi_display_get_rotate(struct omap_display *display)
{
	if (!display->ctrl->set_rotate || !display->ctrl->get_rotate)
		return 0;

	return display->ctrl->get_rotate(display);
}

static int dsi_display_set_mirror(struct omap_display *display, bool mirror)
{
	DSSDBGF("%d", mirror);

	if (!display->ctrl->set_mirror || !display->ctrl->get_mirror)
		return -EINVAL;

	dsi_push_set_mirror(display, mirror);

	return dsi_wait_sync(display);
}

static bool dsi_display_get_mirror(struct omap_display *display)
{
	if (!display->ctrl->set_mirror || !display->ctrl->get_mirror)
		return 0;

	return display->ctrl->get_mirror(display);
}

static int dsi_display_run_test(struct omap_display *display, int test_num)
{
	long wait = msecs_to_jiffies(60000);
	struct completion compl;
	int result;

	if (display->state != OMAP_DSS_DISPLAY_ACTIVE)
		return -EIO;

	DSSDBGF("%d", test_num);

	init_completion(&compl);

	dsi_push_test(display, test_num, &result, &compl);

	DSSDBG("Waiting for SYNC to happen...\n");
	wait = wait_for_completion_timeout(&compl, wait);
	DSSDBG("Released from SYNC\n");

	if (wait == 0) {
		DSSERR("timeout waiting test sync\n");
		return -ETIME;
	}

	return result;
}

static int dsi_display_memory_read(struct omap_display *display,
		void *buf, size_t size,
		u16 x, u16 y, u16 w, u16 h)
{
	long wait = msecs_to_jiffies(60000);
	struct completion compl;
	struct dsi_cmd_mem_read mem_read;
	size_t ret_size;

	DSSDBGF("");

	if (!display->ctrl->memory_read)
		return -EINVAL;

	if (display->state != OMAP_DSS_DISPLAY_ACTIVE)
		return -EIO;

	init_completion(&compl);

	mem_read.x = x;
	mem_read.y = y;
	mem_read.w = w;
	mem_read.h = h;
	mem_read.buf = buf;
	mem_read.size = size;
	mem_read.ret_size = &ret_size;
	mem_read.completion = &compl;

	dsi_push_mem_read(display, &mem_read);

	DSSDBG("Waiting for SYNC to happen...\n");
	wait = wait_for_completion_timeout(&compl, wait);
	DSSDBG("Released from SYNC\n");

	if (wait == 0) {
		DSSERR("timeout waiting mem read sync\n");
		return -ETIME;
	}

	return ret_size;
}

static void dsi_configure_overlay(struct omap_overlay *ovl)
{
	unsigned low, high, size;
	enum omap_burst_size burst;
	enum omap_plane plane = ovl->id;

	burst = OMAP_DSS_BURST_16x32;
	size = 16 * 32 / 8;

	dispc_set_burst_size(plane, burst);

	high = dispc_get_plane_fifo_size(plane) - size;
	low = 0;
	dispc_setup_plane_fifo(plane, low, high);
}

void dsi_init_display(struct omap_display *display)
{
	DSSDBG("DSI init\n");

	display->enable = dsi_display_enable;
	display->disable = dsi_display_disable;
	display->suspend = dsi_display_suspend;
	display->resume = dsi_display_resume;
	display->update = dsi_display_update;
	display->sync = dsi_display_sync;
	display->set_update_mode = dsi_display_set_update_mode;
	display->get_update_mode = dsi_display_get_update_mode;
	display->enable_te = dsi_display_enable_te;
	display->get_te = dsi_display_get_te;

	display->get_rotate = dsi_display_get_rotate;
	display->set_rotate = dsi_display_set_rotate;

	display->get_mirror = dsi_display_get_mirror;
	display->set_mirror = dsi_display_set_mirror;

	display->run_test = dsi_display_run_test;
	display->memory_read = dsi_display_memory_read;

	display->configure_overlay = dsi_configure_overlay;

	display->caps = OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;

	dsi.vc[0].display = display;
	dsi.vc[1].display = display;
}

int dsi_init(void)
{
	u32 rev;

	spin_lock_init(&dsi.cmd_lock);
	dsi.cmd_fifo = kfifo_alloc(
			DSI_CMD_FIFO_LEN * sizeof(struct dsi_cmd_item),
			GFP_KERNEL,
			&dsi.cmd_lock);

	init_completion(&dsi.cmd_done);
	atomic_set(&dsi.cmd_fifo_full, 0);
	atomic_set(&dsi.cmd_pending, 0);

	init_completion(&dsi.bta_completion);

	dsi.workqueue = create_singlethread_workqueue("dsi");
	INIT_WORK(&dsi.framedone_work, framedone_worker);
	INIT_WORK(&dsi.process_work, dsi_process_cmd_fifo);

	mutex_init(&dsi.lock);

	dsi.target_update_mode = OMAP_DSS_UPDATE_DISABLED;
	dsi.user_update_mode = OMAP_DSS_UPDATE_DISABLED;

	dsi.base = ioremap(DSI_BASE, DSI_SZ_REGS);
	if (!dsi.base) {
		DSSERR("can't ioremap DSI\n");
		return -ENOMEM;
	}

	enable_clocks(1);

	rev = dsi_read_reg(DSI_REVISION);
	printk(KERN_INFO "OMAP DSI rev %d.%d\n",
	       FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0));

	enable_clocks(0);

	return 0;
}

void dsi_exit(void)
{
	flush_workqueue(dsi.workqueue);
	destroy_workqueue(dsi.workqueue);

	iounmap(dsi.base);

	kfifo_free(dsi.cmd_fifo);

	DSSDBG("omap_dsi_exit\n");
}

