// Seed: 3166128934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_4;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input wire id_2,
    input wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    output supply0 id_8
);
  uwire id_10 = 1, id_11;
  xnor (id_8, id_7, id_3, id_13, id_11, id_10, id_2, id_5);
  assign id_0 = ~1;
  uwire id_12, id_13 = id_5;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11
  );
endmodule
