#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cf23088970 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v000001cf2311d530_0 .net "PC", 31 0, L_000001cf231a0710;  1 drivers
v000001cf2311b910_0 .net "cycles_consumed", 31 0, v000001cf2311cf90_0;  1 drivers
v000001cf2311d670_0 .var "input_clk", 0 0;
v000001cf2311d710_0 .var "rst", 0 0;
S_000001cf22eba010 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_000001cf23088970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001cf2305ce70 .functor NOR 1, v000001cf2311d670_0, v000001cf2310d960_0, C4<0>, C4<0>;
L_000001cf2305d340 .functor AND 1, v000001cf230f0060_0, v000001cf230ee8a0_0, C4<1>, C4<1>;
L_000001cf2305cee0 .functor AND 1, L_000001cf2305d340, L_000001cf2311beb0, C4<1>, C4<1>;
L_000001cf2305dea0 .functor AND 1, v000001cf230deb40_0, v000001cf230def00_0, C4<1>, C4<1>;
L_000001cf2305d3b0 .functor AND 1, L_000001cf2305dea0, L_000001cf2311b9b0, C4<1>, C4<1>;
L_000001cf2305d030 .functor AND 1, v000001cf2310d780_0, v000001cf2310df00_0, C4<1>, C4<1>;
L_000001cf2305c690 .functor AND 1, L_000001cf2305d030, L_000001cf2311d850, C4<1>, C4<1>;
L_000001cf2305c850 .functor AND 1, v000001cf230f0060_0, v000001cf230ee8a0_0, C4<1>, C4<1>;
L_000001cf2305dab0 .functor AND 1, L_000001cf2305c850, L_000001cf2311db70, C4<1>, C4<1>;
L_000001cf2305db90 .functor AND 1, v000001cf230deb40_0, v000001cf230def00_0, C4<1>, C4<1>;
L_000001cf2305d180 .functor AND 1, L_000001cf2305db90, L_000001cf2311baf0, C4<1>, C4<1>;
L_000001cf2305dc00 .functor AND 1, v000001cf2310d780_0, v000001cf2310df00_0, C4<1>, C4<1>;
L_000001cf2305dc70 .functor AND 1, L_000001cf2305dc00, L_000001cf2311be10, C4<1>, C4<1>;
L_000001cf23126c10 .functor NOT 1, L_000001cf2305ce70, C4<0>, C4<0>, C4<0>;
L_000001cf23126900 .functor NOT 1, L_000001cf2305ce70, C4<0>, C4<0>, C4<0>;
L_000001cf2313bd60 .functor NOT 1, L_000001cf2305ce70, C4<0>, C4<0>, C4<0>;
L_000001cf2313b430 .functor NOT 1, L_000001cf2305ce70, C4<0>, C4<0>, C4<0>;
L_000001cf2313b4a0 .functor NOT 1, L_000001cf2305ce70, C4<0>, C4<0>, C4<0>;
L_000001cf231a0710 .functor BUFZ 32, v000001cf2310aee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cf2310e860_0 .net "EX1_ALU_OPER1", 31 0, L_000001cf23126d60;  1 drivers
v000001cf2310e540_0 .net "EX1_ALU_OPER2", 31 0, L_000001cf2313caf0;  1 drivers
v000001cf2310e680_0 .net "EX1_PC", 31 0, v000001cf230f13c0_0;  1 drivers
v000001cf2310e360_0 .net "EX1_PFC", 31 0, v000001cf230f04c0_0;  1 drivers
v000001cf2310e5e0_0 .net "EX1_PFC_to_IF", 31 0, L_000001cf2311b230;  1 drivers
v000001cf2310e900_0 .net "EX1_forward_to_B", 31 0, v000001cf230f0100_0;  1 drivers
v000001cf2310e400_0 .net "EX1_is_beq", 0 0, v000001cf230f0560_0;  1 drivers
v000001cf2310e4a0_0 .net "EX1_is_bne", 0 0, v000001cf230f0740_0;  1 drivers
v000001cf23107880_0 .net "EX1_is_jal", 0 0, v000001cf230f10a0_0;  1 drivers
v000001cf23108f00_0 .net "EX1_is_jr", 0 0, v000001cf230f0ec0_0;  1 drivers
v000001cf231083c0_0 .net "EX1_is_oper2_immed", 0 0, v000001cf230f0600_0;  1 drivers
v000001cf23109180_0 .net "EX1_memread", 0 0, v000001cf230f01a0_0;  1 drivers
v000001cf231090e0_0 .net "EX1_memwrite", 0 0, v000001cf230f1140_0;  1 drivers
v000001cf23108500_0 .net "EX1_opcode", 11 0, v000001cf230f0880_0;  1 drivers
v000001cf23108640_0 .net "EX1_predicted", 0 0, v000001cf230f1280_0;  1 drivers
v000001cf23108000_0 .net "EX1_rd_ind", 4 0, v000001cf230f1320_0;  1 drivers
v000001cf23107560_0 .net "EX1_rd_indzero", 0 0, v000001cf230f0240_0;  1 drivers
v000001cf231085a0_0 .net "EX1_regwrite", 0 0, v000001cf230f0e20_0;  1 drivers
v000001cf23108fa0_0 .net "EX1_rs1", 31 0, v000001cf230f02e0_0;  1 drivers
v000001cf231071a0_0 .net "EX1_rs1_ind", 4 0, v000001cf230f07e0_0;  1 drivers
v000001cf23107100_0 .net "EX1_rs2", 31 0, v000001cf230f0920_0;  1 drivers
v000001cf23107f60_0 .net "EX1_rs2_ind", 4 0, v000001cf230f09c0_0;  1 drivers
v000001cf23107740_0 .net "EX1_rs2_out", 31 0, L_000001cf2313c0e0;  1 drivers
v000001cf23107ce0_0 .net "EX2_ALU_OPER1", 31 0, v000001cf230efac0_0;  1 drivers
v000001cf23108b40_0 .net "EX2_ALU_OPER2", 31 0, v000001cf230eff20_0;  1 drivers
v000001cf231086e0_0 .net "EX2_ALU_OUT", 31 0, L_000001cf2311b730;  1 drivers
v000001cf23109040_0 .net "EX2_PC", 31 0, v000001cf230ef520_0;  1 drivers
v000001cf23107920_0 .net "EX2_PFC_to_IF", 31 0, v000001cf230effc0_0;  1 drivers
v000001cf23107420_0 .net "EX2_forward_to_B", 31 0, v000001cf230ef5c0_0;  1 drivers
v000001cf23108be0_0 .net "EX2_is_beq", 0 0, v000001cf230ee440_0;  1 drivers
v000001cf23107240_0 .net "EX2_is_bne", 0 0, v000001cf230ef660_0;  1 drivers
v000001cf23107600_0 .net "EX2_is_jal", 0 0, v000001cf230edf40_0;  1 drivers
v000001cf231072e0_0 .net "EX2_is_jr", 0 0, v000001cf230ef700_0;  1 drivers
v000001cf23109220_0 .net "EX2_is_oper2_immed", 0 0, v000001cf230edc20_0;  1 drivers
v000001cf23108780_0 .net "EX2_memread", 0 0, v000001cf230ef840_0;  1 drivers
v000001cf23108820_0 .net "EX2_memwrite", 0 0, v000001cf230ef980_0;  1 drivers
v000001cf23106ac0_0 .net "EX2_opcode", 11 0, v000001cf230efb60_0;  1 drivers
v000001cf231088c0_0 .net "EX2_predicted", 0 0, v000001cf230efa20_0;  1 drivers
v000001cf231074c0_0 .net "EX2_rd_ind", 4 0, v000001cf230efc00_0;  1 drivers
v000001cf23108aa0_0 .net "EX2_rd_indzero", 0 0, v000001cf230ee8a0_0;  1 drivers
v000001cf23108960_0 .net "EX2_regwrite", 0 0, v000001cf230f0060_0;  1 drivers
v000001cf23108460_0 .net "EX2_rs1", 31 0, v000001cf230edcc0_0;  1 drivers
v000001cf23106ca0_0 .net "EX2_rs1_ind", 4 0, v000001cf230ed900_0;  1 drivers
v000001cf23108320_0 .net "EX2_rs2_ind", 4 0, v000001cf230ed9a0_0;  1 drivers
v000001cf23106f20_0 .net "EX2_rs2_out", 31 0, v000001cf230edea0_0;  1 drivers
v000001cf231076a0_0 .net "ID_INST", 31 0, v000001cf230fb4a0_0;  1 drivers
v000001cf23107380_0 .net "ID_PC", 31 0, v000001cf230fb540_0;  1 drivers
v000001cf23108a00_0 .net "ID_PFC_to_EX", 31 0, L_000001cf2311f970;  1 drivers
v000001cf23106b60_0 .net "ID_PFC_to_IF", 31 0, L_000001cf2311f8d0;  1 drivers
v000001cf231081e0_0 .net "ID_forward_to_B", 31 0, L_000001cf23120690;  1 drivers
v000001cf23107b00_0 .net "ID_is_beq", 0 0, L_000001cf23120190;  1 drivers
v000001cf23108c80_0 .net "ID_is_bne", 0 0, L_000001cf23120230;  1 drivers
v000001cf23106c00_0 .net "ID_is_j", 0 0, L_000001cf23120d70;  1 drivers
v000001cf23107c40_0 .net "ID_is_jal", 0 0, L_000001cf23120910;  1 drivers
v000001cf231077e0_0 .net "ID_is_jr", 0 0, L_000001cf231202d0;  1 drivers
v000001cf23108d20_0 .net "ID_is_oper2_immed", 0 0, L_000001cf23125b00;  1 drivers
v000001cf231079c0_0 .net "ID_memread", 0 0, L_000001cf23120cd0;  1 drivers
v000001cf23106d40_0 .net "ID_memwrite", 0 0, L_000001cf23120f50;  1 drivers
v000001cf23108dc0_0 .net "ID_opcode", 11 0, v000001cf2310b660_0;  1 drivers
v000001cf23108e60_0 .net "ID_predicted", 0 0, v000001cf230f4880_0;  1 drivers
v000001cf23106de0_0 .net "ID_rd_ind", 4 0, v000001cf2310ba20_0;  1 drivers
v000001cf23106e80_0 .net "ID_regwrite", 0 0, L_000001cf23120af0;  1 drivers
v000001cf23107a60_0 .net "ID_rs1", 31 0, v000001cf230f7120_0;  1 drivers
v000001cf23107ba0_0 .net "ID_rs1_ind", 4 0, v000001cf23109900_0;  1 drivers
v000001cf23107d80_0 .net "ID_rs2", 31 0, v000001cf230f82a0_0;  1 drivers
v000001cf23106fc0_0 .net "ID_rs2_ind", 4 0, v000001cf2310b7a0_0;  1 drivers
v000001cf23107e20_0 .net "IF_INST", 31 0, L_000001cf23126190;  1 drivers
v000001cf23107060_0 .net "IF_pc", 31 0, v000001cf2310aee0_0;  1 drivers
v000001cf23107ec0_0 .net "MEM_ALU_OUT", 31 0, v000001cf230dfea0_0;  1 drivers
v000001cf231080a0_0 .net "MEM_Data_mem_out", 31 0, v000001cf2310c740_0;  1 drivers
v000001cf23108140_0 .net "MEM_memread", 0 0, v000001cf230de960_0;  1 drivers
v000001cf23108280_0 .net "MEM_memwrite", 0 0, v000001cf230de6e0_0;  1 drivers
v000001cf2311ba50_0 .net "MEM_opcode", 11 0, v000001cf230dff40_0;  1 drivers
v000001cf2311c630_0 .net "MEM_rd_ind", 4 0, v000001cf230dfa40_0;  1 drivers
v000001cf2311c450_0 .net "MEM_rd_indzero", 0 0, v000001cf230def00_0;  1 drivers
v000001cf2311d7b0_0 .net "MEM_regwrite", 0 0, v000001cf230deb40_0;  1 drivers
v000001cf2311d2b0_0 .net "MEM_rs2", 31 0, v000001cf230df7c0_0;  1 drivers
v000001cf2311bcd0_0 .net "PC", 31 0, L_000001cf231a0710;  alias, 1 drivers
v000001cf2311dcb0_0 .net "STALL_ID1_FLUSH", 0 0, v000001cf230f6360_0;  1 drivers
v000001cf2311ca90_0 .net "STALL_ID2_FLUSH", 0 0, v000001cf230f6860_0;  1 drivers
v000001cf2311bc30_0 .net "STALL_IF_FLUSH", 0 0, v000001cf230f56e0_0;  1 drivers
v000001cf2311c6d0_0 .net "WB_ALU_OUT", 31 0, v000001cf2310d6e0_0;  1 drivers
v000001cf2311c310_0 .net "WB_Data_mem_out", 31 0, v000001cf2310e040_0;  1 drivers
v000001cf2311cb30_0 .net "WB_memread", 0 0, v000001cf2310cba0_0;  1 drivers
v000001cf2311dc10_0 .net "WB_rd_ind", 4 0, v000001cf2310e0e0_0;  1 drivers
v000001cf2311bf50_0 .net "WB_rd_indzero", 0 0, v000001cf2310df00_0;  1 drivers
v000001cf2311c090_0 .net "WB_regwrite", 0 0, v000001cf2310d780_0;  1 drivers
v000001cf2311c8b0_0 .net "Wrong_prediction", 0 0, L_000001cf2313cfc0;  1 drivers
v000001cf2311c9f0_0 .net *"_ivl_1", 0 0, L_000001cf2305d340;  1 drivers
v000001cf2311dd50_0 .net *"_ivl_13", 0 0, L_000001cf2305d030;  1 drivers
v000001cf2311dad0_0 .net *"_ivl_14", 0 0, L_000001cf2311d850;  1 drivers
v000001cf2311d5d0_0 .net *"_ivl_19", 0 0, L_000001cf2305c850;  1 drivers
v000001cf2311c950_0 .net *"_ivl_2", 0 0, L_000001cf2311beb0;  1 drivers
v000001cf2311bff0_0 .net *"_ivl_20", 0 0, L_000001cf2311db70;  1 drivers
v000001cf2311d350_0 .net *"_ivl_25", 0 0, L_000001cf2305db90;  1 drivers
v000001cf2311cef0_0 .net *"_ivl_26", 0 0, L_000001cf2311baf0;  1 drivers
v000001cf2311bd70_0 .net *"_ivl_31", 0 0, L_000001cf2305dc00;  1 drivers
v000001cf2311dfd0_0 .net *"_ivl_32", 0 0, L_000001cf2311be10;  1 drivers
v000001cf2311cbd0_0 .net *"_ivl_40", 31 0, L_000001cf23120a50;  1 drivers
L_000001cf23140c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf2311c4f0_0 .net *"_ivl_43", 26 0, L_000001cf23140c58;  1 drivers
L_000001cf23140ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf2311cdb0_0 .net/2u *"_ivl_44", 31 0, L_000001cf23140ca0;  1 drivers
v000001cf2311cc70_0 .net *"_ivl_52", 31 0, L_000001cf231921f0;  1 drivers
L_000001cf23140d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf2311cd10_0 .net *"_ivl_55", 26 0, L_000001cf23140d30;  1 drivers
L_000001cf23140d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf2311da30_0 .net/2u *"_ivl_56", 31 0, L_000001cf23140d78;  1 drivers
v000001cf2311ddf0_0 .net *"_ivl_7", 0 0, L_000001cf2305dea0;  1 drivers
v000001cf2311ce50_0 .net *"_ivl_8", 0 0, L_000001cf2311b9b0;  1 drivers
v000001cf2311c770_0 .net "alu_selA", 1 0, L_000001cf2311d990;  1 drivers
v000001cf2311df30_0 .net "alu_selB", 1 0, L_000001cf2311f1f0;  1 drivers
v000001cf2311c130_0 .net "clk", 0 0, L_000001cf2305ce70;  1 drivers
v000001cf2311cf90_0 .var "cycles_consumed", 31 0;
v000001cf2311c1d0_0 .net "exhaz", 0 0, L_000001cf2305d3b0;  1 drivers
v000001cf2311d030_0 .net "exhaz2", 0 0, L_000001cf2305d180;  1 drivers
v000001cf2311de90_0 .net "hlt", 0 0, v000001cf2310d960_0;  1 drivers
v000001cf2311d8f0_0 .net "idhaz", 0 0, L_000001cf2305cee0;  1 drivers
v000001cf2311c3b0_0 .net "idhaz2", 0 0, L_000001cf2305dab0;  1 drivers
v000001cf2311d210_0 .net "if_id_write", 0 0, v000001cf230f53c0_0;  1 drivers
v000001cf2311d0d0_0 .net "input_clk", 0 0, v000001cf2311d670_0;  1 drivers
v000001cf2311c270_0 .net "is_branch_and_taken", 0 0, L_000001cf23125080;  1 drivers
v000001cf2311d170_0 .net "memhaz", 0 0, L_000001cf2305c690;  1 drivers
v000001cf2311c590_0 .net "memhaz2", 0 0, L_000001cf2305dc70;  1 drivers
v000001cf2311c810_0 .net "pc_src", 2 0, L_000001cf2311ee30;  1 drivers
v000001cf2311b870_0 .net "pc_write", 0 0, v000001cf230f4920_0;  1 drivers
v000001cf2311d3f0_0 .net "rst", 0 0, v000001cf2311d710_0;  1 drivers
v000001cf2311bb90_0 .net "store_rs2_forward", 1 0, L_000001cf2311fb50;  1 drivers
v000001cf2311d490_0 .net "wdata_to_reg_file", 31 0, L_000001cf231a0940;  1 drivers
E_000001cf23079620/0 .event negedge, v000001cf230f5780_0;
E_000001cf23079620/1 .event posedge, v000001cf230e0120_0;
E_000001cf23079620 .event/or E_000001cf23079620/0, E_000001cf23079620/1;
L_000001cf2311beb0 .cmp/eq 5, v000001cf230efc00_0, v000001cf230f07e0_0;
L_000001cf2311b9b0 .cmp/eq 5, v000001cf230dfa40_0, v000001cf230f07e0_0;
L_000001cf2311d850 .cmp/eq 5, v000001cf2310e0e0_0, v000001cf230f07e0_0;
L_000001cf2311db70 .cmp/eq 5, v000001cf230efc00_0, v000001cf230f09c0_0;
L_000001cf2311baf0 .cmp/eq 5, v000001cf230dfa40_0, v000001cf230f09c0_0;
L_000001cf2311be10 .cmp/eq 5, v000001cf2310e0e0_0, v000001cf230f09c0_0;
L_000001cf23120a50 .concat [ 5 27 0 0], v000001cf2310ba20_0, L_000001cf23140c58;
L_000001cf23120b90 .cmp/ne 32, L_000001cf23120a50, L_000001cf23140ca0;
L_000001cf231921f0 .concat [ 5 27 0 0], v000001cf230efc00_0, L_000001cf23140d30;
L_000001cf231902b0 .cmp/ne 32, L_000001cf231921f0, L_000001cf23140d78;
S_000001cf22e3d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001cf2305d8f0 .functor NOT 1, L_000001cf2305d3b0, C4<0>, C4<0>, C4<0>;
L_000001cf2305d9d0 .functor AND 1, L_000001cf2305c690, L_000001cf2305d8f0, C4<1>, C4<1>;
L_000001cf2305c7e0 .functor OR 1, L_000001cf2305cee0, L_000001cf2305d9d0, C4<0>, C4<0>;
L_000001cf2305da40 .functor OR 1, L_000001cf2305cee0, L_000001cf2305d3b0, C4<0>, C4<0>;
v000001cf230874b0_0 .net *"_ivl_12", 0 0, L_000001cf2305da40;  1 drivers
v000001cf23087910_0 .net *"_ivl_2", 0 0, L_000001cf2305d8f0;  1 drivers
v000001cf23087a50_0 .net *"_ivl_5", 0 0, L_000001cf2305d9d0;  1 drivers
v000001cf23088590_0 .net *"_ivl_7", 0 0, L_000001cf2305c7e0;  1 drivers
v000001cf23087550_0 .net "alu_selA", 1 0, L_000001cf2311d990;  alias, 1 drivers
v000001cf230877d0_0 .net "exhaz", 0 0, L_000001cf2305d3b0;  alias, 1 drivers
v000001cf23087af0_0 .net "idhaz", 0 0, L_000001cf2305cee0;  alias, 1 drivers
v000001cf230868d0_0 .net "memhaz", 0 0, L_000001cf2305c690;  alias, 1 drivers
L_000001cf2311d990 .concat8 [ 1 1 0 0], L_000001cf2305c7e0, L_000001cf2305da40;
S_000001cf22e3d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001cf2305dff0 .functor NOT 1, L_000001cf2305d180, C4<0>, C4<0>, C4<0>;
L_000001cf2305d0a0 .functor AND 1, L_000001cf2305dc70, L_000001cf2305dff0, C4<1>, C4<1>;
L_000001cf2305dce0 .functor OR 1, L_000001cf2305dab0, L_000001cf2305d0a0, C4<0>, C4<0>;
L_000001cf2305ca10 .functor NOT 1, v000001cf230f0600_0, C4<0>, C4<0>, C4<0>;
L_000001cf2305ccb0 .functor AND 1, L_000001cf2305dce0, L_000001cf2305ca10, C4<1>, C4<1>;
L_000001cf2305cd20 .functor OR 1, L_000001cf2305dab0, L_000001cf2305d180, C4<0>, C4<0>;
L_000001cf2305e370 .functor NOT 1, v000001cf230f0600_0, C4<0>, C4<0>, C4<0>;
L_000001cf2305e530 .functor AND 1, L_000001cf2305cd20, L_000001cf2305e370, C4<1>, C4<1>;
v000001cf23087870_0 .net "EX1_is_oper2_immed", 0 0, v000001cf230f0600_0;  alias, 1 drivers
v000001cf23086e70_0 .net *"_ivl_11", 0 0, L_000001cf2305ccb0;  1 drivers
v000001cf23088130_0 .net *"_ivl_16", 0 0, L_000001cf2305cd20;  1 drivers
v000001cf23087190_0 .net *"_ivl_17", 0 0, L_000001cf2305e370;  1 drivers
v000001cf230872d0_0 .net *"_ivl_2", 0 0, L_000001cf2305dff0;  1 drivers
v000001cf230879b0_0 .net *"_ivl_20", 0 0, L_000001cf2305e530;  1 drivers
v000001cf230866f0_0 .net *"_ivl_5", 0 0, L_000001cf2305d0a0;  1 drivers
v000001cf23087b90_0 .net *"_ivl_7", 0 0, L_000001cf2305dce0;  1 drivers
v000001cf23086970_0 .net *"_ivl_8", 0 0, L_000001cf2305ca10;  1 drivers
v000001cf23086c90_0 .net "alu_selB", 1 0, L_000001cf2311f1f0;  alias, 1 drivers
v000001cf23086a10_0 .net "exhaz", 0 0, L_000001cf2305d180;  alias, 1 drivers
v000001cf23087cd0_0 .net "idhaz", 0 0, L_000001cf2305dab0;  alias, 1 drivers
v000001cf23086fb0_0 .net "memhaz", 0 0, L_000001cf2305dc70;  alias, 1 drivers
L_000001cf2311f1f0 .concat8 [ 1 1 0 0], L_000001cf2305ccb0, L_000001cf2305e530;
S_000001cf22e529c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001cf2305e450 .functor NOT 1, L_000001cf2305d180, C4<0>, C4<0>, C4<0>;
L_000001cf2305e3e0 .functor AND 1, L_000001cf2305dc70, L_000001cf2305e450, C4<1>, C4<1>;
L_000001cf2305e4c0 .functor OR 1, L_000001cf2305dab0, L_000001cf2305e3e0, C4<0>, C4<0>;
L_000001cf2305e5a0 .functor OR 1, L_000001cf2305dab0, L_000001cf2305d180, C4<0>, C4<0>;
v000001cf23086ab0_0 .net *"_ivl_12", 0 0, L_000001cf2305e5a0;  1 drivers
v000001cf23087e10_0 .net *"_ivl_2", 0 0, L_000001cf2305e450;  1 drivers
v000001cf23086d30_0 .net *"_ivl_5", 0 0, L_000001cf2305e3e0;  1 drivers
v000001cf23086f10_0 .net *"_ivl_7", 0 0, L_000001cf2305e4c0;  1 drivers
v000001cf230870f0_0 .net "exhaz", 0 0, L_000001cf2305d180;  alias, 1 drivers
v000001cf23087ff0_0 .net "idhaz", 0 0, L_000001cf2305dab0;  alias, 1 drivers
v000001cf23002dc0_0 .net "memhaz", 0 0, L_000001cf2305dc70;  alias, 1 drivers
v000001cf230028c0_0 .net "store_rs2_forward", 1 0, L_000001cf2311fb50;  alias, 1 drivers
L_000001cf2311fb50 .concat8 [ 1 1 0 0], L_000001cf2305e4c0, L_000001cf2305e5a0;
S_000001cf22e52b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001cf23003d60_0 .net "EX_ALU_OUT", 31 0, L_000001cf2311b730;  alias, 1 drivers
v000001cf23003ea0_0 .net "EX_memread", 0 0, v000001cf230ef840_0;  alias, 1 drivers
v000001cf22fee500_0 .net "EX_memwrite", 0 0, v000001cf230ef980_0;  alias, 1 drivers
v000001cf22fedec0_0 .net "EX_opcode", 11 0, v000001cf230efb60_0;  alias, 1 drivers
v000001cf230de780_0 .net "EX_rd_ind", 4 0, v000001cf230efc00_0;  alias, 1 drivers
v000001cf230df040_0 .net "EX_rd_indzero", 0 0, L_000001cf231902b0;  1 drivers
v000001cf230ded20_0 .net "EX_regwrite", 0 0, v000001cf230f0060_0;  alias, 1 drivers
v000001cf230e0800_0 .net "EX_rs2_out", 31 0, v000001cf230edea0_0;  alias, 1 drivers
v000001cf230dfea0_0 .var "MEM_ALU_OUT", 31 0;
v000001cf230de960_0 .var "MEM_memread", 0 0;
v000001cf230de6e0_0 .var "MEM_memwrite", 0 0;
v000001cf230dff40_0 .var "MEM_opcode", 11 0;
v000001cf230dfa40_0 .var "MEM_rd_ind", 4 0;
v000001cf230def00_0 .var "MEM_rd_indzero", 0 0;
v000001cf230deb40_0 .var "MEM_regwrite", 0 0;
v000001cf230df7c0_0 .var "MEM_rs2", 31 0;
v000001cf230dea00_0 .net "clk", 0 0, L_000001cf2313b430;  1 drivers
v000001cf230e0120_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
E_000001cf23079420 .event posedge, v000001cf230e0120_0, v000001cf230dea00_0;
S_000001cf22ea9b60 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001cf22e91500 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf22e91538 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf22e91570 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf22e915a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf22e915e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf22e91618 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf22e91650 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf22e91688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf22e916c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf22e916f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf22e91730 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf22e91768 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf22e917a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf22e917d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf22e91810 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf22e91848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf22e91880 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf22e918b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf22e918f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf22e91928 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf22e91960 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf22e91998 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf22e919d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf22e91a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf22e91a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cf2313cc40 .functor XOR 1, L_000001cf2313cb60, v000001cf230efa20_0, C4<0>, C4<0>;
L_000001cf2313ccb0 .functor NOT 1, L_000001cf2313cc40, C4<0>, C4<0>, C4<0>;
L_000001cf2313cf50 .functor OR 1, v000001cf2311d710_0, L_000001cf2313ccb0, C4<0>, C4<0>;
L_000001cf2313cfc0 .functor NOT 1, L_000001cf2313cf50, C4<0>, C4<0>, C4<0>;
v000001cf230e2970_0 .net "ALU_OP", 3 0, v000001cf230e28d0_0;  1 drivers
v000001cf230e5710_0 .net "BranchDecision", 0 0, L_000001cf2313cb60;  1 drivers
v000001cf230e49f0_0 .net "CF", 0 0, v000001cf230e23d0_0;  1 drivers
v000001cf230e5670_0 .net "EX_opcode", 11 0, v000001cf230efb60_0;  alias, 1 drivers
v000001cf230e4b30_0 .net "Wrong_prediction", 0 0, L_000001cf2313cfc0;  alias, 1 drivers
v000001cf230e4ef0_0 .net "ZF", 0 0, L_000001cf2313bc80;  1 drivers
L_000001cf23140ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cf230e4c70_0 .net/2u *"_ivl_0", 31 0, L_000001cf23140ce8;  1 drivers
v000001cf230e57b0_0 .net *"_ivl_11", 0 0, L_000001cf2313cf50;  1 drivers
v000001cf230e5990_0 .net *"_ivl_2", 31 0, L_000001cf2311b050;  1 drivers
v000001cf230e48b0_0 .net *"_ivl_6", 0 0, L_000001cf2313cc40;  1 drivers
v000001cf230e5350_0 .net *"_ivl_8", 0 0, L_000001cf2313ccb0;  1 drivers
v000001cf230e50d0_0 .net "alu_out", 31 0, L_000001cf2311b730;  alias, 1 drivers
v000001cf230e5030_0 .net "alu_outw", 31 0, v000001cf230e4130_0;  1 drivers
v000001cf230e5170_0 .net "is_beq", 0 0, v000001cf230ee440_0;  alias, 1 drivers
v000001cf230e52b0_0 .net "is_bne", 0 0, v000001cf230ef660_0;  alias, 1 drivers
v000001cf230e5f30_0 .net "is_jal", 0 0, v000001cf230edf40_0;  alias, 1 drivers
v000001cf230e5df0_0 .net "oper1", 31 0, v000001cf230efac0_0;  alias, 1 drivers
v000001cf230e5210_0 .net "oper2", 31 0, v000001cf230eff20_0;  alias, 1 drivers
v000001cf230e5e90_0 .net "pc", 31 0, v000001cf230ef520_0;  alias, 1 drivers
v000001cf230e5c10_0 .net "predicted", 0 0, v000001cf230efa20_0;  alias, 1 drivers
v000001cf230e5b70_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
L_000001cf2311b050 .arith/sum 32, v000001cf230ef520_0, L_000001cf23140ce8;
L_000001cf2311b730 .functor MUXZ 32, v000001cf230e4130_0, L_000001cf2311b050, v000001cf230edf40_0, C4<>;
S_000001cf22ea9cf0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001cf22ea9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001cf2313c850 .functor AND 1, v000001cf230ee440_0, L_000001cf2313c7e0, C4<1>, C4<1>;
L_000001cf2313cee0 .functor NOT 1, L_000001cf2313c7e0, C4<0>, C4<0>, C4<0>;
L_000001cf2313ca80 .functor AND 1, v000001cf230ef660_0, L_000001cf2313cee0, C4<1>, C4<1>;
L_000001cf2313cb60 .functor OR 1, L_000001cf2313c850, L_000001cf2313ca80, C4<0>, C4<0>;
v000001cf230e2650_0 .net "BranchDecision", 0 0, L_000001cf2313cb60;  alias, 1 drivers
v000001cf230e44f0_0 .net *"_ivl_2", 0 0, L_000001cf2313cee0;  1 drivers
v000001cf230e4450_0 .net "is_beq", 0 0, v000001cf230ee440_0;  alias, 1 drivers
v000001cf230e21f0_0 .net "is_beq_taken", 0 0, L_000001cf2313c850;  1 drivers
v000001cf230e46d0_0 .net "is_bne", 0 0, v000001cf230ef660_0;  alias, 1 drivers
v000001cf230e2290_0 .net "is_bne_taken", 0 0, L_000001cf2313ca80;  1 drivers
v000001cf230e3af0_0 .net "is_eq", 0 0, L_000001cf2313c7e0;  1 drivers
v000001cf230e3d70_0 .net "oper1", 31 0, v000001cf230efac0_0;  alias, 1 drivers
v000001cf230e2330_0 .net "oper2", 31 0, v000001cf230eff20_0;  alias, 1 drivers
S_000001cf22ef0200 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001cf22ea9cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001cf2313b740 .functor XOR 1, L_000001cf2311ab50, L_000001cf2311b4b0, C4<0>, C4<0>;
L_000001cf2313ca10 .functor XOR 1, L_000001cf231191b0, L_000001cf2311b0f0, C4<0>, C4<0>;
L_000001cf2313cd90 .functor XOR 1, L_000001cf2311b190, L_000001cf2311b550, C4<0>, C4<0>;
L_000001cf2313c4d0 .functor XOR 1, L_000001cf2311b7d0, L_000001cf23119390, C4<0>, C4<0>;
L_000001cf2313cbd0 .functor XOR 1, L_000001cf23119430, L_000001cf23119610, C4<0>, C4<0>;
L_000001cf2313c230 .functor XOR 1, L_000001cf231196b0, L_000001cf231199d0, C4<0>, C4<0>;
L_000001cf2313bf90 .functor XOR 1, L_000001cf231966b0, L_000001cf23195cb0, C4<0>, C4<0>;
L_000001cf2313ce00 .functor XOR 1, L_000001cf23196b10, L_000001cf23197470, C4<0>, C4<0>;
L_000001cf2313c000 .functor XOR 1, L_000001cf23196bb0, L_000001cf23196e30, C4<0>, C4<0>;
L_000001cf2313bcf0 .functor XOR 1, L_000001cf231958f0, L_000001cf23195a30, C4<0>, C4<0>;
L_000001cf2313c2a0 .functor XOR 1, L_000001cf231969d0, L_000001cf23196c50, C4<0>, C4<0>;
L_000001cf2313ce70 .functor XOR 1, L_000001cf23196250, L_000001cf23196cf0, C4<0>, C4<0>;
L_000001cf2313b820 .functor XOR 1, L_000001cf23196750, L_000001cf23195df0, C4<0>, C4<0>;
L_000001cf2313b7b0 .functor XOR 1, L_000001cf231950d0, L_000001cf231971f0, C4<0>, C4<0>;
L_000001cf2313bdd0 .functor XOR 1, L_000001cf231967f0, L_000001cf23196d90, C4<0>, C4<0>;
L_000001cf2313c540 .functor XOR 1, L_000001cf23196890, L_000001cf23195f30, C4<0>, C4<0>;
L_000001cf2313be40 .functor XOR 1, L_000001cf23197510, L_000001cf23196110, C4<0>, C4<0>;
L_000001cf2313c930 .functor XOR 1, L_000001cf23196a70, L_000001cf23194f90, C4<0>, C4<0>;
L_000001cf2313b580 .functor XOR 1, L_000001cf231964d0, L_000001cf23195490, C4<0>, C4<0>;
L_000001cf2313beb0 .functor XOR 1, L_000001cf231975b0, L_000001cf23197650, C4<0>, C4<0>;
L_000001cf2313bf20 .functor XOR 1, L_000001cf23196570, L_000001cf23196ed0, C4<0>, C4<0>;
L_000001cf2313b890 .functor XOR 1, L_000001cf231962f0, L_000001cf23195fd0, C4<0>, C4<0>;
L_000001cf2313c150 .functor XOR 1, L_000001cf23196f70, L_000001cf23197010, C4<0>, C4<0>;
L_000001cf2313b970 .functor XOR 1, L_000001cf23195350, L_000001cf231976f0, C4<0>, C4<0>;
L_000001cf2313c1c0 .functor XOR 1, L_000001cf23197330, L_000001cf23195ad0, C4<0>, C4<0>;
L_000001cf2313b9e0 .functor XOR 1, L_000001cf23195030, L_000001cf23195990, C4<0>, C4<0>;
L_000001cf2313c700 .functor XOR 1, L_000001cf231970b0, L_000001cf231961b0, C4<0>, C4<0>;
L_000001cf2313c5b0 .functor XOR 1, L_000001cf23195530, L_000001cf23196930, C4<0>, C4<0>;
L_000001cf2313c620 .functor XOR 1, L_000001cf23196390, L_000001cf23197150, C4<0>, C4<0>;
L_000001cf2313bac0 .functor XOR 1, L_000001cf23195d50, L_000001cf23195170, C4<0>, C4<0>;
L_000001cf2313ba50 .functor XOR 1, L_000001cf231973d0, L_000001cf23197290, C4<0>, C4<0>;
L_000001cf2313c770 .functor XOR 1, L_000001cf23195b70, L_000001cf23195850, C4<0>, C4<0>;
L_000001cf2313c7e0/0/0 .functor OR 1, L_000001cf23195210, L_000001cf23195e90, L_000001cf231953f0, L_000001cf231955d0;
L_000001cf2313c7e0/0/4 .functor OR 1, L_000001cf23195c10, L_000001cf23196070, L_000001cf23195710, L_000001cf23196430;
L_000001cf2313c7e0/0/8 .functor OR 1, L_000001cf23196610, L_000001cf231952b0, L_000001cf23195670, L_000001cf23197b50;
L_000001cf2313c7e0/0/12 .functor OR 1, L_000001cf23197970, L_000001cf231978d0, L_000001cf23197bf0, L_000001cf23197a10;
L_000001cf2313c7e0/0/16 .functor OR 1, L_000001cf23197ab0, L_000001cf23197e70, L_000001cf23197c90, L_000001cf23197790;
L_000001cf2313c7e0/0/20 .functor OR 1, L_000001cf23197d30, L_000001cf23197dd0, L_000001cf23197830, L_000001cf231914d0;
L_000001cf2313c7e0/0/24 .functor OR 1, L_000001cf231919d0, L_000001cf2318ff90, L_000001cf23190170, L_000001cf23190e90;
L_000001cf2313c7e0/0/28 .functor OR 1, L_000001cf23190030, L_000001cf23191570, L_000001cf23190490, L_000001cf23191b10;
L_000001cf2313c7e0/1/0 .functor OR 1, L_000001cf2313c7e0/0/0, L_000001cf2313c7e0/0/4, L_000001cf2313c7e0/0/8, L_000001cf2313c7e0/0/12;
L_000001cf2313c7e0/1/4 .functor OR 1, L_000001cf2313c7e0/0/16, L_000001cf2313c7e0/0/20, L_000001cf2313c7e0/0/24, L_000001cf2313c7e0/0/28;
L_000001cf2313c7e0 .functor NOR 1, L_000001cf2313c7e0/1/0, L_000001cf2313c7e0/1/4, C4<0>, C4<0>;
v000001cf230df680_0 .net *"_ivl_0", 0 0, L_000001cf2313b740;  1 drivers
v000001cf230deaa0_0 .net *"_ivl_101", 0 0, L_000001cf23196110;  1 drivers
v000001cf230dec80_0 .net *"_ivl_102", 0 0, L_000001cf2313c930;  1 drivers
v000001cf230df220_0 .net *"_ivl_105", 0 0, L_000001cf23196a70;  1 drivers
v000001cf230e0300_0 .net *"_ivl_107", 0 0, L_000001cf23194f90;  1 drivers
v000001cf230e0260_0 .net *"_ivl_108", 0 0, L_000001cf2313b580;  1 drivers
v000001cf230debe0_0 .net *"_ivl_11", 0 0, L_000001cf2311b0f0;  1 drivers
v000001cf230dedc0_0 .net *"_ivl_111", 0 0, L_000001cf231964d0;  1 drivers
v000001cf230e03a0_0 .net *"_ivl_113", 0 0, L_000001cf23195490;  1 drivers
v000001cf230df860_0 .net *"_ivl_114", 0 0, L_000001cf2313beb0;  1 drivers
v000001cf230e01c0_0 .net *"_ivl_117", 0 0, L_000001cf231975b0;  1 drivers
v000001cf230e06c0_0 .net *"_ivl_119", 0 0, L_000001cf23197650;  1 drivers
v000001cf230e0440_0 .net *"_ivl_12", 0 0, L_000001cf2313cd90;  1 drivers
v000001cf230dffe0_0 .net *"_ivl_120", 0 0, L_000001cf2313bf20;  1 drivers
v000001cf230dee60_0 .net *"_ivl_123", 0 0, L_000001cf23196570;  1 drivers
v000001cf230defa0_0 .net *"_ivl_125", 0 0, L_000001cf23196ed0;  1 drivers
v000001cf230df0e0_0 .net *"_ivl_126", 0 0, L_000001cf2313b890;  1 drivers
v000001cf230de820_0 .net *"_ivl_129", 0 0, L_000001cf231962f0;  1 drivers
v000001cf230df180_0 .net *"_ivl_131", 0 0, L_000001cf23195fd0;  1 drivers
v000001cf230de5a0_0 .net *"_ivl_132", 0 0, L_000001cf2313c150;  1 drivers
v000001cf230e0760_0 .net *"_ivl_135", 0 0, L_000001cf23196f70;  1 drivers
v000001cf230df9a0_0 .net *"_ivl_137", 0 0, L_000001cf23197010;  1 drivers
v000001cf230e04e0_0 .net *"_ivl_138", 0 0, L_000001cf2313b970;  1 drivers
v000001cf230df2c0_0 .net *"_ivl_141", 0 0, L_000001cf23195350;  1 drivers
v000001cf230e0580_0 .net *"_ivl_143", 0 0, L_000001cf231976f0;  1 drivers
v000001cf230e0080_0 .net *"_ivl_144", 0 0, L_000001cf2313c1c0;  1 drivers
v000001cf230df5e0_0 .net *"_ivl_147", 0 0, L_000001cf23197330;  1 drivers
v000001cf230df360_0 .net *"_ivl_149", 0 0, L_000001cf23195ad0;  1 drivers
v000001cf230dfb80_0 .net *"_ivl_15", 0 0, L_000001cf2311b190;  1 drivers
v000001cf230df400_0 .net *"_ivl_150", 0 0, L_000001cf2313b9e0;  1 drivers
v000001cf230dfae0_0 .net *"_ivl_153", 0 0, L_000001cf23195030;  1 drivers
v000001cf230e0620_0 .net *"_ivl_155", 0 0, L_000001cf23195990;  1 drivers
v000001cf230dfc20_0 .net *"_ivl_156", 0 0, L_000001cf2313c700;  1 drivers
v000001cf230df4a0_0 .net *"_ivl_159", 0 0, L_000001cf231970b0;  1 drivers
v000001cf230de0a0_0 .net *"_ivl_161", 0 0, L_000001cf231961b0;  1 drivers
v000001cf230de280_0 .net *"_ivl_162", 0 0, L_000001cf2313c5b0;  1 drivers
v000001cf230df540_0 .net *"_ivl_165", 0 0, L_000001cf23195530;  1 drivers
v000001cf230df720_0 .net *"_ivl_167", 0 0, L_000001cf23196930;  1 drivers
v000001cf230de8c0_0 .net *"_ivl_168", 0 0, L_000001cf2313c620;  1 drivers
v000001cf230df900_0 .net *"_ivl_17", 0 0, L_000001cf2311b550;  1 drivers
v000001cf230dfcc0_0 .net *"_ivl_171", 0 0, L_000001cf23196390;  1 drivers
v000001cf230dfd60_0 .net *"_ivl_173", 0 0, L_000001cf23197150;  1 drivers
v000001cf230de140_0 .net *"_ivl_174", 0 0, L_000001cf2313bac0;  1 drivers
v000001cf230dfe00_0 .net *"_ivl_177", 0 0, L_000001cf23195d50;  1 drivers
v000001cf230de1e0_0 .net *"_ivl_179", 0 0, L_000001cf23195170;  1 drivers
v000001cf230de320_0 .net *"_ivl_18", 0 0, L_000001cf2313c4d0;  1 drivers
v000001cf230de3c0_0 .net *"_ivl_180", 0 0, L_000001cf2313ba50;  1 drivers
v000001cf230de460_0 .net *"_ivl_183", 0 0, L_000001cf231973d0;  1 drivers
v000001cf230de640_0 .net *"_ivl_185", 0 0, L_000001cf23197290;  1 drivers
v000001cf230e0ee0_0 .net *"_ivl_186", 0 0, L_000001cf2313c770;  1 drivers
v000001cf230e1de0_0 .net *"_ivl_190", 0 0, L_000001cf23195b70;  1 drivers
v000001cf230e1160_0 .net *"_ivl_192", 0 0, L_000001cf23195850;  1 drivers
v000001cf230e15c0_0 .net *"_ivl_194", 0 0, L_000001cf23195210;  1 drivers
v000001cf230e1200_0 .net *"_ivl_196", 0 0, L_000001cf23195e90;  1 drivers
v000001cf230e1480_0 .net *"_ivl_198", 0 0, L_000001cf231953f0;  1 drivers
v000001cf230e1700_0 .net *"_ivl_200", 0 0, L_000001cf231955d0;  1 drivers
v000001cf230e1a20_0 .net *"_ivl_202", 0 0, L_000001cf23195c10;  1 drivers
v000001cf230e17a0_0 .net *"_ivl_204", 0 0, L_000001cf23196070;  1 drivers
v000001cf230e10c0_0 .net *"_ivl_206", 0 0, L_000001cf23195710;  1 drivers
v000001cf230e12a0_0 .net *"_ivl_208", 0 0, L_000001cf23196430;  1 drivers
v000001cf230e1340_0 .net *"_ivl_21", 0 0, L_000001cf2311b7d0;  1 drivers
v000001cf230e1e80_0 .net *"_ivl_210", 0 0, L_000001cf23196610;  1 drivers
v000001cf230e0b20_0 .net *"_ivl_212", 0 0, L_000001cf231952b0;  1 drivers
v000001cf230e1f20_0 .net *"_ivl_214", 0 0, L_000001cf23195670;  1 drivers
v000001cf230e0bc0_0 .net *"_ivl_216", 0 0, L_000001cf23197b50;  1 drivers
v000001cf230e0e40_0 .net *"_ivl_218", 0 0, L_000001cf23197970;  1 drivers
v000001cf230e0f80_0 .net *"_ivl_220", 0 0, L_000001cf231978d0;  1 drivers
v000001cf230e1520_0 .net *"_ivl_222", 0 0, L_000001cf23197bf0;  1 drivers
v000001cf230e0a80_0 .net *"_ivl_224", 0 0, L_000001cf23197a10;  1 drivers
v000001cf230e08a0_0 .net *"_ivl_226", 0 0, L_000001cf23197ab0;  1 drivers
v000001cf230e13e0_0 .net *"_ivl_228", 0 0, L_000001cf23197e70;  1 drivers
v000001cf230e1660_0 .net *"_ivl_23", 0 0, L_000001cf23119390;  1 drivers
v000001cf230e1020_0 .net *"_ivl_230", 0 0, L_000001cf23197c90;  1 drivers
v000001cf230e1840_0 .net *"_ivl_232", 0 0, L_000001cf23197790;  1 drivers
v000001cf230e0c60_0 .net *"_ivl_234", 0 0, L_000001cf23197d30;  1 drivers
v000001cf230e0940_0 .net *"_ivl_236", 0 0, L_000001cf23197dd0;  1 drivers
v000001cf230e18e0_0 .net *"_ivl_238", 0 0, L_000001cf23197830;  1 drivers
v000001cf230e1980_0 .net *"_ivl_24", 0 0, L_000001cf2313cbd0;  1 drivers
v000001cf230e09e0_0 .net *"_ivl_240", 0 0, L_000001cf231914d0;  1 drivers
v000001cf230e0d00_0 .net *"_ivl_242", 0 0, L_000001cf231919d0;  1 drivers
v000001cf230e1ac0_0 .net *"_ivl_244", 0 0, L_000001cf2318ff90;  1 drivers
v000001cf230e1b60_0 .net *"_ivl_246", 0 0, L_000001cf23190170;  1 drivers
v000001cf230e0da0_0 .net *"_ivl_248", 0 0, L_000001cf23190e90;  1 drivers
v000001cf230e1c00_0 .net *"_ivl_250", 0 0, L_000001cf23190030;  1 drivers
v000001cf230e1ca0_0 .net *"_ivl_252", 0 0, L_000001cf23191570;  1 drivers
v000001cf230e1d40_0 .net *"_ivl_254", 0 0, L_000001cf23190490;  1 drivers
v000001cf23003040_0 .net *"_ivl_256", 0 0, L_000001cf23191b10;  1 drivers
v000001cf230e3190_0 .net *"_ivl_27", 0 0, L_000001cf23119430;  1 drivers
v000001cf230e2c90_0 .net *"_ivl_29", 0 0, L_000001cf23119610;  1 drivers
v000001cf230e35f0_0 .net *"_ivl_3", 0 0, L_000001cf2311ab50;  1 drivers
v000001cf230e3230_0 .net *"_ivl_30", 0 0, L_000001cf2313c230;  1 drivers
v000001cf230e34b0_0 .net *"_ivl_33", 0 0, L_000001cf231196b0;  1 drivers
v000001cf230e4270_0 .net *"_ivl_35", 0 0, L_000001cf231199d0;  1 drivers
v000001cf230e4590_0 .net *"_ivl_36", 0 0, L_000001cf2313bf90;  1 drivers
v000001cf230e3cd0_0 .net *"_ivl_39", 0 0, L_000001cf231966b0;  1 drivers
v000001cf230e4770_0 .net *"_ivl_41", 0 0, L_000001cf23195cb0;  1 drivers
v000001cf230e3550_0 .net *"_ivl_42", 0 0, L_000001cf2313ce00;  1 drivers
v000001cf230e2790_0 .net *"_ivl_45", 0 0, L_000001cf23196b10;  1 drivers
v000001cf230e2a10_0 .net *"_ivl_47", 0 0, L_000001cf23197470;  1 drivers
v000001cf230e3730_0 .net *"_ivl_48", 0 0, L_000001cf2313c000;  1 drivers
v000001cf230e30f0_0 .net *"_ivl_5", 0 0, L_000001cf2311b4b0;  1 drivers
v000001cf230e4090_0 .net *"_ivl_51", 0 0, L_000001cf23196bb0;  1 drivers
v000001cf230e3910_0 .net *"_ivl_53", 0 0, L_000001cf23196e30;  1 drivers
v000001cf230e4310_0 .net *"_ivl_54", 0 0, L_000001cf2313bcf0;  1 drivers
v000001cf230e2ab0_0 .net *"_ivl_57", 0 0, L_000001cf231958f0;  1 drivers
v000001cf230e2bf0_0 .net *"_ivl_59", 0 0, L_000001cf23195a30;  1 drivers
v000001cf230e43b0_0 .net *"_ivl_6", 0 0, L_000001cf2313ca10;  1 drivers
v000001cf230e3c30_0 .net *"_ivl_60", 0 0, L_000001cf2313c2a0;  1 drivers
v000001cf230e2510_0 .net *"_ivl_63", 0 0, L_000001cf231969d0;  1 drivers
v000001cf230e3b90_0 .net *"_ivl_65", 0 0, L_000001cf23196c50;  1 drivers
v000001cf230e3050_0 .net *"_ivl_66", 0 0, L_000001cf2313ce70;  1 drivers
v000001cf230e37d0_0 .net *"_ivl_69", 0 0, L_000001cf23196250;  1 drivers
v000001cf230e32d0_0 .net *"_ivl_71", 0 0, L_000001cf23196cf0;  1 drivers
v000001cf230e3690_0 .net *"_ivl_72", 0 0, L_000001cf2313b820;  1 drivers
v000001cf230e39b0_0 .net *"_ivl_75", 0 0, L_000001cf23196750;  1 drivers
v000001cf230e3f50_0 .net *"_ivl_77", 0 0, L_000001cf23195df0;  1 drivers
v000001cf230e3a50_0 .net *"_ivl_78", 0 0, L_000001cf2313b7b0;  1 drivers
v000001cf230e2f10_0 .net *"_ivl_81", 0 0, L_000001cf231950d0;  1 drivers
v000001cf230e2fb0_0 .net *"_ivl_83", 0 0, L_000001cf231971f0;  1 drivers
v000001cf230e3370_0 .net *"_ivl_84", 0 0, L_000001cf2313bdd0;  1 drivers
v000001cf230e4630_0 .net *"_ivl_87", 0 0, L_000001cf231967f0;  1 drivers
v000001cf230e25b0_0 .net *"_ivl_89", 0 0, L_000001cf23196d90;  1 drivers
v000001cf230e4810_0 .net *"_ivl_9", 0 0, L_000001cf231191b0;  1 drivers
v000001cf230e26f0_0 .net *"_ivl_90", 0 0, L_000001cf2313c540;  1 drivers
v000001cf230e2b50_0 .net *"_ivl_93", 0 0, L_000001cf23196890;  1 drivers
v000001cf230e2d30_0 .net *"_ivl_95", 0 0, L_000001cf23195f30;  1 drivers
v000001cf230e3870_0 .net *"_ivl_96", 0 0, L_000001cf2313be40;  1 drivers
v000001cf230e2470_0 .net *"_ivl_99", 0 0, L_000001cf23197510;  1 drivers
v000001cf230e20b0_0 .net "a", 31 0, v000001cf230efac0_0;  alias, 1 drivers
v000001cf230e3410_0 .net "b", 31 0, v000001cf230eff20_0;  alias, 1 drivers
v000001cf230e2e70_0 .net "out", 0 0, L_000001cf2313c7e0;  alias, 1 drivers
v000001cf230e2150_0 .net "temp", 31 0, L_000001cf231957b0;  1 drivers
L_000001cf2311ab50 .part v000001cf230efac0_0, 0, 1;
L_000001cf2311b4b0 .part v000001cf230eff20_0, 0, 1;
L_000001cf231191b0 .part v000001cf230efac0_0, 1, 1;
L_000001cf2311b0f0 .part v000001cf230eff20_0, 1, 1;
L_000001cf2311b190 .part v000001cf230efac0_0, 2, 1;
L_000001cf2311b550 .part v000001cf230eff20_0, 2, 1;
L_000001cf2311b7d0 .part v000001cf230efac0_0, 3, 1;
L_000001cf23119390 .part v000001cf230eff20_0, 3, 1;
L_000001cf23119430 .part v000001cf230efac0_0, 4, 1;
L_000001cf23119610 .part v000001cf230eff20_0, 4, 1;
L_000001cf231196b0 .part v000001cf230efac0_0, 5, 1;
L_000001cf231199d0 .part v000001cf230eff20_0, 5, 1;
L_000001cf231966b0 .part v000001cf230efac0_0, 6, 1;
L_000001cf23195cb0 .part v000001cf230eff20_0, 6, 1;
L_000001cf23196b10 .part v000001cf230efac0_0, 7, 1;
L_000001cf23197470 .part v000001cf230eff20_0, 7, 1;
L_000001cf23196bb0 .part v000001cf230efac0_0, 8, 1;
L_000001cf23196e30 .part v000001cf230eff20_0, 8, 1;
L_000001cf231958f0 .part v000001cf230efac0_0, 9, 1;
L_000001cf23195a30 .part v000001cf230eff20_0, 9, 1;
L_000001cf231969d0 .part v000001cf230efac0_0, 10, 1;
L_000001cf23196c50 .part v000001cf230eff20_0, 10, 1;
L_000001cf23196250 .part v000001cf230efac0_0, 11, 1;
L_000001cf23196cf0 .part v000001cf230eff20_0, 11, 1;
L_000001cf23196750 .part v000001cf230efac0_0, 12, 1;
L_000001cf23195df0 .part v000001cf230eff20_0, 12, 1;
L_000001cf231950d0 .part v000001cf230efac0_0, 13, 1;
L_000001cf231971f0 .part v000001cf230eff20_0, 13, 1;
L_000001cf231967f0 .part v000001cf230efac0_0, 14, 1;
L_000001cf23196d90 .part v000001cf230eff20_0, 14, 1;
L_000001cf23196890 .part v000001cf230efac0_0, 15, 1;
L_000001cf23195f30 .part v000001cf230eff20_0, 15, 1;
L_000001cf23197510 .part v000001cf230efac0_0, 16, 1;
L_000001cf23196110 .part v000001cf230eff20_0, 16, 1;
L_000001cf23196a70 .part v000001cf230efac0_0, 17, 1;
L_000001cf23194f90 .part v000001cf230eff20_0, 17, 1;
L_000001cf231964d0 .part v000001cf230efac0_0, 18, 1;
L_000001cf23195490 .part v000001cf230eff20_0, 18, 1;
L_000001cf231975b0 .part v000001cf230efac0_0, 19, 1;
L_000001cf23197650 .part v000001cf230eff20_0, 19, 1;
L_000001cf23196570 .part v000001cf230efac0_0, 20, 1;
L_000001cf23196ed0 .part v000001cf230eff20_0, 20, 1;
L_000001cf231962f0 .part v000001cf230efac0_0, 21, 1;
L_000001cf23195fd0 .part v000001cf230eff20_0, 21, 1;
L_000001cf23196f70 .part v000001cf230efac0_0, 22, 1;
L_000001cf23197010 .part v000001cf230eff20_0, 22, 1;
L_000001cf23195350 .part v000001cf230efac0_0, 23, 1;
L_000001cf231976f0 .part v000001cf230eff20_0, 23, 1;
L_000001cf23197330 .part v000001cf230efac0_0, 24, 1;
L_000001cf23195ad0 .part v000001cf230eff20_0, 24, 1;
L_000001cf23195030 .part v000001cf230efac0_0, 25, 1;
L_000001cf23195990 .part v000001cf230eff20_0, 25, 1;
L_000001cf231970b0 .part v000001cf230efac0_0, 26, 1;
L_000001cf231961b0 .part v000001cf230eff20_0, 26, 1;
L_000001cf23195530 .part v000001cf230efac0_0, 27, 1;
L_000001cf23196930 .part v000001cf230eff20_0, 27, 1;
L_000001cf23196390 .part v000001cf230efac0_0, 28, 1;
L_000001cf23197150 .part v000001cf230eff20_0, 28, 1;
L_000001cf23195d50 .part v000001cf230efac0_0, 29, 1;
L_000001cf23195170 .part v000001cf230eff20_0, 29, 1;
L_000001cf231973d0 .part v000001cf230efac0_0, 30, 1;
L_000001cf23197290 .part v000001cf230eff20_0, 30, 1;
LS_000001cf231957b0_0_0 .concat8 [ 1 1 1 1], L_000001cf2313b740, L_000001cf2313ca10, L_000001cf2313cd90, L_000001cf2313c4d0;
LS_000001cf231957b0_0_4 .concat8 [ 1 1 1 1], L_000001cf2313cbd0, L_000001cf2313c230, L_000001cf2313bf90, L_000001cf2313ce00;
LS_000001cf231957b0_0_8 .concat8 [ 1 1 1 1], L_000001cf2313c000, L_000001cf2313bcf0, L_000001cf2313c2a0, L_000001cf2313ce70;
LS_000001cf231957b0_0_12 .concat8 [ 1 1 1 1], L_000001cf2313b820, L_000001cf2313b7b0, L_000001cf2313bdd0, L_000001cf2313c540;
LS_000001cf231957b0_0_16 .concat8 [ 1 1 1 1], L_000001cf2313be40, L_000001cf2313c930, L_000001cf2313b580, L_000001cf2313beb0;
LS_000001cf231957b0_0_20 .concat8 [ 1 1 1 1], L_000001cf2313bf20, L_000001cf2313b890, L_000001cf2313c150, L_000001cf2313b970;
LS_000001cf231957b0_0_24 .concat8 [ 1 1 1 1], L_000001cf2313c1c0, L_000001cf2313b9e0, L_000001cf2313c700, L_000001cf2313c5b0;
LS_000001cf231957b0_0_28 .concat8 [ 1 1 1 1], L_000001cf2313c620, L_000001cf2313bac0, L_000001cf2313ba50, L_000001cf2313c770;
LS_000001cf231957b0_1_0 .concat8 [ 4 4 4 4], LS_000001cf231957b0_0_0, LS_000001cf231957b0_0_4, LS_000001cf231957b0_0_8, LS_000001cf231957b0_0_12;
LS_000001cf231957b0_1_4 .concat8 [ 4 4 4 4], LS_000001cf231957b0_0_16, LS_000001cf231957b0_0_20, LS_000001cf231957b0_0_24, LS_000001cf231957b0_0_28;
L_000001cf231957b0 .concat8 [ 16 16 0 0], LS_000001cf231957b0_1_0, LS_000001cf231957b0_1_4;
L_000001cf23195b70 .part v000001cf230efac0_0, 31, 1;
L_000001cf23195850 .part v000001cf230eff20_0, 31, 1;
L_000001cf23195210 .part L_000001cf231957b0, 0, 1;
L_000001cf23195e90 .part L_000001cf231957b0, 1, 1;
L_000001cf231953f0 .part L_000001cf231957b0, 2, 1;
L_000001cf231955d0 .part L_000001cf231957b0, 3, 1;
L_000001cf23195c10 .part L_000001cf231957b0, 4, 1;
L_000001cf23196070 .part L_000001cf231957b0, 5, 1;
L_000001cf23195710 .part L_000001cf231957b0, 6, 1;
L_000001cf23196430 .part L_000001cf231957b0, 7, 1;
L_000001cf23196610 .part L_000001cf231957b0, 8, 1;
L_000001cf231952b0 .part L_000001cf231957b0, 9, 1;
L_000001cf23195670 .part L_000001cf231957b0, 10, 1;
L_000001cf23197b50 .part L_000001cf231957b0, 11, 1;
L_000001cf23197970 .part L_000001cf231957b0, 12, 1;
L_000001cf231978d0 .part L_000001cf231957b0, 13, 1;
L_000001cf23197bf0 .part L_000001cf231957b0, 14, 1;
L_000001cf23197a10 .part L_000001cf231957b0, 15, 1;
L_000001cf23197ab0 .part L_000001cf231957b0, 16, 1;
L_000001cf23197e70 .part L_000001cf231957b0, 17, 1;
L_000001cf23197c90 .part L_000001cf231957b0, 18, 1;
L_000001cf23197790 .part L_000001cf231957b0, 19, 1;
L_000001cf23197d30 .part L_000001cf231957b0, 20, 1;
L_000001cf23197dd0 .part L_000001cf231957b0, 21, 1;
L_000001cf23197830 .part L_000001cf231957b0, 22, 1;
L_000001cf231914d0 .part L_000001cf231957b0, 23, 1;
L_000001cf231919d0 .part L_000001cf231957b0, 24, 1;
L_000001cf2318ff90 .part L_000001cf231957b0, 25, 1;
L_000001cf23190170 .part L_000001cf231957b0, 26, 1;
L_000001cf23190e90 .part L_000001cf231957b0, 27, 1;
L_000001cf23190030 .part L_000001cf231957b0, 28, 1;
L_000001cf23191570 .part L_000001cf231957b0, 29, 1;
L_000001cf23190490 .part L_000001cf231957b0, 30, 1;
L_000001cf23191b10 .part L_000001cf231957b0, 31, 1;
S_000001cf22ef0390 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001cf22ea9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001cf23079060 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001cf2313bc80 .functor NOT 1, L_000001cf2311ae70, C4<0>, C4<0>, C4<0>;
v000001cf230e2dd0_0 .net "A", 31 0, v000001cf230efac0_0;  alias, 1 drivers
v000001cf230e2830_0 .net "ALUOP", 3 0, v000001cf230e28d0_0;  alias, 1 drivers
v000001cf230e3ff0_0 .net "B", 31 0, v000001cf230eff20_0;  alias, 1 drivers
v000001cf230e23d0_0 .var "CF", 0 0;
v000001cf230e3e10_0 .net "ZF", 0 0, L_000001cf2313bc80;  alias, 1 drivers
v000001cf230e3eb0_0 .net *"_ivl_1", 0 0, L_000001cf2311ae70;  1 drivers
v000001cf230e4130_0 .var "res", 31 0;
E_000001cf23078ee0 .event anyedge, v000001cf230e2830_0, v000001cf230e20b0_0, v000001cf230e3410_0, v000001cf230e23d0_0;
L_000001cf2311ae70 .reduce/or v000001cf230e4130_0;
S_000001cf22eed960 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001cf22ea9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001cf23098de0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf23098e18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf23098e50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf23098e88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf23098ec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf23098ef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf23098f30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf23098f68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf23098fa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf23098fd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf23099010 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf23099048 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf23099080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf230990b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf230990f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf23099128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf23099160 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf23099198 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf230991d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf23099208 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf23099240 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf23099278 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf230992b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf230992e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf23099320 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cf230e28d0_0 .var "ALU_OP", 3 0;
v000001cf230e41d0_0 .net "opcode", 11 0, v000001cf230efb60_0;  alias, 1 drivers
E_000001cf23078aa0 .event anyedge, v000001cf22fedec0_0;
S_000001cf23099360 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001cf230f0380_0 .net "EX1_forward_to_B", 31 0, v000001cf230f0100_0;  alias, 1 drivers
v000001cf230f0b00_0 .net "EX_PFC", 31 0, v000001cf230f04c0_0;  alias, 1 drivers
v000001cf230f15a0_0 .net "EX_PFC_to_IF", 31 0, L_000001cf2311b230;  alias, 1 drivers
v000001cf230f1500_0 .net "alu_selA", 1 0, L_000001cf2311d990;  alias, 1 drivers
v000001cf230f1640_0 .net "alu_selB", 1 0, L_000001cf2311f1f0;  alias, 1 drivers
v000001cf230f0a60_0 .net "ex_haz", 31 0, v000001cf230dfea0_0;  alias, 1 drivers
v000001cf230f16e0_0 .net "id_haz", 31 0, L_000001cf2311b730;  alias, 1 drivers
v000001cf230f1460_0 .net "is_jr", 0 0, v000001cf230f0ec0_0;  alias, 1 drivers
v000001cf230f11e0_0 .net "mem_haz", 31 0, L_000001cf231a0940;  alias, 1 drivers
v000001cf230f06a0_0 .net "oper1", 31 0, L_000001cf23126d60;  alias, 1 drivers
v000001cf230f1000_0 .net "oper2", 31 0, L_000001cf2313caf0;  alias, 1 drivers
v000001cf230f0ba0_0 .net "pc", 31 0, v000001cf230f13c0_0;  alias, 1 drivers
v000001cf230f1780_0 .net "rs1", 31 0, v000001cf230f02e0_0;  alias, 1 drivers
v000001cf230f0f60_0 .net "rs2_in", 31 0, v000001cf230f0920_0;  alias, 1 drivers
v000001cf230f0d80_0 .net "rs2_out", 31 0, L_000001cf2313c0e0;  alias, 1 drivers
v000001cf230f0420_0 .net "store_rs2_forward", 1 0, L_000001cf2311fb50;  alias, 1 drivers
L_000001cf2311b230 .functor MUXZ 32, v000001cf230f04c0_0, L_000001cf23126d60, v000001cf230f0ec0_0, C4<>;
S_000001cf22eedaf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001cf23099360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001cf230791e0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001cf23126970 .functor NOT 1, L_000001cf2311a3d0, C4<0>, C4<0>, C4<0>;
L_000001cf23126ac0 .functor NOT 1, L_000001cf23119890, C4<0>, C4<0>, C4<0>;
L_000001cf23125240 .functor NOT 1, L_000001cf23119930, C4<0>, C4<0>, C4<0>;
L_000001cf231252b0 .functor NOT 1, L_000001cf2311af10, C4<0>, C4<0>, C4<0>;
L_000001cf23125390 .functor AND 32, L_000001cf23125160, v000001cf230f02e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf23125550 .functor AND 32, L_000001cf23126b30, L_000001cf231a0940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf231254e0 .functor OR 32, L_000001cf23125390, L_000001cf23125550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf23126f20 .functor AND 32, L_000001cf231250f0, v000001cf230dfea0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf23126cf0 .functor OR 32, L_000001cf231254e0, L_000001cf23126f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf23126dd0 .functor AND 32, L_000001cf23125470, L_000001cf2311b730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf23126d60 .functor OR 32, L_000001cf23126cf0, L_000001cf23126dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cf230e5530_0 .net *"_ivl_1", 0 0, L_000001cf2311a3d0;  1 drivers
v000001cf230e58f0_0 .net *"_ivl_13", 0 0, L_000001cf23119930;  1 drivers
v000001cf230e4bd0_0 .net *"_ivl_14", 0 0, L_000001cf23125240;  1 drivers
v000001cf230e5a30_0 .net *"_ivl_19", 0 0, L_000001cf23119cf0;  1 drivers
v000001cf230e5ad0_0 .net *"_ivl_2", 0 0, L_000001cf23126970;  1 drivers
v000001cf230ea040_0 .net *"_ivl_23", 0 0, L_000001cf2311a510;  1 drivers
v000001cf230e89c0_0 .net *"_ivl_27", 0 0, L_000001cf2311af10;  1 drivers
v000001cf230e87e0_0 .net *"_ivl_28", 0 0, L_000001cf231252b0;  1 drivers
v000001cf230e7fc0_0 .net *"_ivl_33", 0 0, L_000001cf23119070;  1 drivers
v000001cf230e8ec0_0 .net *"_ivl_37", 0 0, L_000001cf2311aa10;  1 drivers
v000001cf230e93c0_0 .net *"_ivl_40", 31 0, L_000001cf23125390;  1 drivers
v000001cf230e9640_0 .net *"_ivl_42", 31 0, L_000001cf23125550;  1 drivers
v000001cf230e9460_0 .net *"_ivl_44", 31 0, L_000001cf231254e0;  1 drivers
v000001cf230e9dc0_0 .net *"_ivl_46", 31 0, L_000001cf23126f20;  1 drivers
v000001cf230e96e0_0 .net *"_ivl_48", 31 0, L_000001cf23126cf0;  1 drivers
v000001cf230e7f20_0 .net *"_ivl_50", 31 0, L_000001cf23126dd0;  1 drivers
v000001cf230e8c40_0 .net *"_ivl_7", 0 0, L_000001cf23119890;  1 drivers
v000001cf230e9780_0 .net *"_ivl_8", 0 0, L_000001cf23126ac0;  1 drivers
v000001cf230e8560_0 .net "ina", 31 0, v000001cf230f02e0_0;  alias, 1 drivers
v000001cf230e8060_0 .net "inb", 31 0, L_000001cf231a0940;  alias, 1 drivers
v000001cf230e9140_0 .net "inc", 31 0, v000001cf230dfea0_0;  alias, 1 drivers
v000001cf230e8600_0 .net "ind", 31 0, L_000001cf2311b730;  alias, 1 drivers
v000001cf230e9b40_0 .net "out", 31 0, L_000001cf23126d60;  alias, 1 drivers
v000001cf230e9e60_0 .net "s0", 31 0, L_000001cf23125160;  1 drivers
v000001cf230e81a0_0 .net "s1", 31 0, L_000001cf23126b30;  1 drivers
v000001cf230e7ac0_0 .net "s2", 31 0, L_000001cf231250f0;  1 drivers
v000001cf230e8f60_0 .net "s3", 31 0, L_000001cf23125470;  1 drivers
v000001cf230e78e0_0 .net "sel", 1 0, L_000001cf2311d990;  alias, 1 drivers
L_000001cf2311a3d0 .part L_000001cf2311d990, 1, 1;
LS_000001cf23119c50_0_0 .concat [ 1 1 1 1], L_000001cf23126970, L_000001cf23126970, L_000001cf23126970, L_000001cf23126970;
LS_000001cf23119c50_0_4 .concat [ 1 1 1 1], L_000001cf23126970, L_000001cf23126970, L_000001cf23126970, L_000001cf23126970;
LS_000001cf23119c50_0_8 .concat [ 1 1 1 1], L_000001cf23126970, L_000001cf23126970, L_000001cf23126970, L_000001cf23126970;
LS_000001cf23119c50_0_12 .concat [ 1 1 1 1], L_000001cf23126970, L_000001cf23126970, L_000001cf23126970, L_000001cf23126970;
LS_000001cf23119c50_0_16 .concat [ 1 1 1 1], L_000001cf23126970, L_000001cf23126970, L_000001cf23126970, L_000001cf23126970;
LS_000001cf23119c50_0_20 .concat [ 1 1 1 1], L_000001cf23126970, L_000001cf23126970, L_000001cf23126970, L_000001cf23126970;
LS_000001cf23119c50_0_24 .concat [ 1 1 1 1], L_000001cf23126970, L_000001cf23126970, L_000001cf23126970, L_000001cf23126970;
LS_000001cf23119c50_0_28 .concat [ 1 1 1 1], L_000001cf23126970, L_000001cf23126970, L_000001cf23126970, L_000001cf23126970;
LS_000001cf23119c50_1_0 .concat [ 4 4 4 4], LS_000001cf23119c50_0_0, LS_000001cf23119c50_0_4, LS_000001cf23119c50_0_8, LS_000001cf23119c50_0_12;
LS_000001cf23119c50_1_4 .concat [ 4 4 4 4], LS_000001cf23119c50_0_16, LS_000001cf23119c50_0_20, LS_000001cf23119c50_0_24, LS_000001cf23119c50_0_28;
L_000001cf23119c50 .concat [ 16 16 0 0], LS_000001cf23119c50_1_0, LS_000001cf23119c50_1_4;
L_000001cf23119890 .part L_000001cf2311d990, 0, 1;
LS_000001cf231197f0_0_0 .concat [ 1 1 1 1], L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0;
LS_000001cf231197f0_0_4 .concat [ 1 1 1 1], L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0;
LS_000001cf231197f0_0_8 .concat [ 1 1 1 1], L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0;
LS_000001cf231197f0_0_12 .concat [ 1 1 1 1], L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0;
LS_000001cf231197f0_0_16 .concat [ 1 1 1 1], L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0;
LS_000001cf231197f0_0_20 .concat [ 1 1 1 1], L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0;
LS_000001cf231197f0_0_24 .concat [ 1 1 1 1], L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0;
LS_000001cf231197f0_0_28 .concat [ 1 1 1 1], L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0, L_000001cf23126ac0;
LS_000001cf231197f0_1_0 .concat [ 4 4 4 4], LS_000001cf231197f0_0_0, LS_000001cf231197f0_0_4, LS_000001cf231197f0_0_8, LS_000001cf231197f0_0_12;
LS_000001cf231197f0_1_4 .concat [ 4 4 4 4], LS_000001cf231197f0_0_16, LS_000001cf231197f0_0_20, LS_000001cf231197f0_0_24, LS_000001cf231197f0_0_28;
L_000001cf231197f0 .concat [ 16 16 0 0], LS_000001cf231197f0_1_0, LS_000001cf231197f0_1_4;
L_000001cf23119930 .part L_000001cf2311d990, 1, 1;
LS_000001cf2311a0b0_0_0 .concat [ 1 1 1 1], L_000001cf23125240, L_000001cf23125240, L_000001cf23125240, L_000001cf23125240;
LS_000001cf2311a0b0_0_4 .concat [ 1 1 1 1], L_000001cf23125240, L_000001cf23125240, L_000001cf23125240, L_000001cf23125240;
LS_000001cf2311a0b0_0_8 .concat [ 1 1 1 1], L_000001cf23125240, L_000001cf23125240, L_000001cf23125240, L_000001cf23125240;
LS_000001cf2311a0b0_0_12 .concat [ 1 1 1 1], L_000001cf23125240, L_000001cf23125240, L_000001cf23125240, L_000001cf23125240;
LS_000001cf2311a0b0_0_16 .concat [ 1 1 1 1], L_000001cf23125240, L_000001cf23125240, L_000001cf23125240, L_000001cf23125240;
LS_000001cf2311a0b0_0_20 .concat [ 1 1 1 1], L_000001cf23125240, L_000001cf23125240, L_000001cf23125240, L_000001cf23125240;
LS_000001cf2311a0b0_0_24 .concat [ 1 1 1 1], L_000001cf23125240, L_000001cf23125240, L_000001cf23125240, L_000001cf23125240;
LS_000001cf2311a0b0_0_28 .concat [ 1 1 1 1], L_000001cf23125240, L_000001cf23125240, L_000001cf23125240, L_000001cf23125240;
LS_000001cf2311a0b0_1_0 .concat [ 4 4 4 4], LS_000001cf2311a0b0_0_0, LS_000001cf2311a0b0_0_4, LS_000001cf2311a0b0_0_8, LS_000001cf2311a0b0_0_12;
LS_000001cf2311a0b0_1_4 .concat [ 4 4 4 4], LS_000001cf2311a0b0_0_16, LS_000001cf2311a0b0_0_20, LS_000001cf2311a0b0_0_24, LS_000001cf2311a0b0_0_28;
L_000001cf2311a0b0 .concat [ 16 16 0 0], LS_000001cf2311a0b0_1_0, LS_000001cf2311a0b0_1_4;
L_000001cf23119cf0 .part L_000001cf2311d990, 0, 1;
LS_000001cf23119b10_0_0 .concat [ 1 1 1 1], L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0;
LS_000001cf23119b10_0_4 .concat [ 1 1 1 1], L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0;
LS_000001cf23119b10_0_8 .concat [ 1 1 1 1], L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0;
LS_000001cf23119b10_0_12 .concat [ 1 1 1 1], L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0;
LS_000001cf23119b10_0_16 .concat [ 1 1 1 1], L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0;
LS_000001cf23119b10_0_20 .concat [ 1 1 1 1], L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0;
LS_000001cf23119b10_0_24 .concat [ 1 1 1 1], L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0;
LS_000001cf23119b10_0_28 .concat [ 1 1 1 1], L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0, L_000001cf23119cf0;
LS_000001cf23119b10_1_0 .concat [ 4 4 4 4], LS_000001cf23119b10_0_0, LS_000001cf23119b10_0_4, LS_000001cf23119b10_0_8, LS_000001cf23119b10_0_12;
LS_000001cf23119b10_1_4 .concat [ 4 4 4 4], LS_000001cf23119b10_0_16, LS_000001cf23119b10_0_20, LS_000001cf23119b10_0_24, LS_000001cf23119b10_0_28;
L_000001cf23119b10 .concat [ 16 16 0 0], LS_000001cf23119b10_1_0, LS_000001cf23119b10_1_4;
L_000001cf2311a510 .part L_000001cf2311d990, 1, 1;
LS_000001cf23119d90_0_0 .concat [ 1 1 1 1], L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510;
LS_000001cf23119d90_0_4 .concat [ 1 1 1 1], L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510;
LS_000001cf23119d90_0_8 .concat [ 1 1 1 1], L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510;
LS_000001cf23119d90_0_12 .concat [ 1 1 1 1], L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510;
LS_000001cf23119d90_0_16 .concat [ 1 1 1 1], L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510;
LS_000001cf23119d90_0_20 .concat [ 1 1 1 1], L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510;
LS_000001cf23119d90_0_24 .concat [ 1 1 1 1], L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510;
LS_000001cf23119d90_0_28 .concat [ 1 1 1 1], L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510, L_000001cf2311a510;
LS_000001cf23119d90_1_0 .concat [ 4 4 4 4], LS_000001cf23119d90_0_0, LS_000001cf23119d90_0_4, LS_000001cf23119d90_0_8, LS_000001cf23119d90_0_12;
LS_000001cf23119d90_1_4 .concat [ 4 4 4 4], LS_000001cf23119d90_0_16, LS_000001cf23119d90_0_20, LS_000001cf23119d90_0_24, LS_000001cf23119d90_0_28;
L_000001cf23119d90 .concat [ 16 16 0 0], LS_000001cf23119d90_1_0, LS_000001cf23119d90_1_4;
L_000001cf2311af10 .part L_000001cf2311d990, 0, 1;
LS_000001cf2311a010_0_0 .concat [ 1 1 1 1], L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0;
LS_000001cf2311a010_0_4 .concat [ 1 1 1 1], L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0;
LS_000001cf2311a010_0_8 .concat [ 1 1 1 1], L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0;
LS_000001cf2311a010_0_12 .concat [ 1 1 1 1], L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0;
LS_000001cf2311a010_0_16 .concat [ 1 1 1 1], L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0;
LS_000001cf2311a010_0_20 .concat [ 1 1 1 1], L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0;
LS_000001cf2311a010_0_24 .concat [ 1 1 1 1], L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0;
LS_000001cf2311a010_0_28 .concat [ 1 1 1 1], L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0, L_000001cf231252b0;
LS_000001cf2311a010_1_0 .concat [ 4 4 4 4], LS_000001cf2311a010_0_0, LS_000001cf2311a010_0_4, LS_000001cf2311a010_0_8, LS_000001cf2311a010_0_12;
LS_000001cf2311a010_1_4 .concat [ 4 4 4 4], LS_000001cf2311a010_0_16, LS_000001cf2311a010_0_20, LS_000001cf2311a010_0_24, LS_000001cf2311a010_0_28;
L_000001cf2311a010 .concat [ 16 16 0 0], LS_000001cf2311a010_1_0, LS_000001cf2311a010_1_4;
L_000001cf23119070 .part L_000001cf2311d990, 1, 1;
LS_000001cf2311abf0_0_0 .concat [ 1 1 1 1], L_000001cf23119070, L_000001cf23119070, L_000001cf23119070, L_000001cf23119070;
LS_000001cf2311abf0_0_4 .concat [ 1 1 1 1], L_000001cf23119070, L_000001cf23119070, L_000001cf23119070, L_000001cf23119070;
LS_000001cf2311abf0_0_8 .concat [ 1 1 1 1], L_000001cf23119070, L_000001cf23119070, L_000001cf23119070, L_000001cf23119070;
LS_000001cf2311abf0_0_12 .concat [ 1 1 1 1], L_000001cf23119070, L_000001cf23119070, L_000001cf23119070, L_000001cf23119070;
LS_000001cf2311abf0_0_16 .concat [ 1 1 1 1], L_000001cf23119070, L_000001cf23119070, L_000001cf23119070, L_000001cf23119070;
LS_000001cf2311abf0_0_20 .concat [ 1 1 1 1], L_000001cf23119070, L_000001cf23119070, L_000001cf23119070, L_000001cf23119070;
LS_000001cf2311abf0_0_24 .concat [ 1 1 1 1], L_000001cf23119070, L_000001cf23119070, L_000001cf23119070, L_000001cf23119070;
LS_000001cf2311abf0_0_28 .concat [ 1 1 1 1], L_000001cf23119070, L_000001cf23119070, L_000001cf23119070, L_000001cf23119070;
LS_000001cf2311abf0_1_0 .concat [ 4 4 4 4], LS_000001cf2311abf0_0_0, LS_000001cf2311abf0_0_4, LS_000001cf2311abf0_0_8, LS_000001cf2311abf0_0_12;
LS_000001cf2311abf0_1_4 .concat [ 4 4 4 4], LS_000001cf2311abf0_0_16, LS_000001cf2311abf0_0_20, LS_000001cf2311abf0_0_24, LS_000001cf2311abf0_0_28;
L_000001cf2311abf0 .concat [ 16 16 0 0], LS_000001cf2311abf0_1_0, LS_000001cf2311abf0_1_4;
L_000001cf2311aa10 .part L_000001cf2311d990, 0, 1;
LS_000001cf23119250_0_0 .concat [ 1 1 1 1], L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10;
LS_000001cf23119250_0_4 .concat [ 1 1 1 1], L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10;
LS_000001cf23119250_0_8 .concat [ 1 1 1 1], L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10;
LS_000001cf23119250_0_12 .concat [ 1 1 1 1], L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10;
LS_000001cf23119250_0_16 .concat [ 1 1 1 1], L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10;
LS_000001cf23119250_0_20 .concat [ 1 1 1 1], L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10;
LS_000001cf23119250_0_24 .concat [ 1 1 1 1], L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10;
LS_000001cf23119250_0_28 .concat [ 1 1 1 1], L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10, L_000001cf2311aa10;
LS_000001cf23119250_1_0 .concat [ 4 4 4 4], LS_000001cf23119250_0_0, LS_000001cf23119250_0_4, LS_000001cf23119250_0_8, LS_000001cf23119250_0_12;
LS_000001cf23119250_1_4 .concat [ 4 4 4 4], LS_000001cf23119250_0_16, LS_000001cf23119250_0_20, LS_000001cf23119250_0_24, LS_000001cf23119250_0_28;
L_000001cf23119250 .concat [ 16 16 0 0], LS_000001cf23119250_1_0, LS_000001cf23119250_1_4;
S_000001cf22ea82c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001cf22eedaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf23125160 .functor AND 32, L_000001cf23119c50, L_000001cf231197f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230e4d10_0 .net "in1", 31 0, L_000001cf23119c50;  1 drivers
v000001cf230e55d0_0 .net "in2", 31 0, L_000001cf231197f0;  1 drivers
v000001cf230e5cb0_0 .net "out", 31 0, L_000001cf23125160;  alias, 1 drivers
S_000001cf22ea8450 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001cf22eedaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf23126b30 .functor AND 32, L_000001cf2311a0b0, L_000001cf23119b10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230e53f0_0 .net "in1", 31 0, L_000001cf2311a0b0;  1 drivers
v000001cf230e4e50_0 .net "in2", 31 0, L_000001cf23119b10;  1 drivers
v000001cf230e4db0_0 .net "out", 31 0, L_000001cf23126b30;  alias, 1 drivers
S_000001cf22ee0a00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001cf22eedaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf231250f0 .functor AND 32, L_000001cf23119d90, L_000001cf2311a010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230e5d50_0 .net "in1", 31 0, L_000001cf23119d90;  1 drivers
v000001cf230e5850_0 .net "in2", 31 0, L_000001cf2311a010;  1 drivers
v000001cf230e4950_0 .net "out", 31 0, L_000001cf231250f0;  alias, 1 drivers
S_000001cf230e68c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001cf22eedaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf23125470 .functor AND 32, L_000001cf2311abf0, L_000001cf23119250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230e4f90_0 .net "in1", 31 0, L_000001cf2311abf0;  1 drivers
v000001cf230e4a90_0 .net "in2", 31 0, L_000001cf23119250;  1 drivers
v000001cf230e5490_0 .net "out", 31 0, L_000001cf23125470;  alias, 1 drivers
S_000001cf230e6a50 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001cf23099360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001cf23078920 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001cf23126f90 .functor NOT 1, L_000001cf2311ac90, C4<0>, C4<0>, C4<0>;
L_000001cf23126c80 .functor NOT 1, L_000001cf2311a5b0, C4<0>, C4<0>, C4<0>;
L_000001cf2305c8c0 .functor NOT 1, L_000001cf231194d0, C4<0>, C4<0>, C4<0>;
L_000001cf2313d180 .functor NOT 1, L_000001cf23119e30, C4<0>, C4<0>, C4<0>;
L_000001cf2313d0a0 .functor AND 32, L_000001cf23126e40, v000001cf230f0100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf2313d2d0 .functor AND 32, L_000001cf23126eb0, L_000001cf231a0940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf2313d030 .functor OR 32, L_000001cf2313d0a0, L_000001cf2313d2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf2313d110 .functor AND 32, L_000001cf2313d260, v000001cf230dfea0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf2313d340 .functor OR 32, L_000001cf2313d030, L_000001cf2313d110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf2313c690 .functor AND 32, L_000001cf2313d1f0, L_000001cf2311b730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf2313caf0 .functor OR 32, L_000001cf2313d340, L_000001cf2313c690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cf230e9280_0 .net *"_ivl_1", 0 0, L_000001cf2311ac90;  1 drivers
v000001cf230e9320_0 .net *"_ivl_13", 0 0, L_000001cf231194d0;  1 drivers
v000001cf230e9be0_0 .net *"_ivl_14", 0 0, L_000001cf2305c8c0;  1 drivers
v000001cf230e9aa0_0 .net *"_ivl_19", 0 0, L_000001cf2311afb0;  1 drivers
v000001cf230e82e0_0 .net *"_ivl_2", 0 0, L_000001cf23126f90;  1 drivers
v000001cf230e7ca0_0 .net *"_ivl_23", 0 0, L_000001cf23119570;  1 drivers
v000001cf230e8740_0 .net *"_ivl_27", 0 0, L_000001cf23119e30;  1 drivers
v000001cf230e9d20_0 .net *"_ivl_28", 0 0, L_000001cf2313d180;  1 drivers
v000001cf230e9a00_0 .net *"_ivl_33", 0 0, L_000001cf2311b2d0;  1 drivers
v000001cf230e7b60_0 .net *"_ivl_37", 0 0, L_000001cf2311a470;  1 drivers
v000001cf230e8880_0 .net *"_ivl_40", 31 0, L_000001cf2313d0a0;  1 drivers
v000001cf230e7d40_0 .net *"_ivl_42", 31 0, L_000001cf2313d2d0;  1 drivers
v000001cf230e8100_0 .net *"_ivl_44", 31 0, L_000001cf2313d030;  1 drivers
v000001cf230e9f00_0 .net *"_ivl_46", 31 0, L_000001cf2313d110;  1 drivers
v000001cf230e8240_0 .net *"_ivl_48", 31 0, L_000001cf2313d340;  1 drivers
v000001cf230e8380_0 .net *"_ivl_50", 31 0, L_000001cf2313c690;  1 drivers
v000001cf230e8420_0 .net *"_ivl_7", 0 0, L_000001cf2311a5b0;  1 drivers
v000001cf230e8b00_0 .net *"_ivl_8", 0 0, L_000001cf23126c80;  1 drivers
v000001cf230e9500_0 .net "ina", 31 0, v000001cf230f0100_0;  alias, 1 drivers
v000001cf230e7a20_0 .net "inb", 31 0, L_000001cf231a0940;  alias, 1 drivers
v000001cf230e8ba0_0 .net "inc", 31 0, v000001cf230dfea0_0;  alias, 1 drivers
v000001cf230e8d80_0 .net "ind", 31 0, L_000001cf2311b730;  alias, 1 drivers
v000001cf230e9960_0 .net "out", 31 0, L_000001cf2313caf0;  alias, 1 drivers
v000001cf230e95a0_0 .net "s0", 31 0, L_000001cf23126e40;  1 drivers
v000001cf230e7de0_0 .net "s1", 31 0, L_000001cf23126eb0;  1 drivers
v000001cf230e7e80_0 .net "s2", 31 0, L_000001cf2313d260;  1 drivers
v000001cf230e9820_0 .net "s3", 31 0, L_000001cf2313d1f0;  1 drivers
v000001cf230e98c0_0 .net "sel", 1 0, L_000001cf2311f1f0;  alias, 1 drivers
L_000001cf2311ac90 .part L_000001cf2311f1f0, 1, 1;
LS_000001cf2311a290_0_0 .concat [ 1 1 1 1], L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90;
LS_000001cf2311a290_0_4 .concat [ 1 1 1 1], L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90;
LS_000001cf2311a290_0_8 .concat [ 1 1 1 1], L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90;
LS_000001cf2311a290_0_12 .concat [ 1 1 1 1], L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90;
LS_000001cf2311a290_0_16 .concat [ 1 1 1 1], L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90;
LS_000001cf2311a290_0_20 .concat [ 1 1 1 1], L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90;
LS_000001cf2311a290_0_24 .concat [ 1 1 1 1], L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90;
LS_000001cf2311a290_0_28 .concat [ 1 1 1 1], L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90, L_000001cf23126f90;
LS_000001cf2311a290_1_0 .concat [ 4 4 4 4], LS_000001cf2311a290_0_0, LS_000001cf2311a290_0_4, LS_000001cf2311a290_0_8, LS_000001cf2311a290_0_12;
LS_000001cf2311a290_1_4 .concat [ 4 4 4 4], LS_000001cf2311a290_0_16, LS_000001cf2311a290_0_20, LS_000001cf2311a290_0_24, LS_000001cf2311a290_0_28;
L_000001cf2311a290 .concat [ 16 16 0 0], LS_000001cf2311a290_1_0, LS_000001cf2311a290_1_4;
L_000001cf2311a5b0 .part L_000001cf2311f1f0, 0, 1;
LS_000001cf2311a330_0_0 .concat [ 1 1 1 1], L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80;
LS_000001cf2311a330_0_4 .concat [ 1 1 1 1], L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80;
LS_000001cf2311a330_0_8 .concat [ 1 1 1 1], L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80;
LS_000001cf2311a330_0_12 .concat [ 1 1 1 1], L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80;
LS_000001cf2311a330_0_16 .concat [ 1 1 1 1], L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80;
LS_000001cf2311a330_0_20 .concat [ 1 1 1 1], L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80;
LS_000001cf2311a330_0_24 .concat [ 1 1 1 1], L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80;
LS_000001cf2311a330_0_28 .concat [ 1 1 1 1], L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80, L_000001cf23126c80;
LS_000001cf2311a330_1_0 .concat [ 4 4 4 4], LS_000001cf2311a330_0_0, LS_000001cf2311a330_0_4, LS_000001cf2311a330_0_8, LS_000001cf2311a330_0_12;
LS_000001cf2311a330_1_4 .concat [ 4 4 4 4], LS_000001cf2311a330_0_16, LS_000001cf2311a330_0_20, LS_000001cf2311a330_0_24, LS_000001cf2311a330_0_28;
L_000001cf2311a330 .concat [ 16 16 0 0], LS_000001cf2311a330_1_0, LS_000001cf2311a330_1_4;
L_000001cf231194d0 .part L_000001cf2311f1f0, 1, 1;
LS_000001cf23119a70_0_0 .concat [ 1 1 1 1], L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0;
LS_000001cf23119a70_0_4 .concat [ 1 1 1 1], L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0;
LS_000001cf23119a70_0_8 .concat [ 1 1 1 1], L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0;
LS_000001cf23119a70_0_12 .concat [ 1 1 1 1], L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0;
LS_000001cf23119a70_0_16 .concat [ 1 1 1 1], L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0;
LS_000001cf23119a70_0_20 .concat [ 1 1 1 1], L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0;
LS_000001cf23119a70_0_24 .concat [ 1 1 1 1], L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0;
LS_000001cf23119a70_0_28 .concat [ 1 1 1 1], L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0, L_000001cf2305c8c0;
LS_000001cf23119a70_1_0 .concat [ 4 4 4 4], LS_000001cf23119a70_0_0, LS_000001cf23119a70_0_4, LS_000001cf23119a70_0_8, LS_000001cf23119a70_0_12;
LS_000001cf23119a70_1_4 .concat [ 4 4 4 4], LS_000001cf23119a70_0_16, LS_000001cf23119a70_0_20, LS_000001cf23119a70_0_24, LS_000001cf23119a70_0_28;
L_000001cf23119a70 .concat [ 16 16 0 0], LS_000001cf23119a70_1_0, LS_000001cf23119a70_1_4;
L_000001cf2311afb0 .part L_000001cf2311f1f0, 0, 1;
LS_000001cf23119ed0_0_0 .concat [ 1 1 1 1], L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0;
LS_000001cf23119ed0_0_4 .concat [ 1 1 1 1], L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0;
LS_000001cf23119ed0_0_8 .concat [ 1 1 1 1], L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0;
LS_000001cf23119ed0_0_12 .concat [ 1 1 1 1], L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0;
LS_000001cf23119ed0_0_16 .concat [ 1 1 1 1], L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0;
LS_000001cf23119ed0_0_20 .concat [ 1 1 1 1], L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0;
LS_000001cf23119ed0_0_24 .concat [ 1 1 1 1], L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0;
LS_000001cf23119ed0_0_28 .concat [ 1 1 1 1], L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0, L_000001cf2311afb0;
LS_000001cf23119ed0_1_0 .concat [ 4 4 4 4], LS_000001cf23119ed0_0_0, LS_000001cf23119ed0_0_4, LS_000001cf23119ed0_0_8, LS_000001cf23119ed0_0_12;
LS_000001cf23119ed0_1_4 .concat [ 4 4 4 4], LS_000001cf23119ed0_0_16, LS_000001cf23119ed0_0_20, LS_000001cf23119ed0_0_24, LS_000001cf23119ed0_0_28;
L_000001cf23119ed0 .concat [ 16 16 0 0], LS_000001cf23119ed0_1_0, LS_000001cf23119ed0_1_4;
L_000001cf23119570 .part L_000001cf2311f1f0, 1, 1;
LS_000001cf23119bb0_0_0 .concat [ 1 1 1 1], L_000001cf23119570, L_000001cf23119570, L_000001cf23119570, L_000001cf23119570;
LS_000001cf23119bb0_0_4 .concat [ 1 1 1 1], L_000001cf23119570, L_000001cf23119570, L_000001cf23119570, L_000001cf23119570;
LS_000001cf23119bb0_0_8 .concat [ 1 1 1 1], L_000001cf23119570, L_000001cf23119570, L_000001cf23119570, L_000001cf23119570;
LS_000001cf23119bb0_0_12 .concat [ 1 1 1 1], L_000001cf23119570, L_000001cf23119570, L_000001cf23119570, L_000001cf23119570;
LS_000001cf23119bb0_0_16 .concat [ 1 1 1 1], L_000001cf23119570, L_000001cf23119570, L_000001cf23119570, L_000001cf23119570;
LS_000001cf23119bb0_0_20 .concat [ 1 1 1 1], L_000001cf23119570, L_000001cf23119570, L_000001cf23119570, L_000001cf23119570;
LS_000001cf23119bb0_0_24 .concat [ 1 1 1 1], L_000001cf23119570, L_000001cf23119570, L_000001cf23119570, L_000001cf23119570;
LS_000001cf23119bb0_0_28 .concat [ 1 1 1 1], L_000001cf23119570, L_000001cf23119570, L_000001cf23119570, L_000001cf23119570;
LS_000001cf23119bb0_1_0 .concat [ 4 4 4 4], LS_000001cf23119bb0_0_0, LS_000001cf23119bb0_0_4, LS_000001cf23119bb0_0_8, LS_000001cf23119bb0_0_12;
LS_000001cf23119bb0_1_4 .concat [ 4 4 4 4], LS_000001cf23119bb0_0_16, LS_000001cf23119bb0_0_20, LS_000001cf23119bb0_0_24, LS_000001cf23119bb0_0_28;
L_000001cf23119bb0 .concat [ 16 16 0 0], LS_000001cf23119bb0_1_0, LS_000001cf23119bb0_1_4;
L_000001cf23119e30 .part L_000001cf2311f1f0, 0, 1;
LS_000001cf23119750_0_0 .concat [ 1 1 1 1], L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180;
LS_000001cf23119750_0_4 .concat [ 1 1 1 1], L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180;
LS_000001cf23119750_0_8 .concat [ 1 1 1 1], L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180;
LS_000001cf23119750_0_12 .concat [ 1 1 1 1], L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180;
LS_000001cf23119750_0_16 .concat [ 1 1 1 1], L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180;
LS_000001cf23119750_0_20 .concat [ 1 1 1 1], L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180;
LS_000001cf23119750_0_24 .concat [ 1 1 1 1], L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180;
LS_000001cf23119750_0_28 .concat [ 1 1 1 1], L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180, L_000001cf2313d180;
LS_000001cf23119750_1_0 .concat [ 4 4 4 4], LS_000001cf23119750_0_0, LS_000001cf23119750_0_4, LS_000001cf23119750_0_8, LS_000001cf23119750_0_12;
LS_000001cf23119750_1_4 .concat [ 4 4 4 4], LS_000001cf23119750_0_16, LS_000001cf23119750_0_20, LS_000001cf23119750_0_24, LS_000001cf23119750_0_28;
L_000001cf23119750 .concat [ 16 16 0 0], LS_000001cf23119750_1_0, LS_000001cf23119750_1_4;
L_000001cf2311b2d0 .part L_000001cf2311f1f0, 1, 1;
LS_000001cf23119f70_0_0 .concat [ 1 1 1 1], L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0;
LS_000001cf23119f70_0_4 .concat [ 1 1 1 1], L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0;
LS_000001cf23119f70_0_8 .concat [ 1 1 1 1], L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0;
LS_000001cf23119f70_0_12 .concat [ 1 1 1 1], L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0;
LS_000001cf23119f70_0_16 .concat [ 1 1 1 1], L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0;
LS_000001cf23119f70_0_20 .concat [ 1 1 1 1], L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0;
LS_000001cf23119f70_0_24 .concat [ 1 1 1 1], L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0;
LS_000001cf23119f70_0_28 .concat [ 1 1 1 1], L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0, L_000001cf2311b2d0;
LS_000001cf23119f70_1_0 .concat [ 4 4 4 4], LS_000001cf23119f70_0_0, LS_000001cf23119f70_0_4, LS_000001cf23119f70_0_8, LS_000001cf23119f70_0_12;
LS_000001cf23119f70_1_4 .concat [ 4 4 4 4], LS_000001cf23119f70_0_16, LS_000001cf23119f70_0_20, LS_000001cf23119f70_0_24, LS_000001cf23119f70_0_28;
L_000001cf23119f70 .concat [ 16 16 0 0], LS_000001cf23119f70_1_0, LS_000001cf23119f70_1_4;
L_000001cf2311a470 .part L_000001cf2311f1f0, 0, 1;
LS_000001cf2311ad30_0_0 .concat [ 1 1 1 1], L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470;
LS_000001cf2311ad30_0_4 .concat [ 1 1 1 1], L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470;
LS_000001cf2311ad30_0_8 .concat [ 1 1 1 1], L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470;
LS_000001cf2311ad30_0_12 .concat [ 1 1 1 1], L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470;
LS_000001cf2311ad30_0_16 .concat [ 1 1 1 1], L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470;
LS_000001cf2311ad30_0_20 .concat [ 1 1 1 1], L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470;
LS_000001cf2311ad30_0_24 .concat [ 1 1 1 1], L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470;
LS_000001cf2311ad30_0_28 .concat [ 1 1 1 1], L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470, L_000001cf2311a470;
LS_000001cf2311ad30_1_0 .concat [ 4 4 4 4], LS_000001cf2311ad30_0_0, LS_000001cf2311ad30_0_4, LS_000001cf2311ad30_0_8, LS_000001cf2311ad30_0_12;
LS_000001cf2311ad30_1_4 .concat [ 4 4 4 4], LS_000001cf2311ad30_0_16, LS_000001cf2311ad30_0_20, LS_000001cf2311ad30_0_24, LS_000001cf2311ad30_0_28;
L_000001cf2311ad30 .concat [ 16 16 0 0], LS_000001cf2311ad30_1_0, LS_000001cf2311ad30_1_4;
S_000001cf230e6d70 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001cf230e6a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf23126e40 .functor AND 32, L_000001cf2311a290, L_000001cf2311a330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230e8e20_0 .net "in1", 31 0, L_000001cf2311a290;  1 drivers
v000001cf230e9000_0 .net "in2", 31 0, L_000001cf2311a330;  1 drivers
v000001cf230e86a0_0 .net "out", 31 0, L_000001cf23126e40;  alias, 1 drivers
S_000001cf230e6be0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001cf230e6a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf23126eb0 .functor AND 32, L_000001cf23119a70, L_000001cf23119ed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230e8920_0 .net "in1", 31 0, L_000001cf23119a70;  1 drivers
v000001cf230e7980_0 .net "in2", 31 0, L_000001cf23119ed0;  1 drivers
v000001cf230e7c00_0 .net "out", 31 0, L_000001cf23126eb0;  alias, 1 drivers
S_000001cf230e7540 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001cf230e6a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf2313d260 .functor AND 32, L_000001cf23119bb0, L_000001cf23119750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230e8a60_0 .net "in1", 31 0, L_000001cf23119bb0;  1 drivers
v000001cf230e90a0_0 .net "in2", 31 0, L_000001cf23119750;  1 drivers
v000001cf230e91e0_0 .net "out", 31 0, L_000001cf2313d260;  alias, 1 drivers
S_000001cf230e7220 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001cf230e6a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf2313d1f0 .functor AND 32, L_000001cf23119f70, L_000001cf2311ad30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230e8ce0_0 .net "in1", 31 0, L_000001cf23119f70;  1 drivers
v000001cf230e9fa0_0 .net "in2", 31 0, L_000001cf2311ad30;  1 drivers
v000001cf230e84c0_0 .net "out", 31 0, L_000001cf2313d1f0;  alias, 1 drivers
S_000001cf230e6f00 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001cf23099360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001cf23079120 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001cf2313b900 .functor NOT 1, L_000001cf2311add0, C4<0>, C4<0>, C4<0>;
L_000001cf2313c8c0 .functor NOT 1, L_000001cf2311a150, C4<0>, C4<0>, C4<0>;
L_000001cf2313c460 .functor NOT 1, L_000001cf2311a1f0, C4<0>, C4<0>, C4<0>;
L_000001cf2313c3f0 .functor NOT 1, L_000001cf2311a790, C4<0>, C4<0>, C4<0>;
L_000001cf2313b510 .functor AND 32, L_000001cf2313c380, v000001cf230f0920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf2313bb30 .functor AND 32, L_000001cf2313bba0, L_000001cf231a0940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf2313cd20 .functor OR 32, L_000001cf2313b510, L_000001cf2313bb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf2313c070 .functor AND 32, L_000001cf2313c310, v000001cf230dfea0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf2313bc10 .functor OR 32, L_000001cf2313cd20, L_000001cf2313c070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf2313c9a0 .functor AND 32, L_000001cf2313b6d0, L_000001cf2311b730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf2313c0e0 .functor OR 32, L_000001cf2313bc10, L_000001cf2313c9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cf230ea2c0_0 .net *"_ivl_1", 0 0, L_000001cf2311add0;  1 drivers
v000001cf230ea9a0_0 .net *"_ivl_13", 0 0, L_000001cf2311a1f0;  1 drivers
v000001cf230eb440_0 .net *"_ivl_14", 0 0, L_000001cf2313c460;  1 drivers
v000001cf230eb4e0_0 .net *"_ivl_19", 0 0, L_000001cf2311a650;  1 drivers
v000001cf230ea360_0 .net *"_ivl_2", 0 0, L_000001cf2313b900;  1 drivers
v000001cf230ea7c0_0 .net *"_ivl_23", 0 0, L_000001cf2311b370;  1 drivers
v000001cf230eaae0_0 .net *"_ivl_27", 0 0, L_000001cf2311a790;  1 drivers
v000001cf230ea4a0_0 .net *"_ivl_28", 0 0, L_000001cf2313c3f0;  1 drivers
v000001cf230eaea0_0 .net *"_ivl_33", 0 0, L_000001cf2311aab0;  1 drivers
v000001cf230ea540_0 .net *"_ivl_37", 0 0, L_000001cf2311a8d0;  1 drivers
v000001cf230eb6c0_0 .net *"_ivl_40", 31 0, L_000001cf2313b510;  1 drivers
v000001cf230eafe0_0 .net *"_ivl_42", 31 0, L_000001cf2313bb30;  1 drivers
v000001cf230eac20_0 .net *"_ivl_44", 31 0, L_000001cf2313cd20;  1 drivers
v000001cf230eacc0_0 .net *"_ivl_46", 31 0, L_000001cf2313c070;  1 drivers
v000001cf230eb120_0 .net *"_ivl_48", 31 0, L_000001cf2313bc10;  1 drivers
v000001cf230ea860_0 .net *"_ivl_50", 31 0, L_000001cf2313c9a0;  1 drivers
v000001cf230eb300_0 .net *"_ivl_7", 0 0, L_000001cf2311a150;  1 drivers
v000001cf230ead60_0 .net *"_ivl_8", 0 0, L_000001cf2313c8c0;  1 drivers
v000001cf230eaf40_0 .net "ina", 31 0, v000001cf230f0920_0;  alias, 1 drivers
v000001cf230ea5e0_0 .net "inb", 31 0, L_000001cf231a0940;  alias, 1 drivers
v000001cf230eb080_0 .net "inc", 31 0, v000001cf230dfea0_0;  alias, 1 drivers
v000001cf230eb260_0 .net "ind", 31 0, L_000001cf2311b730;  alias, 1 drivers
v000001cf230eb3a0_0 .net "out", 31 0, L_000001cf2313c0e0;  alias, 1 drivers
v000001cf230eb580_0 .net "s0", 31 0, L_000001cf2313c380;  1 drivers
v000001cf230eb620_0 .net "s1", 31 0, L_000001cf2313bba0;  1 drivers
v000001cf230eb760_0 .net "s2", 31 0, L_000001cf2313c310;  1 drivers
v000001cf230f0c40_0 .net "s3", 31 0, L_000001cf2313b6d0;  1 drivers
v000001cf230f0ce0_0 .net "sel", 1 0, L_000001cf2311fb50;  alias, 1 drivers
L_000001cf2311add0 .part L_000001cf2311fb50, 1, 1;
LS_000001cf2311a830_0_0 .concat [ 1 1 1 1], L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900;
LS_000001cf2311a830_0_4 .concat [ 1 1 1 1], L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900;
LS_000001cf2311a830_0_8 .concat [ 1 1 1 1], L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900;
LS_000001cf2311a830_0_12 .concat [ 1 1 1 1], L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900;
LS_000001cf2311a830_0_16 .concat [ 1 1 1 1], L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900;
LS_000001cf2311a830_0_20 .concat [ 1 1 1 1], L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900;
LS_000001cf2311a830_0_24 .concat [ 1 1 1 1], L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900;
LS_000001cf2311a830_0_28 .concat [ 1 1 1 1], L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900, L_000001cf2313b900;
LS_000001cf2311a830_1_0 .concat [ 4 4 4 4], LS_000001cf2311a830_0_0, LS_000001cf2311a830_0_4, LS_000001cf2311a830_0_8, LS_000001cf2311a830_0_12;
LS_000001cf2311a830_1_4 .concat [ 4 4 4 4], LS_000001cf2311a830_0_16, LS_000001cf2311a830_0_20, LS_000001cf2311a830_0_24, LS_000001cf2311a830_0_28;
L_000001cf2311a830 .concat [ 16 16 0 0], LS_000001cf2311a830_1_0, LS_000001cf2311a830_1_4;
L_000001cf2311a150 .part L_000001cf2311fb50, 0, 1;
LS_000001cf231192f0_0_0 .concat [ 1 1 1 1], L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0;
LS_000001cf231192f0_0_4 .concat [ 1 1 1 1], L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0;
LS_000001cf231192f0_0_8 .concat [ 1 1 1 1], L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0;
LS_000001cf231192f0_0_12 .concat [ 1 1 1 1], L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0;
LS_000001cf231192f0_0_16 .concat [ 1 1 1 1], L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0;
LS_000001cf231192f0_0_20 .concat [ 1 1 1 1], L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0;
LS_000001cf231192f0_0_24 .concat [ 1 1 1 1], L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0;
LS_000001cf231192f0_0_28 .concat [ 1 1 1 1], L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0, L_000001cf2313c8c0;
LS_000001cf231192f0_1_0 .concat [ 4 4 4 4], LS_000001cf231192f0_0_0, LS_000001cf231192f0_0_4, LS_000001cf231192f0_0_8, LS_000001cf231192f0_0_12;
LS_000001cf231192f0_1_4 .concat [ 4 4 4 4], LS_000001cf231192f0_0_16, LS_000001cf231192f0_0_20, LS_000001cf231192f0_0_24, LS_000001cf231192f0_0_28;
L_000001cf231192f0 .concat [ 16 16 0 0], LS_000001cf231192f0_1_0, LS_000001cf231192f0_1_4;
L_000001cf2311a1f0 .part L_000001cf2311fb50, 1, 1;
LS_000001cf2311b5f0_0_0 .concat [ 1 1 1 1], L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460;
LS_000001cf2311b5f0_0_4 .concat [ 1 1 1 1], L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460;
LS_000001cf2311b5f0_0_8 .concat [ 1 1 1 1], L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460;
LS_000001cf2311b5f0_0_12 .concat [ 1 1 1 1], L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460;
LS_000001cf2311b5f0_0_16 .concat [ 1 1 1 1], L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460;
LS_000001cf2311b5f0_0_20 .concat [ 1 1 1 1], L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460;
LS_000001cf2311b5f0_0_24 .concat [ 1 1 1 1], L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460;
LS_000001cf2311b5f0_0_28 .concat [ 1 1 1 1], L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460, L_000001cf2313c460;
LS_000001cf2311b5f0_1_0 .concat [ 4 4 4 4], LS_000001cf2311b5f0_0_0, LS_000001cf2311b5f0_0_4, LS_000001cf2311b5f0_0_8, LS_000001cf2311b5f0_0_12;
LS_000001cf2311b5f0_1_4 .concat [ 4 4 4 4], LS_000001cf2311b5f0_0_16, LS_000001cf2311b5f0_0_20, LS_000001cf2311b5f0_0_24, LS_000001cf2311b5f0_0_28;
L_000001cf2311b5f0 .concat [ 16 16 0 0], LS_000001cf2311b5f0_1_0, LS_000001cf2311b5f0_1_4;
L_000001cf2311a650 .part L_000001cf2311fb50, 0, 1;
LS_000001cf23119110_0_0 .concat [ 1 1 1 1], L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650;
LS_000001cf23119110_0_4 .concat [ 1 1 1 1], L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650;
LS_000001cf23119110_0_8 .concat [ 1 1 1 1], L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650;
LS_000001cf23119110_0_12 .concat [ 1 1 1 1], L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650;
LS_000001cf23119110_0_16 .concat [ 1 1 1 1], L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650;
LS_000001cf23119110_0_20 .concat [ 1 1 1 1], L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650;
LS_000001cf23119110_0_24 .concat [ 1 1 1 1], L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650;
LS_000001cf23119110_0_28 .concat [ 1 1 1 1], L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650, L_000001cf2311a650;
LS_000001cf23119110_1_0 .concat [ 4 4 4 4], LS_000001cf23119110_0_0, LS_000001cf23119110_0_4, LS_000001cf23119110_0_8, LS_000001cf23119110_0_12;
LS_000001cf23119110_1_4 .concat [ 4 4 4 4], LS_000001cf23119110_0_16, LS_000001cf23119110_0_20, LS_000001cf23119110_0_24, LS_000001cf23119110_0_28;
L_000001cf23119110 .concat [ 16 16 0 0], LS_000001cf23119110_1_0, LS_000001cf23119110_1_4;
L_000001cf2311b370 .part L_000001cf2311fb50, 1, 1;
LS_000001cf2311a6f0_0_0 .concat [ 1 1 1 1], L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370;
LS_000001cf2311a6f0_0_4 .concat [ 1 1 1 1], L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370;
LS_000001cf2311a6f0_0_8 .concat [ 1 1 1 1], L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370;
LS_000001cf2311a6f0_0_12 .concat [ 1 1 1 1], L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370;
LS_000001cf2311a6f0_0_16 .concat [ 1 1 1 1], L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370;
LS_000001cf2311a6f0_0_20 .concat [ 1 1 1 1], L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370;
LS_000001cf2311a6f0_0_24 .concat [ 1 1 1 1], L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370;
LS_000001cf2311a6f0_0_28 .concat [ 1 1 1 1], L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370, L_000001cf2311b370;
LS_000001cf2311a6f0_1_0 .concat [ 4 4 4 4], LS_000001cf2311a6f0_0_0, LS_000001cf2311a6f0_0_4, LS_000001cf2311a6f0_0_8, LS_000001cf2311a6f0_0_12;
LS_000001cf2311a6f0_1_4 .concat [ 4 4 4 4], LS_000001cf2311a6f0_0_16, LS_000001cf2311a6f0_0_20, LS_000001cf2311a6f0_0_24, LS_000001cf2311a6f0_0_28;
L_000001cf2311a6f0 .concat [ 16 16 0 0], LS_000001cf2311a6f0_1_0, LS_000001cf2311a6f0_1_4;
L_000001cf2311a790 .part L_000001cf2311fb50, 0, 1;
LS_000001cf2311b410_0_0 .concat [ 1 1 1 1], L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0;
LS_000001cf2311b410_0_4 .concat [ 1 1 1 1], L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0;
LS_000001cf2311b410_0_8 .concat [ 1 1 1 1], L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0;
LS_000001cf2311b410_0_12 .concat [ 1 1 1 1], L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0;
LS_000001cf2311b410_0_16 .concat [ 1 1 1 1], L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0;
LS_000001cf2311b410_0_20 .concat [ 1 1 1 1], L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0;
LS_000001cf2311b410_0_24 .concat [ 1 1 1 1], L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0;
LS_000001cf2311b410_0_28 .concat [ 1 1 1 1], L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0, L_000001cf2313c3f0;
LS_000001cf2311b410_1_0 .concat [ 4 4 4 4], LS_000001cf2311b410_0_0, LS_000001cf2311b410_0_4, LS_000001cf2311b410_0_8, LS_000001cf2311b410_0_12;
LS_000001cf2311b410_1_4 .concat [ 4 4 4 4], LS_000001cf2311b410_0_16, LS_000001cf2311b410_0_20, LS_000001cf2311b410_0_24, LS_000001cf2311b410_0_28;
L_000001cf2311b410 .concat [ 16 16 0 0], LS_000001cf2311b410_1_0, LS_000001cf2311b410_1_4;
L_000001cf2311aab0 .part L_000001cf2311fb50, 1, 1;
LS_000001cf2311b690_0_0 .concat [ 1 1 1 1], L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0;
LS_000001cf2311b690_0_4 .concat [ 1 1 1 1], L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0;
LS_000001cf2311b690_0_8 .concat [ 1 1 1 1], L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0;
LS_000001cf2311b690_0_12 .concat [ 1 1 1 1], L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0;
LS_000001cf2311b690_0_16 .concat [ 1 1 1 1], L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0;
LS_000001cf2311b690_0_20 .concat [ 1 1 1 1], L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0;
LS_000001cf2311b690_0_24 .concat [ 1 1 1 1], L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0;
LS_000001cf2311b690_0_28 .concat [ 1 1 1 1], L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0, L_000001cf2311aab0;
LS_000001cf2311b690_1_0 .concat [ 4 4 4 4], LS_000001cf2311b690_0_0, LS_000001cf2311b690_0_4, LS_000001cf2311b690_0_8, LS_000001cf2311b690_0_12;
LS_000001cf2311b690_1_4 .concat [ 4 4 4 4], LS_000001cf2311b690_0_16, LS_000001cf2311b690_0_20, LS_000001cf2311b690_0_24, LS_000001cf2311b690_0_28;
L_000001cf2311b690 .concat [ 16 16 0 0], LS_000001cf2311b690_1_0, LS_000001cf2311b690_1_4;
L_000001cf2311a8d0 .part L_000001cf2311fb50, 0, 1;
LS_000001cf2311a970_0_0 .concat [ 1 1 1 1], L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0;
LS_000001cf2311a970_0_4 .concat [ 1 1 1 1], L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0;
LS_000001cf2311a970_0_8 .concat [ 1 1 1 1], L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0;
LS_000001cf2311a970_0_12 .concat [ 1 1 1 1], L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0;
LS_000001cf2311a970_0_16 .concat [ 1 1 1 1], L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0;
LS_000001cf2311a970_0_20 .concat [ 1 1 1 1], L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0;
LS_000001cf2311a970_0_24 .concat [ 1 1 1 1], L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0;
LS_000001cf2311a970_0_28 .concat [ 1 1 1 1], L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0, L_000001cf2311a8d0;
LS_000001cf2311a970_1_0 .concat [ 4 4 4 4], LS_000001cf2311a970_0_0, LS_000001cf2311a970_0_4, LS_000001cf2311a970_0_8, LS_000001cf2311a970_0_12;
LS_000001cf2311a970_1_4 .concat [ 4 4 4 4], LS_000001cf2311a970_0_16, LS_000001cf2311a970_0_20, LS_000001cf2311a970_0_24, LS_000001cf2311a970_0_28;
L_000001cf2311a970 .concat [ 16 16 0 0], LS_000001cf2311a970_1_0, LS_000001cf2311a970_1_4;
S_000001cf230e73b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001cf230e6f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf2313c380 .functor AND 32, L_000001cf2311a830, L_000001cf231192f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230e9c80_0 .net "in1", 31 0, L_000001cf2311a830;  1 drivers
v000001cf230eae00_0 .net "in2", 31 0, L_000001cf231192f0;  1 drivers
v000001cf230eb1c0_0 .net "out", 31 0, L_000001cf2313c380;  alias, 1 drivers
S_000001cf230e7090 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001cf230e6f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf2313bba0 .functor AND 32, L_000001cf2311b5f0, L_000001cf23119110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230ea0e0_0 .net "in1", 31 0, L_000001cf2311b5f0;  1 drivers
v000001cf230eaa40_0 .net "in2", 31 0, L_000001cf23119110;  1 drivers
v000001cf230ea680_0 .net "out", 31 0, L_000001cf2313bba0;  alias, 1 drivers
S_000001cf230e76d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001cf230e6f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf2313c310 .functor AND 32, L_000001cf2311a6f0, L_000001cf2311b410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230eab80_0 .net "in1", 31 0, L_000001cf2311a6f0;  1 drivers
v000001cf230ea720_0 .net "in2", 31 0, L_000001cf2311b410;  1 drivers
v000001cf230ea400_0 .net "out", 31 0, L_000001cf2313c310;  alias, 1 drivers
S_000001cf230ecba0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001cf230e6f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001cf2313b6d0 .functor AND 32, L_000001cf2311b690, L_000001cf2311a970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cf230ea180_0 .net "in1", 31 0, L_000001cf2311b690;  1 drivers
v000001cf230ea900_0 .net "in2", 31 0, L_000001cf2311a970;  1 drivers
v000001cf230ea220_0 .net "out", 31 0, L_000001cf2313b6d0;  alias, 1 drivers
S_000001cf230ec880 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001cf230f18b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf230f18e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf230f1920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf230f1958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf230f1990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf230f19c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf230f1a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf230f1a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf230f1a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf230f1aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf230f1ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf230f1b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf230f1b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf230f1b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf230f1bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf230f1bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf230f1c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf230f1c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf230f1ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf230f1cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf230f1d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf230f1d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf230f1d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf230f1db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf230f1df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cf230f13c0_0 .var "EX1_PC", 31 0;
v000001cf230f04c0_0 .var "EX1_PFC", 31 0;
v000001cf230f0100_0 .var "EX1_forward_to_B", 31 0;
v000001cf230f0560_0 .var "EX1_is_beq", 0 0;
v000001cf230f0740_0 .var "EX1_is_bne", 0 0;
v000001cf230f10a0_0 .var "EX1_is_jal", 0 0;
v000001cf230f0ec0_0 .var "EX1_is_jr", 0 0;
v000001cf230f0600_0 .var "EX1_is_oper2_immed", 0 0;
v000001cf230f01a0_0 .var "EX1_memread", 0 0;
v000001cf230f1140_0 .var "EX1_memwrite", 0 0;
v000001cf230f0880_0 .var "EX1_opcode", 11 0;
v000001cf230f1280_0 .var "EX1_predicted", 0 0;
v000001cf230f1320_0 .var "EX1_rd_ind", 4 0;
v000001cf230f0240_0 .var "EX1_rd_indzero", 0 0;
v000001cf230f0e20_0 .var "EX1_regwrite", 0 0;
v000001cf230f02e0_0 .var "EX1_rs1", 31 0;
v000001cf230f07e0_0 .var "EX1_rs1_ind", 4 0;
v000001cf230f0920_0 .var "EX1_rs2", 31 0;
v000001cf230f09c0_0 .var "EX1_rs2_ind", 4 0;
v000001cf230ee4e0_0 .net "FLUSH", 0 0, v000001cf230f6360_0;  alias, 1 drivers
v000001cf230edfe0_0 .net "ID_PC", 31 0, v000001cf230fb540_0;  alias, 1 drivers
v000001cf230ee260_0 .net "ID_PFC_to_EX", 31 0, L_000001cf2311f970;  alias, 1 drivers
v000001cf230eef80_0 .net "ID_forward_to_B", 31 0, L_000001cf23120690;  alias, 1 drivers
v000001cf230ee940_0 .net "ID_is_beq", 0 0, L_000001cf23120190;  alias, 1 drivers
v000001cf230eea80_0 .net "ID_is_bne", 0 0, L_000001cf23120230;  alias, 1 drivers
v000001cf230ee080_0 .net "ID_is_jal", 0 0, L_000001cf23120910;  alias, 1 drivers
v000001cf230ef160_0 .net "ID_is_jr", 0 0, L_000001cf231202d0;  alias, 1 drivers
v000001cf230ef7a0_0 .net "ID_is_oper2_immed", 0 0, L_000001cf23125b00;  alias, 1 drivers
v000001cf230ef200_0 .net "ID_memread", 0 0, L_000001cf23120cd0;  alias, 1 drivers
v000001cf230ee300_0 .net "ID_memwrite", 0 0, L_000001cf23120f50;  alias, 1 drivers
v000001cf230eebc0_0 .net "ID_opcode", 11 0, v000001cf2310b660_0;  alias, 1 drivers
v000001cf230ef2a0_0 .net "ID_predicted", 0 0, v000001cf230f4880_0;  alias, 1 drivers
v000001cf230ee6c0_0 .net "ID_rd_ind", 4 0, v000001cf2310ba20_0;  alias, 1 drivers
v000001cf230efd40_0 .net "ID_rd_indzero", 0 0, L_000001cf23120b90;  1 drivers
v000001cf230edd60_0 .net "ID_regwrite", 0 0, L_000001cf23120af0;  alias, 1 drivers
v000001cf230ef340_0 .net "ID_rs1", 31 0, v000001cf230f7120_0;  alias, 1 drivers
v000001cf230edb80_0 .net "ID_rs1_ind", 4 0, v000001cf23109900_0;  alias, 1 drivers
v000001cf230ee580_0 .net "ID_rs2", 31 0, v000001cf230f82a0_0;  alias, 1 drivers
v000001cf230edae0_0 .net "ID_rs2_ind", 4 0, v000001cf2310b7a0_0;  alias, 1 drivers
v000001cf230ee120_0 .net "clk", 0 0, L_000001cf23126900;  1 drivers
v000001cf230ee620_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
E_000001cf23078be0 .event posedge, v000001cf230e0120_0, v000001cf230ee120_0;
S_000001cf230ecd30 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001cf230f1e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf230f1e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf230f1ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf230f1ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf230f1f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf230f1f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf230f1f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf230f1fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf230f1ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf230f2028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf230f2060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf230f2098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf230f20d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf230f2108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf230f2140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf230f2178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf230f21b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf230f21e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf230f2220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf230f2258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf230f2290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf230f22c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf230f2300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf230f2338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf230f2370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cf230ee1c0_0 .net "EX1_ALU_OPER1", 31 0, L_000001cf23126d60;  alias, 1 drivers
v000001cf230eee40_0 .net "EX1_ALU_OPER2", 31 0, L_000001cf2313caf0;  alias, 1 drivers
v000001cf230ee760_0 .net "EX1_PC", 31 0, v000001cf230f13c0_0;  alias, 1 drivers
v000001cf230ef3e0_0 .net "EX1_PFC_to_IF", 31 0, L_000001cf2311b230;  alias, 1 drivers
v000001cf230efe80_0 .net "EX1_forward_to_B", 31 0, v000001cf230f0100_0;  alias, 1 drivers
v000001cf230eeb20_0 .net "EX1_is_beq", 0 0, v000001cf230f0560_0;  alias, 1 drivers
v000001cf230ee800_0 .net "EX1_is_bne", 0 0, v000001cf230f0740_0;  alias, 1 drivers
v000001cf230efca0_0 .net "EX1_is_jal", 0 0, v000001cf230f10a0_0;  alias, 1 drivers
v000001cf230eda40_0 .net "EX1_is_jr", 0 0, v000001cf230f0ec0_0;  alias, 1 drivers
v000001cf230ef8e0_0 .net "EX1_is_oper2_immed", 0 0, v000001cf230f0600_0;  alias, 1 drivers
v000001cf230efde0_0 .net "EX1_memread", 0 0, v000001cf230f01a0_0;  alias, 1 drivers
v000001cf230eeda0_0 .net "EX1_memwrite", 0 0, v000001cf230f1140_0;  alias, 1 drivers
v000001cf230ee9e0_0 .net "EX1_opcode", 11 0, v000001cf230f0880_0;  alias, 1 drivers
v000001cf230ef020_0 .net "EX1_predicted", 0 0, v000001cf230f1280_0;  alias, 1 drivers
v000001cf230ede00_0 .net "EX1_rd_ind", 4 0, v000001cf230f1320_0;  alias, 1 drivers
v000001cf230ee3a0_0 .net "EX1_rd_indzero", 0 0, v000001cf230f0240_0;  alias, 1 drivers
v000001cf230ef480_0 .net "EX1_regwrite", 0 0, v000001cf230f0e20_0;  alias, 1 drivers
v000001cf230eeee0_0 .net "EX1_rs1", 31 0, v000001cf230f02e0_0;  alias, 1 drivers
v000001cf230ef0c0_0 .net "EX1_rs1_ind", 4 0, v000001cf230f07e0_0;  alias, 1 drivers
v000001cf230eec60_0 .net "EX1_rs2_ind", 4 0, v000001cf230f09c0_0;  alias, 1 drivers
v000001cf230eed00_0 .net "EX1_rs2_out", 31 0, L_000001cf2313c0e0;  alias, 1 drivers
v000001cf230efac0_0 .var "EX2_ALU_OPER1", 31 0;
v000001cf230eff20_0 .var "EX2_ALU_OPER2", 31 0;
v000001cf230ef520_0 .var "EX2_PC", 31 0;
v000001cf230effc0_0 .var "EX2_PFC_to_IF", 31 0;
v000001cf230ef5c0_0 .var "EX2_forward_to_B", 31 0;
v000001cf230ee440_0 .var "EX2_is_beq", 0 0;
v000001cf230ef660_0 .var "EX2_is_bne", 0 0;
v000001cf230edf40_0 .var "EX2_is_jal", 0 0;
v000001cf230ef700_0 .var "EX2_is_jr", 0 0;
v000001cf230edc20_0 .var "EX2_is_oper2_immed", 0 0;
v000001cf230ef840_0 .var "EX2_memread", 0 0;
v000001cf230ef980_0 .var "EX2_memwrite", 0 0;
v000001cf230efb60_0 .var "EX2_opcode", 11 0;
v000001cf230efa20_0 .var "EX2_predicted", 0 0;
v000001cf230efc00_0 .var "EX2_rd_ind", 4 0;
v000001cf230ee8a0_0 .var "EX2_rd_indzero", 0 0;
v000001cf230f0060_0 .var "EX2_regwrite", 0 0;
v000001cf230edcc0_0 .var "EX2_rs1", 31 0;
v000001cf230ed900_0 .var "EX2_rs1_ind", 4 0;
v000001cf230ed9a0_0 .var "EX2_rs2_ind", 4 0;
v000001cf230edea0_0 .var "EX2_rs2_out", 31 0;
v000001cf230fc1c0_0 .net "FLUSH", 0 0, v000001cf230f6860_0;  alias, 1 drivers
v000001cf230fbe00_0 .net "clk", 0 0, L_000001cf2313bd60;  1 drivers
v000001cf230fc260_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
E_000001cf23078ce0 .event posedge, v000001cf230e0120_0, v000001cf230fbe00_0;
S_000001cf230eb8e0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001cf230fc3d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf230fc408 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf230fc440 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf230fc478 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf230fc4b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf230fc4e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf230fc520 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf230fc558 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf230fc590 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf230fc5c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf230fc600 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf230fc638 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf230fc670 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf230fc6a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf230fc6e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf230fc718 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf230fc750 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf230fc788 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf230fc7c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf230fc7f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf230fc830 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf230fc868 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf230fc8a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf230fc8d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf230fc910 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cf23126270 .functor OR 1, L_000001cf23120190, L_000001cf23120230, C4<0>, C4<0>;
L_000001cf23125080 .functor AND 1, L_000001cf23126270, L_000001cf23126510, C4<1>, C4<1>;
L_000001cf231260b0 .functor OR 1, L_000001cf23120190, L_000001cf23120230, C4<0>, C4<0>;
L_000001cf23125780 .functor AND 1, L_000001cf231260b0, L_000001cf23126510, C4<1>, C4<1>;
L_000001cf231258d0 .functor OR 1, L_000001cf23120190, L_000001cf23120230, C4<0>, C4<0>;
L_000001cf23125940 .functor AND 1, L_000001cf231258d0, v000001cf230f4880_0, C4<1>, C4<1>;
v000001cf230fa280_0 .net "EX1_memread", 0 0, v000001cf230f01a0_0;  alias, 1 drivers
v000001cf230fbb80_0 .net "EX1_opcode", 11 0, v000001cf230f0880_0;  alias, 1 drivers
v000001cf230f9a60_0 .net "EX1_rd_ind", 4 0, v000001cf230f1320_0;  alias, 1 drivers
v000001cf230f9e20_0 .net "EX1_rd_indzero", 0 0, v000001cf230f0240_0;  alias, 1 drivers
v000001cf230fb900_0 .net "EX2_memread", 0 0, v000001cf230ef840_0;  alias, 1 drivers
v000001cf230f9ec0_0 .net "EX2_opcode", 11 0, v000001cf230efb60_0;  alias, 1 drivers
v000001cf230fb720_0 .net "EX2_rd_ind", 4 0, v000001cf230efc00_0;  alias, 1 drivers
v000001cf230f9880_0 .net "EX2_rd_indzero", 0 0, v000001cf230ee8a0_0;  alias, 1 drivers
v000001cf230f97e0_0 .net "ID_EX1_flush", 0 0, v000001cf230f6360_0;  alias, 1 drivers
v000001cf230fad20_0 .net "ID_EX2_flush", 0 0, v000001cf230f6860_0;  alias, 1 drivers
v000001cf230fa780_0 .net "ID_is_beq", 0 0, L_000001cf23120190;  alias, 1 drivers
v000001cf230fb220_0 .net "ID_is_bne", 0 0, L_000001cf23120230;  alias, 1 drivers
v000001cf230fa1e0_0 .net "ID_is_j", 0 0, L_000001cf23120d70;  alias, 1 drivers
v000001cf230f9420_0 .net "ID_is_jal", 0 0, L_000001cf23120910;  alias, 1 drivers
v000001cf230f9600_0 .net "ID_is_jr", 0 0, L_000001cf231202d0;  alias, 1 drivers
v000001cf230fa000_0 .net "ID_opcode", 11 0, v000001cf2310b660_0;  alias, 1 drivers
v000001cf230fa460_0 .net "ID_rs1_ind", 4 0, v000001cf23109900_0;  alias, 1 drivers
v000001cf230faaa0_0 .net "ID_rs2_ind", 4 0, v000001cf2310b7a0_0;  alias, 1 drivers
v000001cf230fa640_0 .net "IF_ID_flush", 0 0, v000001cf230f56e0_0;  alias, 1 drivers
v000001cf230fa320_0 .net "IF_ID_write", 0 0, v000001cf230f53c0_0;  alias, 1 drivers
v000001cf230f9f60_0 .net "PC_src", 2 0, L_000001cf2311ee30;  alias, 1 drivers
v000001cf230fabe0_0 .net "PFC_to_EX", 31 0, L_000001cf2311f970;  alias, 1 drivers
v000001cf230fb7c0_0 .net "PFC_to_IF", 31 0, L_000001cf2311f8d0;  alias, 1 drivers
v000001cf230fa8c0_0 .net "WB_rd_ind", 4 0, v000001cf2310e0e0_0;  alias, 1 drivers
v000001cf230fa5a0_0 .net "Wrong_prediction", 0 0, L_000001cf2313cfc0;  alias, 1 drivers
v000001cf230fb9a0_0 .net *"_ivl_11", 0 0, L_000001cf23125780;  1 drivers
v000001cf230fb680_0 .net *"_ivl_13", 10 0, L_000001cf2311f510;  1 drivers
v000001cf230f9740_0 .net *"_ivl_15", 10 0, L_000001cf2311e7f0;  1 drivers
v000001cf230f9b00_0 .net *"_ivl_16", 10 0, L_000001cf23120550;  1 drivers
v000001cf230fb860_0 .net *"_ivl_19", 10 0, L_000001cf2311e610;  1 drivers
v000001cf230f9920_0 .net *"_ivl_20", 10 0, L_000001cf2311e890;  1 drivers
v000001cf230fa0a0_0 .net *"_ivl_25", 0 0, L_000001cf231258d0;  1 drivers
v000001cf230fadc0_0 .net *"_ivl_27", 0 0, L_000001cf23125940;  1 drivers
v000001cf230fa140_0 .net *"_ivl_29", 10 0, L_000001cf2311f5b0;  1 drivers
v000001cf230fa960_0 .net *"_ivl_3", 0 0, L_000001cf23126270;  1 drivers
L_000001cf231401f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001cf230faa00_0 .net/2u *"_ivl_30", 10 0, L_000001cf231401f0;  1 drivers
v000001cf230fb360_0 .net *"_ivl_32", 10 0, L_000001cf231204b0;  1 drivers
v000001cf230f9560_0 .net *"_ivl_35", 10 0, L_000001cf2311eb10;  1 drivers
v000001cf230f9d80_0 .net *"_ivl_37", 10 0, L_000001cf2311f6f0;  1 drivers
v000001cf230fa820_0 .net *"_ivl_38", 10 0, L_000001cf23120410;  1 drivers
v000001cf230fae60_0 .net *"_ivl_40", 10 0, L_000001cf2311e930;  1 drivers
L_000001cf23140238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f9ce0_0 .net/2s *"_ivl_45", 20 0, L_000001cf23140238;  1 drivers
L_000001cf23140280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf230fab40_0 .net/2s *"_ivl_50", 20 0, L_000001cf23140280;  1 drivers
v000001cf230faf00_0 .net *"_ivl_9", 0 0, L_000001cf231260b0;  1 drivers
v000001cf230f9ba0_0 .net "clk", 0 0, L_000001cf2305ce70;  alias, 1 drivers
v000001cf230fa3c0_0 .net "forward_to_B", 31 0, L_000001cf23120690;  alias, 1 drivers
v000001cf230f96a0_0 .net "imm", 31 0, v000001cf230f7bc0_0;  1 drivers
v000001cf230fa6e0_0 .net "inst", 31 0, v000001cf230fb4a0_0;  alias, 1 drivers
v000001cf230fba40_0 .net "is_branch_and_taken", 0 0, L_000001cf23125080;  alias, 1 drivers
v000001cf230fafa0_0 .net "is_oper2_immed", 0 0, L_000001cf23125b00;  alias, 1 drivers
v000001cf230fb5e0_0 .net "mem_read", 0 0, L_000001cf23120cd0;  alias, 1 drivers
v000001cf230fbae0_0 .net "mem_write", 0 0, L_000001cf23120f50;  alias, 1 drivers
v000001cf230f9c40_0 .net "pc", 31 0, v000001cf230fb540_0;  alias, 1 drivers
v000001cf230f99c0_0 .net "pc_write", 0 0, v000001cf230f4920_0;  alias, 1 drivers
v000001cf230fa500_0 .net "predicted", 0 0, L_000001cf23126510;  1 drivers
v000001cf230f94c0_0 .net "predicted_to_EX", 0 0, v000001cf230f4880_0;  alias, 1 drivers
v000001cf230fac80_0 .net "reg_write", 0 0, L_000001cf23120af0;  alias, 1 drivers
v000001cf230fb040_0 .net "reg_write_from_wb", 0 0, v000001cf2310d780_0;  alias, 1 drivers
v000001cf230fb0e0_0 .net "rs1", 31 0, v000001cf230f7120_0;  alias, 1 drivers
v000001cf230fb180_0 .net "rs2", 31 0, v000001cf230f82a0_0;  alias, 1 drivers
v000001cf230fb2c0_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
v000001cf230fb400_0 .net "wr_reg_data", 31 0, L_000001cf231a0940;  alias, 1 drivers
L_000001cf23120690 .functor MUXZ 32, v000001cf230f82a0_0, v000001cf230f7bc0_0, L_000001cf23125b00, C4<>;
L_000001cf2311f510 .part v000001cf230fb540_0, 0, 11;
L_000001cf2311e7f0 .part v000001cf230fb4a0_0, 0, 11;
L_000001cf23120550 .arith/sum 11, L_000001cf2311f510, L_000001cf2311e7f0;
L_000001cf2311e610 .part v000001cf230fb4a0_0, 0, 11;
L_000001cf2311e890 .functor MUXZ 11, L_000001cf2311e610, L_000001cf23120550, L_000001cf23125780, C4<>;
L_000001cf2311f5b0 .part v000001cf230fb540_0, 0, 11;
L_000001cf231204b0 .arith/sum 11, L_000001cf2311f5b0, L_000001cf231401f0;
L_000001cf2311eb10 .part v000001cf230fb540_0, 0, 11;
L_000001cf2311f6f0 .part v000001cf230fb4a0_0, 0, 11;
L_000001cf23120410 .arith/sum 11, L_000001cf2311eb10, L_000001cf2311f6f0;
L_000001cf2311e930 .functor MUXZ 11, L_000001cf23120410, L_000001cf231204b0, L_000001cf23125940, C4<>;
L_000001cf2311f8d0 .concat8 [ 11 21 0 0], L_000001cf2311e890, L_000001cf23140238;
L_000001cf2311f970 .concat8 [ 11 21 0 0], L_000001cf2311e930, L_000001cf23140280;
S_000001cf230ed050 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001cf230eb8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001cf230fc950 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf230fc988 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf230fc9c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf230fc9f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf230fca30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf230fca68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf230fcaa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf230fcad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf230fcb10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf230fcb48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf230fcb80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf230fcbb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf230fcbf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf230fcc28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf230fcc60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf230fcc98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf230fccd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf230fcd08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf230fcd40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf230fcd78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf230fcdb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf230fcde8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf230fce20 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf230fce58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf230fce90 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cf23125f60 .functor OR 1, L_000001cf23126510, L_000001cf2311ecf0, C4<0>, C4<0>;
L_000001cf23126890 .functor OR 1, L_000001cf23125f60, L_000001cf2311e110, C4<0>, C4<0>;
v000001cf230f6220_0 .net "EX1_opcode", 11 0, v000001cf230f0880_0;  alias, 1 drivers
v000001cf230f4ce0_0 .net "EX2_opcode", 11 0, v000001cf230efb60_0;  alias, 1 drivers
v000001cf230f4600_0 .net "ID_opcode", 11 0, v000001cf2310b660_0;  alias, 1 drivers
v000001cf230f5fa0_0 .net "PC_src", 2 0, L_000001cf2311ee30;  alias, 1 drivers
v000001cf230f5280_0 .net "Wrong_prediction", 0 0, L_000001cf2313cfc0;  alias, 1 drivers
L_000001cf231403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001cf230f5320_0 .net/2u *"_ivl_0", 2 0, L_000001cf231403e8;  1 drivers
v000001cf230f55a0_0 .net *"_ivl_10", 0 0, L_000001cf2311ebb0;  1 drivers
L_000001cf23140508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001cf230f46a0_0 .net/2u *"_ivl_12", 2 0, L_000001cf23140508;  1 drivers
L_000001cf23140550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f4e20_0 .net/2u *"_ivl_14", 11 0, L_000001cf23140550;  1 drivers
v000001cf230f6b80_0 .net *"_ivl_16", 0 0, L_000001cf2311ecf0;  1 drivers
v000001cf230f69a0_0 .net *"_ivl_19", 0 0, L_000001cf23125f60;  1 drivers
L_000001cf23140430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f6a40_0 .net/2u *"_ivl_2", 11 0, L_000001cf23140430;  1 drivers
L_000001cf23140598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f6ae0_0 .net/2u *"_ivl_20", 11 0, L_000001cf23140598;  1 drivers
v000001cf230f5640_0 .net *"_ivl_22", 0 0, L_000001cf2311e110;  1 drivers
v000001cf230f5960_0 .net *"_ivl_25", 0 0, L_000001cf23126890;  1 drivers
L_000001cf231405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001cf230f62c0_0 .net/2u *"_ivl_26", 2 0, L_000001cf231405e0;  1 drivers
L_000001cf23140628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cf230f6540_0 .net/2u *"_ivl_28", 2 0, L_000001cf23140628;  1 drivers
v000001cf230f4740_0 .net *"_ivl_30", 2 0, L_000001cf2311e390;  1 drivers
v000001cf230f51e0_0 .net *"_ivl_32", 2 0, L_000001cf2311ed90;  1 drivers
v000001cf230f5000_0 .net *"_ivl_34", 2 0, L_000001cf2311fab0;  1 drivers
v000001cf230f5140_0 .net *"_ivl_4", 0 0, L_000001cf2311ea70;  1 drivers
L_000001cf23140478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001cf230f5460_0 .net/2u *"_ivl_6", 2 0, L_000001cf23140478;  1 drivers
L_000001cf231404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001cf230f5aa0_0 .net/2u *"_ivl_8", 11 0, L_000001cf231404c0;  1 drivers
v000001cf230f47e0_0 .net "clk", 0 0, L_000001cf2305ce70;  alias, 1 drivers
v000001cf230f67c0_0 .net "predicted", 0 0, L_000001cf23126510;  alias, 1 drivers
v000001cf230f5a00_0 .net "predicted_to_EX", 0 0, v000001cf230f4880_0;  alias, 1 drivers
v000001cf230f65e0_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
v000001cf230f6680_0 .net "state", 1 0, v000001cf230f6720_0;  1 drivers
L_000001cf2311ea70 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140430;
L_000001cf2311ebb0 .cmp/eq 12, v000001cf230f0880_0, L_000001cf231404c0;
L_000001cf2311ecf0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140550;
L_000001cf2311e110 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140598;
L_000001cf2311e390 .functor MUXZ 3, L_000001cf23140628, L_000001cf231405e0, L_000001cf23126890, C4<>;
L_000001cf2311ed90 .functor MUXZ 3, L_000001cf2311e390, L_000001cf23140508, L_000001cf2311ebb0, C4<>;
L_000001cf2311fab0 .functor MUXZ 3, L_000001cf2311ed90, L_000001cf23140478, L_000001cf2311ea70, C4<>;
L_000001cf2311ee30 .functor MUXZ 3, L_000001cf2311fab0, L_000001cf231403e8, L_000001cf2313cfc0, C4<>;
S_000001cf230eca10 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001cf230ed050;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001cf230fced0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf230fcf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf230fcf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf230fcf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf230fcfb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf230fcfe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf230fd020 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf230fd058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf230fd090 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf230fd0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf230fd100 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf230fd138 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf230fd170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf230fd1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf230fd1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf230fd218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf230fd250 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf230fd288 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf230fd2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf230fd2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf230fd330 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf230fd368 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf230fd3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf230fd3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf230fd410 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cf23126660 .functor OR 1, L_000001cf2311fa10, L_000001cf2311e9d0, C4<0>, C4<0>;
L_000001cf231259b0 .functor OR 1, L_000001cf23120730, L_000001cf2311e070, C4<0>, C4<0>;
L_000001cf23125a20 .functor AND 1, L_000001cf23126660, L_000001cf231259b0, C4<1>, C4<1>;
L_000001cf231262e0 .functor NOT 1, L_000001cf23125a20, C4<0>, C4<0>, C4<0>;
L_000001cf23126200 .functor OR 1, v000001cf2311d710_0, L_000001cf231262e0, C4<0>, C4<0>;
L_000001cf23126510 .functor NOT 1, L_000001cf23126200, C4<0>, C4<0>, C4<0>;
v000001cf230fbea0_0 .net "EX_opcode", 11 0, v000001cf230efb60_0;  alias, 1 drivers
v000001cf230fbf40_0 .net "ID_opcode", 11 0, v000001cf2310b660_0;  alias, 1 drivers
v000001cf230fc120_0 .net "Wrong_prediction", 0 0, L_000001cf2313cfc0;  alias, 1 drivers
L_000001cf231402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001cf230fc300_0 .net/2u *"_ivl_0", 11 0, L_000001cf231402c8;  1 drivers
L_000001cf23140358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cf230fbfe0_0 .net/2u *"_ivl_10", 1 0, L_000001cf23140358;  1 drivers
v000001cf230fbc20_0 .net *"_ivl_12", 0 0, L_000001cf23120730;  1 drivers
L_000001cf231403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001cf230fbcc0_0 .net/2u *"_ivl_14", 1 0, L_000001cf231403a0;  1 drivers
v000001cf230fbd60_0 .net *"_ivl_16", 0 0, L_000001cf2311e070;  1 drivers
v000001cf230f4a60_0 .net *"_ivl_19", 0 0, L_000001cf231259b0;  1 drivers
v000001cf230f5e60_0 .net *"_ivl_2", 0 0, L_000001cf2311fa10;  1 drivers
v000001cf230f4420_0 .net *"_ivl_21", 0 0, L_000001cf23125a20;  1 drivers
v000001cf230f5f00_0 .net *"_ivl_22", 0 0, L_000001cf231262e0;  1 drivers
v000001cf230f6900_0 .net *"_ivl_25", 0 0, L_000001cf23126200;  1 drivers
L_000001cf23140310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f6400_0 .net/2u *"_ivl_4", 11 0, L_000001cf23140310;  1 drivers
v000001cf230f5dc0_0 .net *"_ivl_6", 0 0, L_000001cf2311e9d0;  1 drivers
v000001cf230f6180_0 .net *"_ivl_9", 0 0, L_000001cf23126660;  1 drivers
v000001cf230f5780_0 .net "clk", 0 0, L_000001cf2305ce70;  alias, 1 drivers
v000001cf230f49c0_0 .net "predicted", 0 0, L_000001cf23126510;  alias, 1 drivers
v000001cf230f4880_0 .var "predicted_to_EX", 0 0;
v000001cf230f50a0_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
v000001cf230f6720_0 .var "state", 1 0;
E_000001cf23078a20 .event posedge, v000001cf230f5780_0, v000001cf230e0120_0;
L_000001cf2311fa10 .cmp/eq 12, v000001cf2310b660_0, L_000001cf231402c8;
L_000001cf2311e9d0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140310;
L_000001cf23120730 .cmp/eq 2, v000001cf230f6720_0, L_000001cf23140358;
L_000001cf2311e070 .cmp/eq 2, v000001cf230f6720_0, L_000001cf231403a0;
S_000001cf230ec0b0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001cf230eb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001cf230fd450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf230fd488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf230fd4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf230fd4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf230fd530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf230fd568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf230fd5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf230fd5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf230fd610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf230fd648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf230fd680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf230fd6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf230fd6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf230fd728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf230fd760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf230fd798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf230fd7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf230fd808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf230fd840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf230fd878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf230fd8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf230fd8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf230fd920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf230fd958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf230fd990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cf230f5b40_0 .net "EX1_memread", 0 0, v000001cf230f01a0_0;  alias, 1 drivers
v000001cf230f44c0_0 .net "EX1_rd_ind", 4 0, v000001cf230f1320_0;  alias, 1 drivers
v000001cf230f6040_0 .net "EX1_rd_indzero", 0 0, v000001cf230f0240_0;  alias, 1 drivers
v000001cf230f60e0_0 .net "EX2_memread", 0 0, v000001cf230ef840_0;  alias, 1 drivers
v000001cf230f5be0_0 .net "EX2_rd_ind", 4 0, v000001cf230efc00_0;  alias, 1 drivers
v000001cf230f4ec0_0 .net "EX2_rd_indzero", 0 0, v000001cf230ee8a0_0;  alias, 1 drivers
v000001cf230f6360_0 .var "ID_EX1_flush", 0 0;
v000001cf230f6860_0 .var "ID_EX2_flush", 0 0;
v000001cf230f4d80_0 .net "ID_opcode", 11 0, v000001cf2310b660_0;  alias, 1 drivers
v000001cf230f4f60_0 .net "ID_rs1_ind", 4 0, v000001cf23109900_0;  alias, 1 drivers
v000001cf230f58c0_0 .net "ID_rs2_ind", 4 0, v000001cf2310b7a0_0;  alias, 1 drivers
v000001cf230f53c0_0 .var "IF_ID_Write", 0 0;
v000001cf230f56e0_0 .var "IF_ID_flush", 0 0;
v000001cf230f4920_0 .var "PC_Write", 0 0;
v000001cf230f5c80_0 .net "Wrong_prediction", 0 0, L_000001cf2313cfc0;  alias, 1 drivers
E_000001cf23078d20/0 .event anyedge, v000001cf230e4b30_0, v000001cf230f01a0_0, v000001cf230f0240_0, v000001cf230edb80_0;
E_000001cf23078d20/1 .event anyedge, v000001cf230f1320_0, v000001cf230edae0_0, v000001cf23003ea0_0, v000001cf230ee8a0_0;
E_000001cf23078d20/2 .event anyedge, v000001cf230de780_0, v000001cf230eebc0_0;
E_000001cf23078d20 .event/or E_000001cf23078d20/0, E_000001cf23078d20/1, E_000001cf23078d20/2;
S_000001cf230ebf20 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001cf230eb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001cf230fd9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf230fda08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf230fda40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf230fda78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf230fdab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf230fdae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf230fdb20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf230fdb58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf230fdb90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf230fdbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf230fdc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf230fdc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf230fdc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf230fdca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf230fdce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf230fdd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf230fdd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf230fdd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf230fddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf230fddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf230fde30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf230fde68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf230fdea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf230fded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf230fdf10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001cf23125b70 .functor OR 1, L_000001cf2311eed0, L_000001cf2311ef70, C4<0>, C4<0>;
L_000001cf231256a0 .functor OR 1, L_000001cf23125b70, L_000001cf2311ffb0, C4<0>, C4<0>;
L_000001cf231251d0 .functor OR 1, L_000001cf231256a0, L_000001cf2311fbf0, C4<0>, C4<0>;
L_000001cf23126580 .functor OR 1, L_000001cf231251d0, L_000001cf2311fd30, C4<0>, C4<0>;
L_000001cf23125fd0 .functor OR 1, L_000001cf23126580, L_000001cf2311e1b0, C4<0>, C4<0>;
L_000001cf231265f0 .functor OR 1, L_000001cf23125fd0, L_000001cf2311fdd0, C4<0>, C4<0>;
L_000001cf23125a90 .functor OR 1, L_000001cf231265f0, L_000001cf23120050, C4<0>, C4<0>;
L_000001cf23125b00 .functor OR 1, L_000001cf23125a90, L_000001cf231200f0, C4<0>, C4<0>;
L_000001cf23126740 .functor OR 1, L_000001cf231209b0, L_000001cf23120870, C4<0>, C4<0>;
L_000001cf23125c50 .functor OR 1, L_000001cf23126740, L_000001cf23120e10, C4<0>, C4<0>;
L_000001cf23126040 .functor OR 1, L_000001cf23125c50, L_000001cf23120eb0, C4<0>, C4<0>;
L_000001cf23126350 .functor OR 1, L_000001cf23126040, L_000001cf23120c30, C4<0>, C4<0>;
v000001cf230f4560_0 .net "ID_opcode", 11 0, v000001cf2310b660_0;  alias, 1 drivers
L_000001cf23140670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f4b00_0 .net/2u *"_ivl_0", 11 0, L_000001cf23140670;  1 drivers
L_000001cf23140700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f4ba0_0 .net/2u *"_ivl_10", 11 0, L_000001cf23140700;  1 drivers
L_000001cf23140bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f5d20_0 .net/2u *"_ivl_102", 11 0, L_000001cf23140bc8;  1 drivers
L_000001cf23140c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f4c40_0 .net/2u *"_ivl_106", 11 0, L_000001cf23140c10;  1 drivers
v000001cf230f5500_0 .net *"_ivl_12", 0 0, L_000001cf2311ffb0;  1 drivers
v000001cf230f5820_0 .net *"_ivl_15", 0 0, L_000001cf231256a0;  1 drivers
L_000001cf23140748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f64a0_0 .net/2u *"_ivl_16", 11 0, L_000001cf23140748;  1 drivers
v000001cf230f7e40_0 .net *"_ivl_18", 0 0, L_000001cf2311fbf0;  1 drivers
v000001cf230f8fc0_0 .net *"_ivl_2", 0 0, L_000001cf2311eed0;  1 drivers
v000001cf230f9060_0 .net *"_ivl_21", 0 0, L_000001cf231251d0;  1 drivers
L_000001cf23140790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f79e0_0 .net/2u *"_ivl_22", 11 0, L_000001cf23140790;  1 drivers
v000001cf230f7da0_0 .net *"_ivl_24", 0 0, L_000001cf2311fd30;  1 drivers
v000001cf230f8020_0 .net *"_ivl_27", 0 0, L_000001cf23126580;  1 drivers
L_000001cf231407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f8200_0 .net/2u *"_ivl_28", 11 0, L_000001cf231407d8;  1 drivers
v000001cf230f85c0_0 .net *"_ivl_30", 0 0, L_000001cf2311e1b0;  1 drivers
v000001cf230f7260_0 .net *"_ivl_33", 0 0, L_000001cf23125fd0;  1 drivers
L_000001cf23140820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f7800_0 .net/2u *"_ivl_34", 11 0, L_000001cf23140820;  1 drivers
v000001cf230f8660_0 .net *"_ivl_36", 0 0, L_000001cf2311fdd0;  1 drivers
v000001cf230f8c00_0 .net *"_ivl_39", 0 0, L_000001cf231265f0;  1 drivers
L_000001cf231406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f8e80_0 .net/2u *"_ivl_4", 11 0, L_000001cf231406b8;  1 drivers
L_000001cf23140868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001cf230f8ac0_0 .net/2u *"_ivl_40", 11 0, L_000001cf23140868;  1 drivers
v000001cf230f9240_0 .net *"_ivl_42", 0 0, L_000001cf23120050;  1 drivers
v000001cf230f7300_0 .net *"_ivl_45", 0 0, L_000001cf23125a90;  1 drivers
L_000001cf231408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f7760_0 .net/2u *"_ivl_46", 11 0, L_000001cf231408b0;  1 drivers
v000001cf230f73a0_0 .net *"_ivl_48", 0 0, L_000001cf231200f0;  1 drivers
L_000001cf231408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f6c20_0 .net/2u *"_ivl_52", 11 0, L_000001cf231408f8;  1 drivers
L_000001cf23140940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f8520_0 .net/2u *"_ivl_56", 11 0, L_000001cf23140940;  1 drivers
v000001cf230f92e0_0 .net *"_ivl_6", 0 0, L_000001cf2311ef70;  1 drivers
L_000001cf23140988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001cf230f8700_0 .net/2u *"_ivl_60", 11 0, L_000001cf23140988;  1 drivers
L_000001cf231409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f87a0_0 .net/2u *"_ivl_64", 11 0, L_000001cf231409d0;  1 drivers
L_000001cf23140a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f8b60_0 .net/2u *"_ivl_68", 11 0, L_000001cf23140a18;  1 drivers
L_000001cf23140a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001cf230f7620_0 .net/2u *"_ivl_72", 11 0, L_000001cf23140a60;  1 drivers
v000001cf230f78a0_0 .net *"_ivl_74", 0 0, L_000001cf231209b0;  1 drivers
L_000001cf23140aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f7ee0_0 .net/2u *"_ivl_76", 11 0, L_000001cf23140aa8;  1 drivers
v000001cf230f8840_0 .net *"_ivl_78", 0 0, L_000001cf23120870;  1 drivers
v000001cf230f7440_0 .net *"_ivl_81", 0 0, L_000001cf23126740;  1 drivers
L_000001cf23140af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f80c0_0 .net/2u *"_ivl_82", 11 0, L_000001cf23140af0;  1 drivers
v000001cf230f7940_0 .net *"_ivl_84", 0 0, L_000001cf23120e10;  1 drivers
v000001cf230f7f80_0 .net *"_ivl_87", 0 0, L_000001cf23125c50;  1 drivers
L_000001cf23140b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f6ea0_0 .net/2u *"_ivl_88", 11 0, L_000001cf23140b38;  1 drivers
v000001cf230f74e0_0 .net *"_ivl_9", 0 0, L_000001cf23125b70;  1 drivers
v000001cf230f8d40_0 .net *"_ivl_90", 0 0, L_000001cf23120eb0;  1 drivers
v000001cf230f7d00_0 .net *"_ivl_93", 0 0, L_000001cf23126040;  1 drivers
L_000001cf23140b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001cf230f7580_0 .net/2u *"_ivl_94", 11 0, L_000001cf23140b80;  1 drivers
v000001cf230f8ca0_0 .net *"_ivl_96", 0 0, L_000001cf23120c30;  1 drivers
v000001cf230f76c0_0 .net *"_ivl_99", 0 0, L_000001cf23126350;  1 drivers
v000001cf230f7a80_0 .net "is_beq", 0 0, L_000001cf23120190;  alias, 1 drivers
v000001cf230f91a0_0 .net "is_bne", 0 0, L_000001cf23120230;  alias, 1 drivers
v000001cf230f88e0_0 .net "is_j", 0 0, L_000001cf23120d70;  alias, 1 drivers
v000001cf230f8980_0 .net "is_jal", 0 0, L_000001cf23120910;  alias, 1 drivers
v000001cf230f6cc0_0 .net "is_jr", 0 0, L_000001cf231202d0;  alias, 1 drivers
v000001cf230f8a20_0 .net "is_oper2_immed", 0 0, L_000001cf23125b00;  alias, 1 drivers
v000001cf230f7b20_0 .net "memread", 0 0, L_000001cf23120cd0;  alias, 1 drivers
v000001cf230f8160_0 .net "memwrite", 0 0, L_000001cf23120f50;  alias, 1 drivers
v000001cf230f8de0_0 .net "regwrite", 0 0, L_000001cf23120af0;  alias, 1 drivers
L_000001cf2311eed0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140670;
L_000001cf2311ef70 .cmp/eq 12, v000001cf2310b660_0, L_000001cf231406b8;
L_000001cf2311ffb0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140700;
L_000001cf2311fbf0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140748;
L_000001cf2311fd30 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140790;
L_000001cf2311e1b0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf231407d8;
L_000001cf2311fdd0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140820;
L_000001cf23120050 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140868;
L_000001cf231200f0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf231408b0;
L_000001cf23120190 .cmp/eq 12, v000001cf2310b660_0, L_000001cf231408f8;
L_000001cf23120230 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140940;
L_000001cf231202d0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140988;
L_000001cf23120910 .cmp/eq 12, v000001cf2310b660_0, L_000001cf231409d0;
L_000001cf23120d70 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140a18;
L_000001cf231209b0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140a60;
L_000001cf23120870 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140aa8;
L_000001cf23120e10 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140af0;
L_000001cf23120eb0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140b38;
L_000001cf23120c30 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140b80;
L_000001cf23120af0 .reduce/nor L_000001cf23126350;
L_000001cf23120cd0 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140bc8;
L_000001cf23120f50 .cmp/eq 12, v000001cf2310b660_0, L_000001cf23140c10;
S_000001cf230ec3d0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001cf230eb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001cf23105f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf23105f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf23105fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf23106008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf23106040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf23106078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf231060b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf231060e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf23106120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf23106158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf23106190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf231061c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf23106200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf23106238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf23106270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf231062a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf231062e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf23106318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf23106350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf23106388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf231063c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf231063f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf23106430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf23106468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf231064a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cf230f7bc0_0 .var "Immed", 31 0;
v000001cf230f9100_0 .net "Inst", 31 0, v000001cf230fb4a0_0;  alias, 1 drivers
v000001cf230f9380_0 .net "opcode", 11 0, v000001cf2310b660_0;  alias, 1 drivers
E_000001cf230795e0 .event anyedge, v000001cf230eebc0_0, v000001cf230f9100_0;
S_000001cf230ec240 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001cf230eb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001cf230f7120_0 .var "Read_data1", 31 0;
v000001cf230f82a0_0 .var "Read_data2", 31 0;
v000001cf230f83e0_0 .net "Read_reg1", 4 0, v000001cf23109900_0;  alias, 1 drivers
v000001cf230f8480_0 .net "Read_reg2", 4 0, v000001cf2310b7a0_0;  alias, 1 drivers
v000001cf230f6d60_0 .net "Write_data", 31 0, L_000001cf231a0940;  alias, 1 drivers
v000001cf230f6e00_0 .net "Write_en", 0 0, v000001cf2310d780_0;  alias, 1 drivers
v000001cf230f7c60_0 .net "Write_reg", 4 0, v000001cf2310e0e0_0;  alias, 1 drivers
v000001cf230f6f40_0 .net "clk", 0 0, L_000001cf2305ce70;  alias, 1 drivers
v000001cf230f6fe0_0 .var/i "i", 31 0;
v000001cf230f7080 .array "reg_file", 0 31, 31 0;
v000001cf230f71c0_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
E_000001cf230793a0 .event posedge, v000001cf230f5780_0;
S_000001cf230ec560 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001cf230ec240;
 .timescale 0 0;
v000001cf230f8f20_0 .var/i "i", 31 0;
S_000001cf230ec6f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001cf231064e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf23106518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf23106550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf23106588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf231065c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf231065f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf23106630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf23106668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf231066a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf231066d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf23106710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf23106748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf23106780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf231067b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf231067f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf23106828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf23106860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf23106898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf231068d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf23106908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf23106940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf23106978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf231069b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf231069e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf23106a20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cf230fb4a0_0 .var "ID_INST", 31 0;
v000001cf230fb540_0 .var "ID_PC", 31 0;
v000001cf2310b660_0 .var "ID_opcode", 11 0;
v000001cf2310ba20_0 .var "ID_rd_ind", 4 0;
v000001cf23109900_0 .var "ID_rs1_ind", 4 0;
v000001cf2310b7a0_0 .var "ID_rs2_ind", 4 0;
v000001cf2310a4e0_0 .net "IF_FLUSH", 0 0, v000001cf230f56e0_0;  alias, 1 drivers
v000001cf2310a800_0 .net "IF_INST", 31 0, L_000001cf23126190;  alias, 1 drivers
v000001cf23109680_0 .net "IF_PC", 31 0, v000001cf2310aee0_0;  alias, 1 drivers
v000001cf231099a0_0 .net "clk", 0 0, L_000001cf23126c10;  1 drivers
v000001cf231094a0_0 .net "if_id_Write", 0 0, v000001cf230f53c0_0;  alias, 1 drivers
v000001cf2310a8a0_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
E_000001cf23078d60 .event posedge, v000001cf230e0120_0, v000001cf231099a0_0;
S_000001cf230ebd90 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001cf2310cec0_0 .net "EX1_PFC", 31 0, L_000001cf2311b230;  alias, 1 drivers
v000001cf2310d000_0 .net "EX2_PFC", 31 0, v000001cf230effc0_0;  alias, 1 drivers
v000001cf2310c6a0_0 .net "ID_PFC", 31 0, L_000001cf2311f8d0;  alias, 1 drivers
v000001cf2310d5a0_0 .net "PC_src", 2 0, L_000001cf2311ee30;  alias, 1 drivers
v000001cf2310bf20_0 .net "PC_write", 0 0, v000001cf230f4920_0;  alias, 1 drivers
L_000001cf23140088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cf2310d140_0 .net/2u *"_ivl_0", 31 0, L_000001cf23140088;  1 drivers
v000001cf2310be80_0 .net "clk", 0 0, L_000001cf2305ce70;  alias, 1 drivers
v000001cf2310c880_0 .net "inst", 31 0, L_000001cf23126190;  alias, 1 drivers
v000001cf2310c560_0 .net "inst_mem_in", 31 0, v000001cf2310aee0_0;  alias, 1 drivers
v000001cf2310bc00_0 .net "pc_reg_in", 31 0, L_000001cf23125ef0;  1 drivers
v000001cf2310c2e0_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
L_000001cf2311fe70 .arith/sum 32, v000001cf2310aee0_0, L_000001cf23140088;
S_000001cf230ecec0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001cf230ebd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001cf23126190 .functor BUFZ 32, L_000001cf2311e750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cf2310b700_0 .net "Data_Out", 31 0, L_000001cf23126190;  alias, 1 drivers
v000001cf23109ae0 .array "InstMem", 2047 0, 31 0;
v000001cf23109860_0 .net *"_ivl_0", 31 0, L_000001cf2311e750;  1 drivers
v000001cf2310a9e0_0 .net *"_ivl_3", 10 0, L_000001cf231207d0;  1 drivers
v000001cf2310a3a0_0 .net *"_ivl_4", 12 0, L_000001cf2311e4d0;  1 drivers
L_000001cf231401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cf2310ad00_0 .net *"_ivl_7", 1 0, L_000001cf231401a8;  1 drivers
v000001cf2310a440_0 .net "addr", 31 0, v000001cf2310aee0_0;  alias, 1 drivers
v000001cf231092c0_0 .net "clk", 0 0, L_000001cf2305ce70;  alias, 1 drivers
v000001cf2310a580_0 .var/i "i", 31 0;
L_000001cf2311e750 .array/port v000001cf23109ae0, L_000001cf2311e4d0;
L_000001cf231207d0 .part v000001cf2310aee0_0, 0, 11;
L_000001cf2311e4d0 .concat [ 11 2 0 0], L_000001cf231207d0, L_000001cf231401a8;
S_000001cf230ed1e0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001cf230ebd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001cf230793e0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001cf23109c20_0 .net "DataIn", 31 0, L_000001cf23125ef0;  alias, 1 drivers
v000001cf2310aee0_0 .var "DataOut", 31 0;
v000001cf2310a620_0 .net "PC_Write", 0 0, v000001cf230f4920_0;  alias, 1 drivers
v000001cf23109ea0_0 .net "clk", 0 0, L_000001cf2305ce70;  alias, 1 drivers
v000001cf2310a940_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
S_000001cf230ed370 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001cf230ebd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001cf23079460 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001cf2305e290 .functor NOT 1, L_000001cf2311f3d0, C4<0>, C4<0>, C4<0>;
L_000001cf2305e300 .functor NOT 1, L_000001cf2311f470, C4<0>, C4<0>, C4<0>;
L_000001cf22ff4860 .functor AND 1, L_000001cf2305e290, L_000001cf2305e300, C4<1>, C4<1>;
L_000001cf22ff48d0 .functor NOT 1, L_000001cf2311f010, C4<0>, C4<0>, C4<0>;
L_000001cf22ff4940 .functor AND 1, L_000001cf22ff4860, L_000001cf22ff48d0, C4<1>, C4<1>;
L_000001cf22ff4b70 .functor AND 32, L_000001cf2311e250, L_000001cf2311fe70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf231263c0 .functor NOT 1, L_000001cf2311f0b0, C4<0>, C4<0>, C4<0>;
L_000001cf23125d30 .functor NOT 1, L_000001cf231205f0, C4<0>, C4<0>, C4<0>;
L_000001cf23125da0 .functor AND 1, L_000001cf231263c0, L_000001cf23125d30, C4<1>, C4<1>;
L_000001cf23126430 .functor AND 1, L_000001cf23125da0, L_000001cf2311e570, C4<1>, C4<1>;
L_000001cf23125be0 .functor AND 32, L_000001cf2311e430, L_000001cf2311f8d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf23125320 .functor OR 32, L_000001cf22ff4b70, L_000001cf23125be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf231269e0 .functor NOT 1, L_000001cf2311f830, C4<0>, C4<0>, C4<0>;
L_000001cf23126a50 .functor AND 1, L_000001cf231269e0, L_000001cf2311f150, C4<1>, C4<1>;
L_000001cf231266d0 .functor NOT 1, L_000001cf2311f290, C4<0>, C4<0>, C4<0>;
L_000001cf23125400 .functor AND 1, L_000001cf23126a50, L_000001cf231266d0, C4<1>, C4<1>;
L_000001cf231267b0 .functor AND 32, L_000001cf2311f790, v000001cf2310aee0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf23126820 .functor OR 32, L_000001cf23125320, L_000001cf231267b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf23126ba0 .functor NOT 1, L_000001cf2311fc90, C4<0>, C4<0>, C4<0>;
L_000001cf23126120 .functor AND 1, L_000001cf23126ba0, L_000001cf2311f650, C4<1>, C4<1>;
L_000001cf23125860 .functor AND 1, L_000001cf23126120, L_000001cf2311f330, C4<1>, C4<1>;
L_000001cf23125e80 .functor AND 32, L_000001cf23120370, L_000001cf2311b230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf23125710 .functor OR 32, L_000001cf23126820, L_000001cf23125e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cf23125630 .functor NOT 1, L_000001cf2311e2f0, C4<0>, C4<0>, C4<0>;
L_000001cf23125cc0 .functor AND 1, L_000001cf2311ec50, L_000001cf23125630, C4<1>, C4<1>;
L_000001cf231257f0 .functor NOT 1, L_000001cf2311e6b0, C4<0>, C4<0>, C4<0>;
L_000001cf23125e10 .functor AND 1, L_000001cf23125cc0, L_000001cf231257f0, C4<1>, C4<1>;
L_000001cf231264a0 .functor AND 32, L_000001cf2311ff10, v000001cf230effc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf23125ef0 .functor OR 32, L_000001cf23125710, L_000001cf231264a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cf2310ac60_0 .net *"_ivl_1", 0 0, L_000001cf2311f3d0;  1 drivers
v000001cf2310b8e0_0 .net *"_ivl_11", 0 0, L_000001cf2311f010;  1 drivers
v000001cf23109e00_0 .net *"_ivl_12", 0 0, L_000001cf22ff48d0;  1 drivers
v000001cf2310a080_0 .net *"_ivl_14", 0 0, L_000001cf22ff4940;  1 drivers
v000001cf2310b840_0 .net *"_ivl_16", 31 0, L_000001cf2311e250;  1 drivers
v000001cf2310b980_0 .net *"_ivl_18", 31 0, L_000001cf22ff4b70;  1 drivers
v000001cf23109360_0 .net *"_ivl_2", 0 0, L_000001cf2305e290;  1 drivers
v000001cf23109f40_0 .net *"_ivl_21", 0 0, L_000001cf2311f0b0;  1 drivers
v000001cf23109540_0 .net *"_ivl_22", 0 0, L_000001cf231263c0;  1 drivers
v000001cf2310ada0_0 .net *"_ivl_25", 0 0, L_000001cf231205f0;  1 drivers
v000001cf2310a6c0_0 .net *"_ivl_26", 0 0, L_000001cf23125d30;  1 drivers
v000001cf2310abc0_0 .net *"_ivl_28", 0 0, L_000001cf23125da0;  1 drivers
v000001cf23109400_0 .net *"_ivl_31", 0 0, L_000001cf2311e570;  1 drivers
v000001cf2310ae40_0 .net *"_ivl_32", 0 0, L_000001cf23126430;  1 drivers
v000001cf2310a760_0 .net *"_ivl_34", 31 0, L_000001cf2311e430;  1 drivers
v000001cf2310aa80_0 .net *"_ivl_36", 31 0, L_000001cf23125be0;  1 drivers
v000001cf231095e0_0 .net *"_ivl_38", 31 0, L_000001cf23125320;  1 drivers
v000001cf23109d60_0 .net *"_ivl_41", 0 0, L_000001cf2311f830;  1 drivers
v000001cf2310b340_0 .net *"_ivl_42", 0 0, L_000001cf231269e0;  1 drivers
v000001cf23109fe0_0 .net *"_ivl_45", 0 0, L_000001cf2311f150;  1 drivers
v000001cf23109720_0 .net *"_ivl_46", 0 0, L_000001cf23126a50;  1 drivers
v000001cf231097c0_0 .net *"_ivl_49", 0 0, L_000001cf2311f290;  1 drivers
v000001cf23109a40_0 .net *"_ivl_5", 0 0, L_000001cf2311f470;  1 drivers
v000001cf2310af80_0 .net *"_ivl_50", 0 0, L_000001cf231266d0;  1 drivers
v000001cf2310ab20_0 .net *"_ivl_52", 0 0, L_000001cf23125400;  1 drivers
v000001cf2310b020_0 .net *"_ivl_54", 31 0, L_000001cf2311f790;  1 drivers
v000001cf2310b0c0_0 .net *"_ivl_56", 31 0, L_000001cf231267b0;  1 drivers
v000001cf23109b80_0 .net *"_ivl_58", 31 0, L_000001cf23126820;  1 drivers
v000001cf2310b160_0 .net *"_ivl_6", 0 0, L_000001cf2305e300;  1 drivers
v000001cf2310b520_0 .net *"_ivl_61", 0 0, L_000001cf2311fc90;  1 drivers
v000001cf2310a120_0 .net *"_ivl_62", 0 0, L_000001cf23126ba0;  1 drivers
v000001cf2310b200_0 .net *"_ivl_65", 0 0, L_000001cf2311f650;  1 drivers
v000001cf2310b2a0_0 .net *"_ivl_66", 0 0, L_000001cf23126120;  1 drivers
v000001cf2310b3e0_0 .net *"_ivl_69", 0 0, L_000001cf2311f330;  1 drivers
v000001cf2310b480_0 .net *"_ivl_70", 0 0, L_000001cf23125860;  1 drivers
v000001cf2310a1c0_0 .net *"_ivl_72", 31 0, L_000001cf23120370;  1 drivers
v000001cf2310b5c0_0 .net *"_ivl_74", 31 0, L_000001cf23125e80;  1 drivers
v000001cf2310a260_0 .net *"_ivl_76", 31 0, L_000001cf23125710;  1 drivers
v000001cf2310a300_0 .net *"_ivl_79", 0 0, L_000001cf2311ec50;  1 drivers
v000001cf2310c060_0 .net *"_ivl_8", 0 0, L_000001cf22ff4860;  1 drivers
v000001cf2310cf60_0 .net *"_ivl_81", 0 0, L_000001cf2311e2f0;  1 drivers
v000001cf2310ddc0_0 .net *"_ivl_82", 0 0, L_000001cf23125630;  1 drivers
v000001cf2310d3c0_0 .net *"_ivl_84", 0 0, L_000001cf23125cc0;  1 drivers
v000001cf2310dfa0_0 .net *"_ivl_87", 0 0, L_000001cf2311e6b0;  1 drivers
v000001cf2310e220_0 .net *"_ivl_88", 0 0, L_000001cf231257f0;  1 drivers
v000001cf2310d8c0_0 .net *"_ivl_90", 0 0, L_000001cf23125e10;  1 drivers
v000001cf2310cc40_0 .net *"_ivl_92", 31 0, L_000001cf2311ff10;  1 drivers
v000001cf2310c100_0 .net *"_ivl_94", 31 0, L_000001cf231264a0;  1 drivers
v000001cf2310c240_0 .net "ina", 31 0, L_000001cf2311fe70;  1 drivers
v000001cf2310ce20_0 .net "inb", 31 0, L_000001cf2311f8d0;  alias, 1 drivers
v000001cf2310bca0_0 .net "inc", 31 0, v000001cf2310aee0_0;  alias, 1 drivers
v000001cf2310c9c0_0 .net "ind", 31 0, L_000001cf2311b230;  alias, 1 drivers
v000001cf2310cce0_0 .net "ine", 31 0, v000001cf230effc0_0;  alias, 1 drivers
L_000001cf231400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf2310d500_0 .net "inf", 31 0, L_000001cf231400d0;  1 drivers
L_000001cf23140118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf2310de60_0 .net "ing", 31 0, L_000001cf23140118;  1 drivers
L_000001cf23140160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf2310bac0_0 .net "inh", 31 0, L_000001cf23140160;  1 drivers
v000001cf2310c1a0_0 .net "out", 31 0, L_000001cf23125ef0;  alias, 1 drivers
v000001cf2310c4c0_0 .net "sel", 2 0, L_000001cf2311ee30;  alias, 1 drivers
L_000001cf2311f3d0 .part L_000001cf2311ee30, 2, 1;
L_000001cf2311f470 .part L_000001cf2311ee30, 1, 1;
L_000001cf2311f010 .part L_000001cf2311ee30, 0, 1;
LS_000001cf2311e250_0_0 .concat [ 1 1 1 1], L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940;
LS_000001cf2311e250_0_4 .concat [ 1 1 1 1], L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940;
LS_000001cf2311e250_0_8 .concat [ 1 1 1 1], L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940;
LS_000001cf2311e250_0_12 .concat [ 1 1 1 1], L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940;
LS_000001cf2311e250_0_16 .concat [ 1 1 1 1], L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940;
LS_000001cf2311e250_0_20 .concat [ 1 1 1 1], L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940;
LS_000001cf2311e250_0_24 .concat [ 1 1 1 1], L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940;
LS_000001cf2311e250_0_28 .concat [ 1 1 1 1], L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940, L_000001cf22ff4940;
LS_000001cf2311e250_1_0 .concat [ 4 4 4 4], LS_000001cf2311e250_0_0, LS_000001cf2311e250_0_4, LS_000001cf2311e250_0_8, LS_000001cf2311e250_0_12;
LS_000001cf2311e250_1_4 .concat [ 4 4 4 4], LS_000001cf2311e250_0_16, LS_000001cf2311e250_0_20, LS_000001cf2311e250_0_24, LS_000001cf2311e250_0_28;
L_000001cf2311e250 .concat [ 16 16 0 0], LS_000001cf2311e250_1_0, LS_000001cf2311e250_1_4;
L_000001cf2311f0b0 .part L_000001cf2311ee30, 2, 1;
L_000001cf231205f0 .part L_000001cf2311ee30, 1, 1;
L_000001cf2311e570 .part L_000001cf2311ee30, 0, 1;
LS_000001cf2311e430_0_0 .concat [ 1 1 1 1], L_000001cf23126430, L_000001cf23126430, L_000001cf23126430, L_000001cf23126430;
LS_000001cf2311e430_0_4 .concat [ 1 1 1 1], L_000001cf23126430, L_000001cf23126430, L_000001cf23126430, L_000001cf23126430;
LS_000001cf2311e430_0_8 .concat [ 1 1 1 1], L_000001cf23126430, L_000001cf23126430, L_000001cf23126430, L_000001cf23126430;
LS_000001cf2311e430_0_12 .concat [ 1 1 1 1], L_000001cf23126430, L_000001cf23126430, L_000001cf23126430, L_000001cf23126430;
LS_000001cf2311e430_0_16 .concat [ 1 1 1 1], L_000001cf23126430, L_000001cf23126430, L_000001cf23126430, L_000001cf23126430;
LS_000001cf2311e430_0_20 .concat [ 1 1 1 1], L_000001cf23126430, L_000001cf23126430, L_000001cf23126430, L_000001cf23126430;
LS_000001cf2311e430_0_24 .concat [ 1 1 1 1], L_000001cf23126430, L_000001cf23126430, L_000001cf23126430, L_000001cf23126430;
LS_000001cf2311e430_0_28 .concat [ 1 1 1 1], L_000001cf23126430, L_000001cf23126430, L_000001cf23126430, L_000001cf23126430;
LS_000001cf2311e430_1_0 .concat [ 4 4 4 4], LS_000001cf2311e430_0_0, LS_000001cf2311e430_0_4, LS_000001cf2311e430_0_8, LS_000001cf2311e430_0_12;
LS_000001cf2311e430_1_4 .concat [ 4 4 4 4], LS_000001cf2311e430_0_16, LS_000001cf2311e430_0_20, LS_000001cf2311e430_0_24, LS_000001cf2311e430_0_28;
L_000001cf2311e430 .concat [ 16 16 0 0], LS_000001cf2311e430_1_0, LS_000001cf2311e430_1_4;
L_000001cf2311f830 .part L_000001cf2311ee30, 2, 1;
L_000001cf2311f150 .part L_000001cf2311ee30, 1, 1;
L_000001cf2311f290 .part L_000001cf2311ee30, 0, 1;
LS_000001cf2311f790_0_0 .concat [ 1 1 1 1], L_000001cf23125400, L_000001cf23125400, L_000001cf23125400, L_000001cf23125400;
LS_000001cf2311f790_0_4 .concat [ 1 1 1 1], L_000001cf23125400, L_000001cf23125400, L_000001cf23125400, L_000001cf23125400;
LS_000001cf2311f790_0_8 .concat [ 1 1 1 1], L_000001cf23125400, L_000001cf23125400, L_000001cf23125400, L_000001cf23125400;
LS_000001cf2311f790_0_12 .concat [ 1 1 1 1], L_000001cf23125400, L_000001cf23125400, L_000001cf23125400, L_000001cf23125400;
LS_000001cf2311f790_0_16 .concat [ 1 1 1 1], L_000001cf23125400, L_000001cf23125400, L_000001cf23125400, L_000001cf23125400;
LS_000001cf2311f790_0_20 .concat [ 1 1 1 1], L_000001cf23125400, L_000001cf23125400, L_000001cf23125400, L_000001cf23125400;
LS_000001cf2311f790_0_24 .concat [ 1 1 1 1], L_000001cf23125400, L_000001cf23125400, L_000001cf23125400, L_000001cf23125400;
LS_000001cf2311f790_0_28 .concat [ 1 1 1 1], L_000001cf23125400, L_000001cf23125400, L_000001cf23125400, L_000001cf23125400;
LS_000001cf2311f790_1_0 .concat [ 4 4 4 4], LS_000001cf2311f790_0_0, LS_000001cf2311f790_0_4, LS_000001cf2311f790_0_8, LS_000001cf2311f790_0_12;
LS_000001cf2311f790_1_4 .concat [ 4 4 4 4], LS_000001cf2311f790_0_16, LS_000001cf2311f790_0_20, LS_000001cf2311f790_0_24, LS_000001cf2311f790_0_28;
L_000001cf2311f790 .concat [ 16 16 0 0], LS_000001cf2311f790_1_0, LS_000001cf2311f790_1_4;
L_000001cf2311fc90 .part L_000001cf2311ee30, 2, 1;
L_000001cf2311f650 .part L_000001cf2311ee30, 1, 1;
L_000001cf2311f330 .part L_000001cf2311ee30, 0, 1;
LS_000001cf23120370_0_0 .concat [ 1 1 1 1], L_000001cf23125860, L_000001cf23125860, L_000001cf23125860, L_000001cf23125860;
LS_000001cf23120370_0_4 .concat [ 1 1 1 1], L_000001cf23125860, L_000001cf23125860, L_000001cf23125860, L_000001cf23125860;
LS_000001cf23120370_0_8 .concat [ 1 1 1 1], L_000001cf23125860, L_000001cf23125860, L_000001cf23125860, L_000001cf23125860;
LS_000001cf23120370_0_12 .concat [ 1 1 1 1], L_000001cf23125860, L_000001cf23125860, L_000001cf23125860, L_000001cf23125860;
LS_000001cf23120370_0_16 .concat [ 1 1 1 1], L_000001cf23125860, L_000001cf23125860, L_000001cf23125860, L_000001cf23125860;
LS_000001cf23120370_0_20 .concat [ 1 1 1 1], L_000001cf23125860, L_000001cf23125860, L_000001cf23125860, L_000001cf23125860;
LS_000001cf23120370_0_24 .concat [ 1 1 1 1], L_000001cf23125860, L_000001cf23125860, L_000001cf23125860, L_000001cf23125860;
LS_000001cf23120370_0_28 .concat [ 1 1 1 1], L_000001cf23125860, L_000001cf23125860, L_000001cf23125860, L_000001cf23125860;
LS_000001cf23120370_1_0 .concat [ 4 4 4 4], LS_000001cf23120370_0_0, LS_000001cf23120370_0_4, LS_000001cf23120370_0_8, LS_000001cf23120370_0_12;
LS_000001cf23120370_1_4 .concat [ 4 4 4 4], LS_000001cf23120370_0_16, LS_000001cf23120370_0_20, LS_000001cf23120370_0_24, LS_000001cf23120370_0_28;
L_000001cf23120370 .concat [ 16 16 0 0], LS_000001cf23120370_1_0, LS_000001cf23120370_1_4;
L_000001cf2311ec50 .part L_000001cf2311ee30, 2, 1;
L_000001cf2311e2f0 .part L_000001cf2311ee30, 1, 1;
L_000001cf2311e6b0 .part L_000001cf2311ee30, 0, 1;
LS_000001cf2311ff10_0_0 .concat [ 1 1 1 1], L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10;
LS_000001cf2311ff10_0_4 .concat [ 1 1 1 1], L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10;
LS_000001cf2311ff10_0_8 .concat [ 1 1 1 1], L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10;
LS_000001cf2311ff10_0_12 .concat [ 1 1 1 1], L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10;
LS_000001cf2311ff10_0_16 .concat [ 1 1 1 1], L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10;
LS_000001cf2311ff10_0_20 .concat [ 1 1 1 1], L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10;
LS_000001cf2311ff10_0_24 .concat [ 1 1 1 1], L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10;
LS_000001cf2311ff10_0_28 .concat [ 1 1 1 1], L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10, L_000001cf23125e10;
LS_000001cf2311ff10_1_0 .concat [ 4 4 4 4], LS_000001cf2311ff10_0_0, LS_000001cf2311ff10_0_4, LS_000001cf2311ff10_0_8, LS_000001cf2311ff10_0_12;
LS_000001cf2311ff10_1_4 .concat [ 4 4 4 4], LS_000001cf2311ff10_0_16, LS_000001cf2311ff10_0_20, LS_000001cf2311ff10_0_24, LS_000001cf2311ff10_0_28;
L_000001cf2311ff10 .concat [ 16 16 0 0], LS_000001cf2311ff10_1_0, LS_000001cf2311ff10_1_4;
S_000001cf230ebc00 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001cf2310c920_0 .net "Write_Data", 31 0, v000001cf230df7c0_0;  alias, 1 drivers
v000001cf2310c420_0 .net "addr", 31 0, v000001cf230dfea0_0;  alias, 1 drivers
v000001cf2310d280_0 .net "clk", 0 0, L_000001cf2305ce70;  alias, 1 drivers
v000001cf2310d820_0 .net "mem_out", 31 0, v000001cf2310c740_0;  alias, 1 drivers
v000001cf2310db40_0 .net "mem_read", 0 0, v000001cf230de960_0;  alias, 1 drivers
v000001cf2310cb00_0 .net "mem_write", 0 0, v000001cf230de6e0_0;  alias, 1 drivers
S_000001cf230ed500 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001cf230ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001cf2310bfc0 .array "DataMem", 2047 0, 31 0;
v000001cf2310c600_0 .net "Data_In", 31 0, v000001cf230df7c0_0;  alias, 1 drivers
v000001cf2310c740_0 .var "Data_Out", 31 0;
v000001cf2310c380_0 .net "Write_en", 0 0, v000001cf230de6e0_0;  alias, 1 drivers
v000001cf2310cd80_0 .net "addr", 31 0, v000001cf230dfea0_0;  alias, 1 drivers
v000001cf2310d0a0_0 .net "clk", 0 0, L_000001cf2305ce70;  alias, 1 drivers
v000001cf2310d1e0_0 .var/i "i", 31 0;
S_000001cf230ed690 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001cf23110a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001cf23110ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001cf23110af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001cf23110b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001cf23110b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001cf23110b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001cf23110bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001cf23110c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001cf23110c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001cf23110c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001cf23110cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001cf23110ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001cf23110d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001cf23110d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001cf23110d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001cf23110dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001cf23110e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001cf23110e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001cf23110e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001cf23110ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001cf23110ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001cf23110f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001cf23110f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001cf23110f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001cf23110fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001cf2310d320_0 .net "MEM_ALU_OUT", 31 0, v000001cf230dfea0_0;  alias, 1 drivers
v000001cf2310c7e0_0 .net "MEM_Data_mem_out", 31 0, v000001cf2310c740_0;  alias, 1 drivers
v000001cf2310dbe0_0 .net "MEM_memread", 0 0, v000001cf230de960_0;  alias, 1 drivers
v000001cf2310d460_0 .net "MEM_opcode", 11 0, v000001cf230dff40_0;  alias, 1 drivers
v000001cf2310d640_0 .net "MEM_rd_ind", 4 0, v000001cf230dfa40_0;  alias, 1 drivers
v000001cf2310ca60_0 .net "MEM_rd_indzero", 0 0, v000001cf230def00_0;  alias, 1 drivers
v000001cf2310da00_0 .net "MEM_regwrite", 0 0, v000001cf230deb40_0;  alias, 1 drivers
v000001cf2310d6e0_0 .var "WB_ALU_OUT", 31 0;
v000001cf2310e040_0 .var "WB_Data_mem_out", 31 0;
v000001cf2310cba0_0 .var "WB_memread", 0 0;
v000001cf2310e0e0_0 .var "WB_rd_ind", 4 0;
v000001cf2310df00_0 .var "WB_rd_indzero", 0 0;
v000001cf2310d780_0 .var "WB_regwrite", 0 0;
v000001cf2310e180_0 .net "clk", 0 0, L_000001cf2313b4a0;  1 drivers
v000001cf2310d960_0 .var "hlt", 0 0;
v000001cf2310daa0_0 .net "rst", 0 0, v000001cf2311d710_0;  alias, 1 drivers
E_000001cf230796e0 .event posedge, v000001cf230e0120_0, v000001cf2310e180_0;
S_000001cf230eba70 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001cf22eba010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001cf2313b5f0 .functor AND 32, v000001cf2310e040_0, L_000001cf23190670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf2313b660 .functor NOT 1, v000001cf2310cba0_0, C4<0>, C4<0>, C4<0>;
L_000001cf231a1900 .functor AND 32, v000001cf2310d6e0_0, L_000001cf23191d90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001cf231a0940 .functor OR 32, L_000001cf2313b5f0, L_000001cf231a1900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cf2310dc80_0 .net "Write_Data_RegFile", 31 0, L_000001cf231a0940;  alias, 1 drivers
v000001cf2310dd20_0 .net *"_ivl_0", 31 0, L_000001cf23190670;  1 drivers
v000001cf2310bb60_0 .net *"_ivl_2", 31 0, L_000001cf2313b5f0;  1 drivers
v000001cf2310bd40_0 .net *"_ivl_4", 0 0, L_000001cf2313b660;  1 drivers
v000001cf2310bde0_0 .net *"_ivl_6", 31 0, L_000001cf23191d90;  1 drivers
v000001cf2310e9a0_0 .net *"_ivl_8", 31 0, L_000001cf231a1900;  1 drivers
v000001cf2310e7c0_0 .net "alu_out", 31 0, v000001cf2310d6e0_0;  alias, 1 drivers
v000001cf2310e2c0_0 .net "mem_out", 31 0, v000001cf2310e040_0;  alias, 1 drivers
v000001cf2310e720_0 .net "mem_read", 0 0, v000001cf2310cba0_0;  alias, 1 drivers
LS_000001cf23190670_0_0 .concat [ 1 1 1 1], v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0;
LS_000001cf23190670_0_4 .concat [ 1 1 1 1], v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0;
LS_000001cf23190670_0_8 .concat [ 1 1 1 1], v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0;
LS_000001cf23190670_0_12 .concat [ 1 1 1 1], v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0;
LS_000001cf23190670_0_16 .concat [ 1 1 1 1], v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0;
LS_000001cf23190670_0_20 .concat [ 1 1 1 1], v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0;
LS_000001cf23190670_0_24 .concat [ 1 1 1 1], v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0;
LS_000001cf23190670_0_28 .concat [ 1 1 1 1], v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0, v000001cf2310cba0_0;
LS_000001cf23190670_1_0 .concat [ 4 4 4 4], LS_000001cf23190670_0_0, LS_000001cf23190670_0_4, LS_000001cf23190670_0_8, LS_000001cf23190670_0_12;
LS_000001cf23190670_1_4 .concat [ 4 4 4 4], LS_000001cf23190670_0_16, LS_000001cf23190670_0_20, LS_000001cf23190670_0_24, LS_000001cf23190670_0_28;
L_000001cf23190670 .concat [ 16 16 0 0], LS_000001cf23190670_1_0, LS_000001cf23190670_1_4;
LS_000001cf23191d90_0_0 .concat [ 1 1 1 1], L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660;
LS_000001cf23191d90_0_4 .concat [ 1 1 1 1], L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660;
LS_000001cf23191d90_0_8 .concat [ 1 1 1 1], L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660;
LS_000001cf23191d90_0_12 .concat [ 1 1 1 1], L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660;
LS_000001cf23191d90_0_16 .concat [ 1 1 1 1], L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660;
LS_000001cf23191d90_0_20 .concat [ 1 1 1 1], L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660;
LS_000001cf23191d90_0_24 .concat [ 1 1 1 1], L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660;
LS_000001cf23191d90_0_28 .concat [ 1 1 1 1], L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660, L_000001cf2313b660;
LS_000001cf23191d90_1_0 .concat [ 4 4 4 4], LS_000001cf23191d90_0_0, LS_000001cf23191d90_0_4, LS_000001cf23191d90_0_8, LS_000001cf23191d90_0_12;
LS_000001cf23191d90_1_4 .concat [ 4 4 4 4], LS_000001cf23191d90_0_16, LS_000001cf23191d90_0_20, LS_000001cf23191d90_0_24, LS_000001cf23191d90_0_28;
L_000001cf23191d90 .concat [ 16 16 0 0], LS_000001cf23191d90_1_0, LS_000001cf23191d90_1_4;
    .scope S_000001cf230ed1e0;
T_0 ;
    %wait E_000001cf23078a20;
    %load/vec4 v000001cf2310a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cf2310aee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cf2310a620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001cf23109c20_0;
    %assign/vec4 v000001cf2310aee0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001cf230ecec0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf2310a580_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001cf2310a580_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cf2310a580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %load/vec4 v000001cf2310a580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf2310a580_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf23109ae0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001cf230ec6f0;
T_2 ;
    %wait E_000001cf23078d60;
    %load/vec4 v000001cf2310a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001cf230fb540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230fb4a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf2310ba20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf2310b7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf23109900_0, 0;
    %assign/vec4 v000001cf2310b660_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cf231094a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001cf2310a4e0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001cf230fb540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230fb4a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf2310ba20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf2310b7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf23109900_0, 0;
    %assign/vec4 v000001cf2310b660_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001cf231094a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001cf2310a800_0;
    %assign/vec4 v000001cf230fb4a0_0, 0;
    %load/vec4 v000001cf23109680_0;
    %assign/vec4 v000001cf230fb540_0, 0;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001cf2310b7a0_0, 0;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cf2310b660_0, 4, 5;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001cf2310b660_0, 4, 5;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001cf2310a800_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001cf23109900_0, 0;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001cf2310ba20_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001cf2310ba20_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001cf2310a800_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001cf2310ba20_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cf230ec240;
T_3 ;
    %wait E_000001cf23078a20;
    %load/vec4 v000001cf230f71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf230f6fe0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001cf230f6fe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cf230f6fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf230f7080, 0, 4;
    %load/vec4 v000001cf230f6fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf230f6fe0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001cf230f7c60_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001cf230f6e00_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001cf230f6d60_0;
    %load/vec4 v000001cf230f7c60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf230f7080, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf230f7080, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cf230ec240;
T_4 ;
    %wait E_000001cf230793a0;
    %load/vec4 v000001cf230f7c60_0;
    %load/vec4 v000001cf230f83e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001cf230f7c60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001cf230f6e00_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001cf230f6d60_0;
    %assign/vec4 v000001cf230f7120_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cf230f83e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cf230f7080, 4;
    %assign/vec4 v000001cf230f7120_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cf230ec240;
T_5 ;
    %wait E_000001cf230793a0;
    %load/vec4 v000001cf230f7c60_0;
    %load/vec4 v000001cf230f8480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001cf230f7c60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001cf230f6e00_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001cf230f6d60_0;
    %assign/vec4 v000001cf230f82a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001cf230f8480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cf230f7080, 4;
    %assign/vec4 v000001cf230f82a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cf230ec240;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001cf230ec560;
    %jmp t_0;
    .scope S_000001cf230ec560;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf230f8f20_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001cf230f8f20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001cf230f8f20_0;
    %ix/getv/s 4, v000001cf230f8f20_0;
    %load/vec4a v000001cf230f7080, 4;
    %ix/getv/s 4, v000001cf230f8f20_0;
    %load/vec4a v000001cf230f7080, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cf230f8f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf230f8f20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001cf230ec240;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001cf230ec3d0;
T_7 ;
    %wait E_000001cf230795e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf230f7bc0_0, 0, 32;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cf230f9100_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001cf230f7bc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cf230f9100_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001cf230f7bc0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf230f9380_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001cf230f9100_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001cf230f9100_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001cf230f7bc0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001cf230eca10;
T_8 ;
    %wait E_000001cf23078a20;
    %load/vec4 v000001cf230f50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cf230f6720_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001cf230fbea0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001cf230fbea0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001cf230f6720_0;
    %load/vec4 v000001cf230fc120_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cf230f6720_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cf230f6720_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cf230f6720_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001cf230f6720_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cf230f6720_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cf230f6720_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001cf230eca10;
T_9 ;
    %wait E_000001cf23078a20;
    %load/vec4 v000001cf230f50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f4880_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001cf230f49c0_0;
    %assign/vec4 v000001cf230f4880_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001cf230ec0b0;
T_10 ;
    %wait E_000001cf23078d20;
    %load/vec4 v000001cf230f5c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf230f4920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf230f53c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f56e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf230f6360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf230f6860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cf230f5b40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001cf230f6040_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001cf230f4f60_0;
    %load/vec4 v000001cf230f44c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001cf230f58c0_0;
    %load/vec4 v000001cf230f44c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001cf230f60e0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001cf230f4ec0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001cf230f4f60_0;
    %load/vec4 v000001cf230f5be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001cf230f58c0_0;
    %load/vec4 v000001cf230f5be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f4920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f53c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f56e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf230f6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f6860_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001cf230f4d80_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f4920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf230f53c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf230f56e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f6860_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf230f4920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cf230f53c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f56e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230f6860_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001cf230ec880;
T_11 ;
    %wait E_000001cf23078be0;
    %load/vec4 v000001cf230ee620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0240_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f0100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f1280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f04c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f1140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f01a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f0920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f02e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f13c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230f1320_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230f09c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230f07e0_0, 0;
    %assign/vec4 v000001cf230f0880_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001cf230ee4e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001cf230eebc0_0;
    %assign/vec4 v000001cf230f0880_0, 0;
    %load/vec4 v000001cf230edb80_0;
    %assign/vec4 v000001cf230f07e0_0, 0;
    %load/vec4 v000001cf230edae0_0;
    %assign/vec4 v000001cf230f09c0_0, 0;
    %load/vec4 v000001cf230ee6c0_0;
    %assign/vec4 v000001cf230f1320_0, 0;
    %load/vec4 v000001cf230edfe0_0;
    %assign/vec4 v000001cf230f13c0_0, 0;
    %load/vec4 v000001cf230ef340_0;
    %assign/vec4 v000001cf230f02e0_0, 0;
    %load/vec4 v000001cf230ee580_0;
    %assign/vec4 v000001cf230f0920_0, 0;
    %load/vec4 v000001cf230edd60_0;
    %assign/vec4 v000001cf230f0e20_0, 0;
    %load/vec4 v000001cf230ef200_0;
    %assign/vec4 v000001cf230f01a0_0, 0;
    %load/vec4 v000001cf230ee300_0;
    %assign/vec4 v000001cf230f1140_0, 0;
    %load/vec4 v000001cf230ee260_0;
    %assign/vec4 v000001cf230f04c0_0, 0;
    %load/vec4 v000001cf230ef2a0_0;
    %assign/vec4 v000001cf230f1280_0, 0;
    %load/vec4 v000001cf230ef7a0_0;
    %assign/vec4 v000001cf230f0600_0, 0;
    %load/vec4 v000001cf230ee940_0;
    %assign/vec4 v000001cf230f0560_0, 0;
    %load/vec4 v000001cf230eea80_0;
    %assign/vec4 v000001cf230f0740_0, 0;
    %load/vec4 v000001cf230ef160_0;
    %assign/vec4 v000001cf230f0ec0_0, 0;
    %load/vec4 v000001cf230ee080_0;
    %assign/vec4 v000001cf230f10a0_0, 0;
    %load/vec4 v000001cf230eef80_0;
    %assign/vec4 v000001cf230f0100_0, 0;
    %load/vec4 v000001cf230efd40_0;
    %assign/vec4 v000001cf230f0240_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0240_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f0100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f10a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f1280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f04c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f1140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f01a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f0920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f02e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230f13c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230f1320_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230f09c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230f07e0_0, 0;
    %assign/vec4 v000001cf230f0880_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001cf230ecd30;
T_12 ;
    %wait E_000001cf23078ce0;
    %load/vec4 v000001cf230fc260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001cf230ee8a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230effc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230ef5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230edf40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ef700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ef660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ee440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230edc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230efa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ef980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ef840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0060_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230edea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230edcc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230ef520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230efc00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230ed9a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230ed900_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001cf230efb60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230eff20_0, 0;
    %assign/vec4 v000001cf230efac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001cf230fc1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001cf230ee1c0_0;
    %assign/vec4 v000001cf230efac0_0, 0;
    %load/vec4 v000001cf230eee40_0;
    %assign/vec4 v000001cf230eff20_0, 0;
    %load/vec4 v000001cf230ee9e0_0;
    %assign/vec4 v000001cf230efb60_0, 0;
    %load/vec4 v000001cf230ef0c0_0;
    %assign/vec4 v000001cf230ed900_0, 0;
    %load/vec4 v000001cf230eec60_0;
    %assign/vec4 v000001cf230ed9a0_0, 0;
    %load/vec4 v000001cf230ede00_0;
    %assign/vec4 v000001cf230efc00_0, 0;
    %load/vec4 v000001cf230ee760_0;
    %assign/vec4 v000001cf230ef520_0, 0;
    %load/vec4 v000001cf230eeee0_0;
    %assign/vec4 v000001cf230edcc0_0, 0;
    %load/vec4 v000001cf230eed00_0;
    %assign/vec4 v000001cf230edea0_0, 0;
    %load/vec4 v000001cf230ef480_0;
    %assign/vec4 v000001cf230f0060_0, 0;
    %load/vec4 v000001cf230efde0_0;
    %assign/vec4 v000001cf230ef840_0, 0;
    %load/vec4 v000001cf230eeda0_0;
    %assign/vec4 v000001cf230ef980_0, 0;
    %load/vec4 v000001cf230ef020_0;
    %assign/vec4 v000001cf230efa20_0, 0;
    %load/vec4 v000001cf230ef8e0_0;
    %assign/vec4 v000001cf230edc20_0, 0;
    %load/vec4 v000001cf230eeb20_0;
    %assign/vec4 v000001cf230ee440_0, 0;
    %load/vec4 v000001cf230ee800_0;
    %assign/vec4 v000001cf230ef660_0, 0;
    %load/vec4 v000001cf230eda40_0;
    %assign/vec4 v000001cf230ef700_0, 0;
    %load/vec4 v000001cf230efca0_0;
    %assign/vec4 v000001cf230edf40_0, 0;
    %load/vec4 v000001cf230efe80_0;
    %assign/vec4 v000001cf230ef5c0_0, 0;
    %load/vec4 v000001cf230ef3e0_0;
    %assign/vec4 v000001cf230effc0_0, 0;
    %load/vec4 v000001cf230ee3a0_0;
    %assign/vec4 v000001cf230ee8a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001cf230ee8a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230effc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230ef5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230edf40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ef700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ef660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ee440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230edc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230efa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ef980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230ef840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230f0060_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230edea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230edcc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230ef520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230efc00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230ed9a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230ed900_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001cf230efb60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230eff20_0, 0;
    %assign/vec4 v000001cf230efac0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cf22eed960;
T_13 ;
    %wait E_000001cf23078aa0;
    %load/vec4 v000001cf230e41d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cf230e28d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001cf22ef0390;
T_14 ;
    %wait E_000001cf23078ee0;
    %load/vec4 v000001cf230e2830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001cf230e2dd0_0;
    %pad/u 33;
    %load/vec4 v000001cf230e3ff0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001cf230e4130_0, 0;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001cf230e2dd0_0;
    %pad/u 33;
    %load/vec4 v000001cf230e3ff0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001cf230e4130_0, 0;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001cf230e2dd0_0;
    %pad/u 33;
    %load/vec4 v000001cf230e3ff0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001cf230e4130_0, 0;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001cf230e2dd0_0;
    %pad/u 33;
    %load/vec4 v000001cf230e3ff0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001cf230e4130_0, 0;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001cf230e2dd0_0;
    %pad/u 33;
    %load/vec4 v000001cf230e3ff0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001cf230e4130_0, 0;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001cf230e2dd0_0;
    %pad/u 33;
    %load/vec4 v000001cf230e3ff0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001cf230e4130_0, 0;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001cf230e3ff0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001cf230e23d0_0;
    %load/vec4 v000001cf230e3ff0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cf230e2dd0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001cf230e3ff0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001cf230e3ff0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %load/vec4 v000001cf230e2dd0_0;
    %ix/getv 4, v000001cf230e3ff0_0;
    %shiftl 4;
    %assign/vec4 v000001cf230e4130_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001cf230e3ff0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001cf230e23d0_0;
    %load/vec4 v000001cf230e3ff0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cf230e2dd0_0;
    %load/vec4 v000001cf230e3ff0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001cf230e3ff0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %load/vec4 v000001cf230e2dd0_0;
    %ix/getv 4, v000001cf230e3ff0_0;
    %shiftr 4;
    %assign/vec4 v000001cf230e4130_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %load/vec4 v000001cf230e2dd0_0;
    %load/vec4 v000001cf230e3ff0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001cf230e4130_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cf230e23d0_0, 0;
    %load/vec4 v000001cf230e3ff0_0;
    %load/vec4 v000001cf230e2dd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001cf230e4130_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001cf22e52b50;
T_15 ;
    %wait E_000001cf23079420;
    %load/vec4 v000001cf230e0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001cf230def00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230deb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230de6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf230de960_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001cf230dff40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf230dfa40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf230df7c0_0, 0;
    %assign/vec4 v000001cf230dfea0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001cf23003d60_0;
    %assign/vec4 v000001cf230dfea0_0, 0;
    %load/vec4 v000001cf230e0800_0;
    %assign/vec4 v000001cf230df7c0_0, 0;
    %load/vec4 v000001cf230de780_0;
    %assign/vec4 v000001cf230dfa40_0, 0;
    %load/vec4 v000001cf22fedec0_0;
    %assign/vec4 v000001cf230dff40_0, 0;
    %load/vec4 v000001cf23003ea0_0;
    %assign/vec4 v000001cf230de960_0, 0;
    %load/vec4 v000001cf22fee500_0;
    %assign/vec4 v000001cf230de6e0_0, 0;
    %load/vec4 v000001cf230ded20_0;
    %assign/vec4 v000001cf230deb40_0, 0;
    %load/vec4 v000001cf230df040_0;
    %assign/vec4 v000001cf230def00_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001cf230ed500;
T_16 ;
    %wait E_000001cf230793a0;
    %load/vec4 v000001cf2310c380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001cf2310c600_0;
    %load/vec4 v000001cf2310cd80_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf2310bfc0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001cf230ed500;
T_17 ;
    %wait E_000001cf230793a0;
    %load/vec4 v000001cf2310cd80_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001cf2310bfc0, 4;
    %assign/vec4 v000001cf2310c740_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001cf230ed500;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf2310d1e0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001cf2310d1e0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cf2310d1e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cf2310bfc0, 0, 4;
    %load/vec4 v000001cf2310d1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf2310d1e0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001cf230ed500;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cf2310d1e0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001cf2310d1e0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001cf2310d1e0_0;
    %load/vec4a v000001cf2310bfc0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001cf2310d1e0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cf2310d1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cf2310d1e0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001cf230ed690;
T_20 ;
    %wait E_000001cf230796e0;
    %load/vec4 v000001cf2310daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001cf2310df00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf2310d960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf2310d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cf2310cba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001cf2310e0e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001cf2310e040_0, 0;
    %assign/vec4 v000001cf2310d6e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001cf2310d320_0;
    %assign/vec4 v000001cf2310d6e0_0, 0;
    %load/vec4 v000001cf2310c7e0_0;
    %assign/vec4 v000001cf2310e040_0, 0;
    %load/vec4 v000001cf2310dbe0_0;
    %assign/vec4 v000001cf2310cba0_0, 0;
    %load/vec4 v000001cf2310d640_0;
    %assign/vec4 v000001cf2310e0e0_0, 0;
    %load/vec4 v000001cf2310da00_0;
    %assign/vec4 v000001cf2310d780_0, 0;
    %load/vec4 v000001cf2310ca60_0;
    %assign/vec4 v000001cf2310df00_0, 0;
    %load/vec4 v000001cf2310d460_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001cf2310d960_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001cf22eba010;
T_21 ;
    %wait E_000001cf23079620;
    %load/vec4 v000001cf2311d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cf2311cf90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001cf2311cf90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cf2311cf90_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001cf23088970;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2311d670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2311d710_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001cf23088970;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001cf2311d670_0;
    %inv;
    %assign/vec4 v000001cf2311d670_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001cf23088970;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf2311d710_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2311d710_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001cf2311b910_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
