<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v&quot; Line 1010. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=28)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_pynqrypt_encrypt_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot pynqrypt_encrypt&#xA;&#xA;&#xA;****** xsim v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/pynqrypt_encrypt/xsim_script.tcl&#xA;# xsim {pynqrypt_encrypt} -autoloadwcfg -tclbatch {pynqrypt_encrypt.tcl}&#xA;Time resolution is 1 ps&#xA;source pynqrypt_encrypt.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;2952385000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 2952445 ns : File &quot;/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.autotb.v&quot; Line 443&#xA;run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.273 ; gain = 0.000 ; free physical = 4224 ; free virtual = 25964&#xA;## quit" projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-09T00:07:59.771+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v&quot; Line 969. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-09T00:07:45.169+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v&quot; Line 960. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-09T00:07:45.168+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v&quot; Line 893. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-09T00:07:45.167+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v&quot; Line 852. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="pynqrypt-vitis-hls" solutionName="pynqrypt" date="2022-12-09T00:07:45.166+0100" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
