Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  1 15:42:48 2025
| Host         : dorn_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: f0/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/f0/slow_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: t0/d0/pb_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: t0/d1/pb_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: t0/d2/pb_out_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: t0/f0/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.218        0.000                      0                  291        0.142        0.000                      0                  291        4.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.218        0.000                      0                  291        0.142        0.000                      0                  291        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/pulse_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.273ns (31.104%)  route 2.820ns (68.896%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.779     9.186    t0/d1/debounce_counter
    SLICE_X50Y51         FDRE                                         r  t0/d1/pulse_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.443    14.784    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  t0/d1/pulse_counter_reg[1]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y51         FDRE (Setup_fdre_C_R)       -0.524    14.404    t0/d1/pulse_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/pulse_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.273ns (31.104%)  route 2.820ns (68.896%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.779     9.186    t0/d1/debounce_counter
    SLICE_X50Y51         FDRE                                         r  t0/d1/pulse_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.443    14.784    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  t0/d1/pulse_counter_reg[3]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y51         FDRE (Setup_fdre_C_R)       -0.524    14.404    t0/d1/pulse_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/pulse_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.273ns (31.104%)  route 2.820ns (68.896%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.779     9.186    t0/d1/debounce_counter
    SLICE_X50Y51         FDRE                                         r  t0/d1/pulse_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.443    14.784    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  t0/d1/pulse_counter_reg[4]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y51         FDRE (Setup_fdre_C_R)       -0.524    14.404    t0/d1/pulse_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/pulse_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.273ns (32.161%)  route 2.685ns (67.839%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.645     9.051    t0/d1/debounce_counter
    SLICE_X50Y50         FDSE                                         r  t0/d1/pulse_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.443    14.784    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  t0/d1/pulse_counter_reg[0]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y50         FDSE (Setup_fdse_C_S)       -0.524    14.404    t0/d1/pulse_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/pulse_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.273ns (32.161%)  route 2.685ns (67.839%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.645     9.051    t0/d1/debounce_counter
    SLICE_X50Y50         FDSE                                         r  t0/d1/pulse_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.443    14.784    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  t0/d1/pulse_counter_reg[2]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y50         FDSE (Setup_fdse_C_S)       -0.524    14.404    t0/d1/pulse_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/pulse_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.273ns (32.161%)  route 2.685ns (67.839%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.645     9.051    t0/d1/debounce_counter
    SLICE_X50Y50         FDRE                                         r  t0/d1/pulse_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.443    14.784    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  t0/d1/pulse_counter_reg[5]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.404    t0/d1/pulse_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/pulse_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.273ns (32.161%)  route 2.685ns (67.839%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.645     9.051    t0/d1/debounce_counter
    SLICE_X51Y50         FDRE                                         r  t0/d1/pulse_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.443    14.784    t0/d1/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  t0/d1/pulse_counter_reg[6]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y50         FDRE (Setup_fdre_C_R)       -0.429    14.499    t0/d1/pulse_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/pulse_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.273ns (32.161%)  route 2.685ns (67.839%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.645     9.051    t0/d1/debounce_counter
    SLICE_X51Y50         FDRE                                         r  t0/d1/pulse_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.443    14.784    t0/d1/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  t0/d1/pulse_counter_reg[7]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y50         FDRE (Setup_fdre_C_R)       -0.429    14.499    t0/d1/pulse_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/debounce_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.273ns (33.014%)  route 2.583ns (66.986%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.543     8.949    t0/d1/debounce_counter
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.453    14.794    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[0]/C
                         clock pessimism              0.299    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X50Y49         FDRE (Setup_fdre_C_R)       -0.524    14.534    t0/d1/debounce_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 t0/d1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/debounce_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.273ns (33.014%)  route 2.583ns (66.986%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.572     5.093    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.478     5.571 f  t0/d1/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           1.089     6.660    t0/d1/debounce_counter_reg__0[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.323     6.983 f  t0/d1/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.653     7.636    t0/d1/debounce_counter[6]_i_2__0_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I3_O)        0.348     7.984 r  t0/d1/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.298     8.283    t0/d1/debounce_counter[7]_i_4__0_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.407 r  t0/d1/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.543     8.949    t0/d1/debounce_counter
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.453    14.794    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[1]/C
                         clock pessimism              0.299    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X50Y49         FDRE (Setup_fdre_C_R)       -0.524    14.534    t0/d1/debounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  5.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 t0/f0/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/f0/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.567     1.450    t0/f0/clk_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  t0/f0/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  t0/f0/ctr_reg[0]/Q
                         net (fo=7, routed)           0.089     1.680    t0/f0/ctr[0]
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.725 r  t0/f0/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.725    t0/f0/slow_clk_i_1__0_n_0
    SLICE_X54Y47         FDRE                                         r  t0/f0/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.838     1.965    t0/f0/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  t0/f0/slow_clk_reg/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y47         FDRE (Hold_fdre_C_D)         0.120     1.583    t0/f0/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 t0/d2/pb_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d2/pb_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    t0/d2/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  t0/d2/pb_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  t0/d2/pb_sync_0_reg/Q
                         net (fo=1, routed)           0.103     1.689    t0/d2/pb_sync_0_reg_n_0
    SLICE_X43Y41         FDRE                                         r  t0/d2/pb_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.832     1.959    t0/d2/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  t0/d2/pb_sync_1_reg/C
                         clock pessimism             -0.498     1.461    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.070     1.531    t0/d2/pb_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 t0/d1/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/sample_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.355ns (64.586%)  route 0.195ns (35.414%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.567     1.450    t0/d1/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  t0/d1/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  t0/d1/sample_counter_reg[3]/Q
                         net (fo=2, routed)           0.194     1.785    t0/d1/sample_counter_reg[3]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  t0/d1/sample_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    t0/d1/sample_counter_reg[0]_i_1__0_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  t0/d1/sample_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.000    t0/d1/sample_counter_reg[4]_i_1__0_n_7
    SLICE_X48Y50         FDRE                                         r  t0/d1/sample_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.834     1.962    t0/d1/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  t0/d1/sample_counter_reg[4]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    t0/d1/sample_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 f0/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.562     1.445    f0/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  f0/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  f0/ctr_reg[1]/Q
                         net (fo=6, routed)           0.098     1.684    f0/ctr[1]
    SLICE_X33Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.729 r  f0/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.729    f0/slow_clk_i_1_n_0
    SLICE_X33Y51         FDRE                                         r  f0/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.830     1.958    f0/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  f0/slow_clk_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.091     1.549    f0/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 t0/d1/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/sample_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.366ns (65.281%)  route 0.195ns (34.719%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.567     1.450    t0/d1/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  t0/d1/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  t0/d1/sample_counter_reg[3]/Q
                         net (fo=2, routed)           0.194     1.785    t0/d1/sample_counter_reg[3]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  t0/d1/sample_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    t0/d1/sample_counter_reg[0]_i_1__0_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  t0/d1/sample_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.011    t0/d1/sample_counter_reg[4]_i_1__0_n_5
    SLICE_X48Y50         FDRE                                         r  t0/d1/sample_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.834     1.962    t0/d1/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  t0/d1/sample_counter_reg[6]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    t0/d1/sample_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 t0/d1/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.567     1.450    t0/d1/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  t0/d1/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  t0/d1/debounce_counter_reg[2]/Q
                         net (fo=6, routed)           0.138     1.729    t0/d1/debounce_counter_reg__0[2]
    SLICE_X50Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.774 r  t0/d1/debounce_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    t0/d1/debounce_counter0__0[3]
    SLICE_X50Y49         FDSE                                         r  t0/d1/debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.838     1.965    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDSE                                         r  t0/d1/debounce_counter_reg[3]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X50Y49         FDSE (Hold_fdse_C_D)         0.121     1.584    t0/d1/debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 t0/d1/debounce_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/debounce_counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.567     1.450    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDSE                                         r  t0/d1/debounce_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDSE (Prop_fdse_C_Q)         0.164     1.614 r  t0/d1/debounce_counter_reg[3]/Q
                         net (fo=5, routed)           0.093     1.707    t0/d1/debounce_counter_reg__0[3]
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  t0/d1/debounce_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.752    t0/d1/debounce_counter0__0[6]
    SLICE_X51Y49         FDSE                                         r  t0/d1/debounce_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.838     1.965    t0/d1/clk_IBUF_BUFG
    SLICE_X51Y49         FDSE                                         r  t0/d1/debounce_counter_reg[6]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X51Y49         FDSE (Hold_fdse_C_D)         0.092     1.555    t0/d1/debounce_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 t0/d0/debounce_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d0/debounce_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.561     1.444    t0/d0/clk_IBUF_BUFG
    SLICE_X33Y38         FDSE                                         r  t0/d0/debounce_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  t0/d0/debounce_counter_reg[3]/Q
                         net (fo=5, routed)           0.132     1.717    t0/d0/debounce_counter_reg__0[3]
    SLICE_X32Y38         LUT5 (Prop_lut5_I2_O)        0.049     1.766 r  t0/d0/debounce_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.766    t0/d0/debounce_counter0[4]
    SLICE_X32Y38         FDRE                                         r  t0/d0/debounce_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.830     1.957    t0/d0/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  t0/d0/debounce_counter_reg[4]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.107     1.564    t0/d0/debounce_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 t0/d1/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d1/debounce_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.567     1.450    t0/d1/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  t0/d1/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  t0/d1/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.115     1.730    t0/d1/debounce_counter_reg__0[0]
    SLICE_X51Y49         LUT5 (Prop_lut5_I3_O)        0.048     1.778 r  t0/d1/debounce_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.778    t0/d1/debounce_counter0__0[4]
    SLICE_X51Y49         FDRE                                         r  t0/d1/debounce_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.838     1.965    t0/d1/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  t0/d1/debounce_counter_reg[4]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.107     1.570    t0/d1/debounce_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 t0/d2/debounce_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t0/d2/pb_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.566     1.449    t0/d2/clk_IBUF_BUFG
    SLICE_X49Y43         FDSE                                         r  t0/d2/debounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDSE (Prop_fdse_C_Q)         0.141     1.590 f  t0/d2/debounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.130     1.720    t0/d2/debounce_counter_reg__0[7]
    SLICE_X48Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.765 r  t0/d2/pb_state_i_1__1/O
                         net (fo=1, routed)           0.000     1.765    t0/d2/pb_state_i_1__1_n_0
    SLICE_X48Y43         FDRE                                         r  t0/d2/pb_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.836     1.963    t0/d2/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  t0/d2/pb_state_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)         0.091     1.553    t0/d2/pb_state_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   f0/ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   f0/ctr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   f0/ctr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   f0/ctr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   f0/ctr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   t0/d0/sample_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   t0/d0/sample_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   t0/d0/sample_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   t0/d0/sample_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   t0/d1/pb_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   t0/d2/sample_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   t0/d2/sample_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   t0/d2/sample_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   t0/d2/sample_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   t0/d2/sample_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   t0/d2/sample_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   t0/d2/sample_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   t0/d2/sample_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y41   t0/d2/sample_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   f0/ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   f0/ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   f0/ctr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   f0/ctr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   f0/ctr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   t0/d1/pb_sync_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   t0/d2/tick_1ms_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y51   f0/slow_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   f1/f0/ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   f1/f0/ctr_reg[1]/C



