Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Master.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Master.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Master"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Master
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/14.7/Contador/latch_d.vhd" in Library work.
Architecture arq_latch_d of Entity latch_d is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/ptd.vhd" in Library work.
Architecture arq_ptd of Entity ptd is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/cont_09.vhd" in Library work.
Architecture arq_cont_09 of Entity cont_09 is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/Vel_cont.vhd" in Library work.
Architecture velocidad of Entity vel_cont is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/principal.vhd" in Library work.
Architecture arq_principal of Entity principal is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/Cont_digit.vhd" in Library work.
Architecture behavioral of Entity cont_digit is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/Act_disp.vhd" in Library work.
Architecture actualizador of Entity act_disp is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/Maquina_est.vhd" in Library work.
Entity <maquina_est> compiled.
Entity <maquina_est> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/Contador/Mult.vhd" in Library work.
Entity <mult> compiled.
Entity <mult> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx/14.7/Contador/mod_display.vhd" in Library work.
Architecture behavioral of Entity mod_display is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/Master.vhd" in Library work.
Architecture arq_master of Entity master is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Master> in library <work> (architecture <arq_master>).

Analyzing hierarchy for entity <Cont_digit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Act_disp> in library <work> (architecture <actualizador>).

Analyzing hierarchy for entity <Maquina_est> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mult> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mod_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Vel_cont> in library <work> (architecture <velocidad>).

Analyzing hierarchy for entity <principal> in library <work> (architecture <arq_principal>).

Analyzing hierarchy for entity <ptd> in library <work> (architecture <arq_ptd>).

Analyzing hierarchy for entity <cont_09> in library <work> (architecture <arq_cont_09>).

Analyzing hierarchy for entity <latch_d> in library <work> (architecture <arq_latch_d>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Master> in library <work> (Architecture <arq_master>).
Entity <Master> analyzed. Unit <Master> generated.

Analyzing Entity <Cont_digit> in library <work> (Architecture <behavioral>).
Entity <Cont_digit> analyzed. Unit <Cont_digit> generated.

Analyzing Entity <Vel_cont> in library <work> (Architecture <velocidad>).
Entity <Vel_cont> analyzed. Unit <Vel_cont> generated.

Analyzing Entity <principal> in library <work> (Architecture <arq_principal>).
Entity <principal> analyzed. Unit <principal> generated.

Analyzing Entity <ptd> in library <work> (Architecture <arq_ptd>).
Entity <ptd> analyzed. Unit <ptd> generated.

Analyzing Entity <cont_09> in library <work> (Architecture <arq_cont_09>).
Entity <cont_09> analyzed. Unit <cont_09> generated.

Analyzing Entity <latch_d> in library <work> (Architecture <arq_latch_d>).
WARNING:Xst:819 - "C:/Xilinx/14.7/Contador/latch_d.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <count>
Entity <latch_d> analyzed. Unit <latch_d> generated.

Analyzing Entity <Act_disp> in library <work> (Architecture <actualizador>).
Entity <Act_disp> analyzed. Unit <Act_disp> generated.

Analyzing Entity <Maquina_est> in library <work> (Architecture <behavioral>).
Entity <Maquina_est> analyzed. Unit <Maquina_est> generated.

Analyzing Entity <Mult> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Xilinx/14.7/Contador/Mult.vhd" line 19: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <uni>, <dec>, <cen>, <mil>
Entity <Mult> analyzed. Unit <Mult> generated.

Analyzing Entity <mod_display> in library <work> (Architecture <behavioral>).
Entity <mod_display> analyzed. Unit <mod_display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Act_disp>.
    Related source file is "C:/Xilinx/14.7/Contador/Act_disp.vhd".
    Found 1-bit register for signal <D_MHZ>.
    Found 18-bit up counter for signal <tmp>.
    Found 19-bit comparator greater for signal <tmp$cmp_gt0000> created at line 17.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Act_disp> synthesized.


Synthesizing Unit <Maquina_est>.
    Related source file is "C:/Xilinx/14.7/Contador/Maquina_est.vhd".
    Found finite state machine <FSM_0> for signal <count>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | clkt                      (positive)           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_est> synthesized.


Synthesizing Unit <Mult>.
    Related source file is "C:/Xilinx/14.7/Contador/Mult.vhd".
Unit <Mult> synthesized.


Synthesizing Unit <mod_display>.
    Related source file is "C:/Xilinx/14.7/Contador/mod_display.vhd".
    Found 16x8-bit ROM for signal <siete_seg>.
    Summary:
	inferred   1 ROM(s).
Unit <mod_display> synthesized.


Synthesizing Unit <Vel_cont>.
    Related source file is "C:/Xilinx/14.7/Contador/Vel_cont.vhd".
    Found 1-bit register for signal <D_MHZ>.
    Found 26-bit up counter for signal <tmp>.
    Found 27-bit comparator greater for signal <tmp$cmp_gt0000> created at line 21.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Vel_cont> synthesized.


Synthesizing Unit <ptd>.
    Related source file is "C:/Xilinx/14.7/Contador/ptd.vhd".
    Found 1-bit register for signal <En_ptd>.
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count$addsub0000>.
    Found 25-bit comparator greatequal for signal <En_ptd$cmp_ge0000> created at line 23.
    Found 25-bit comparator greater for signal <En_ptd$cmp_gt0000> created at line 28.
    Found 25-bit comparator lessequal for signal <En_ptd$cmp_le0000> created at line 28.
    Found 25-bit comparator less for signal <En_ptd$cmp_lt0000> created at line 23.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <ptd> synthesized.


Synthesizing Unit <latch_d>.
    Related source file is "C:/Xilinx/14.7/Contador/latch_d.vhd".
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count$addsub0000> created at line 35.
    Found 25-bit comparator greatequal for signal <count$cmp_ge0000> created at line 32.
    Found 1-bit register for signal <So>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <latch_d> synthesized.


Synthesizing Unit <cont_09>.
    Related source file is "C:/Xilinx/14.7/Contador/cont_09.vhd".
    Found 1-bit xor2 for signal <D_aux_2$xor0000> created at line 34.
Unit <cont_09> synthesized.


Synthesizing Unit <principal>.
    Related source file is "C:/Xilinx/14.7/Contador/principal.vhd".
Unit <principal> synthesized.


Synthesizing Unit <Cont_digit>.
    Related source file is "C:/Xilinx/14.7/Contador/Cont_digit.vhd".
Unit <Cont_digit> synthesized.


Synthesizing Unit <Master>.
    Related source file is "C:/Xilinx/14.7/Contador/Master.vhd".
WARNING:Xst:653 - Signal <miles> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <decenas> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <clkout2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <centenas> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <CLK2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AN4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Master> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 5
# Counters                                             : 2
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 12
 1-bit register                                        : 7
 25-bit register                                       : 5
# Comparators                                          : 10
 19-bit comparator greater                             : 1
 25-bit comparator greatequal                          : 5
 25-bit comparator greater                             : 1
 25-bit comparator less                                : 1
 25-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Instant_Maquina_est/count/FSM> on signal <count[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00001
 0010  | 00010
 0001  | 00100
 0100  | 01000
 1000  | 10000
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd5 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 5
# Counters                                             : 2
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 132
 Flip-Flops                                            : 132
# Comparators                                          : 10
 19-bit comparator greater                             : 1
 25-bit comparator greatequal                          : 5
 25-bit comparator greater                             : 1
 25-bit comparator less                                : 1
 25-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd5 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.

Optimizing unit <Master> ...

Optimizing unit <ptd> ...

Optimizing unit <latch_d> ...

Optimizing unit <cont_09> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Master, actual ratio is 27.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 181
 Flip-Flops                                            : 181

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Master.ngr
Top Level Output File Name         : Master
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 902
#      GND                         : 1
#      INV                         : 38
#      LUT1                        : 187
#      LUT2                        : 36
#      LUT3                        : 108
#      LUT3_L                      : 1
#      LUT4                        : 94
#      LUT4_D                      : 4
#      LUT4_L                      : 14
#      MUXCY                       : 248
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 169
# FlipFlops/Latches                : 181
#      FDCE                        : 100
#      FDE                         : 31
#      FDR                         : 46
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      256  out of    960    26%  
 Number of Slice Flip Flops:            181  out of   1920     9%  
 Number of 4 input LUTs:                482  out of   1920    25%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     83    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 181   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------+
Control Signal                                                                                                                                          | Buffer(FF name)                                                       | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------+
Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D0/count_cmp_eq0001(Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D0/count_cmp_eq000125:O)| NONE(Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D0/count_0)| 25    |
Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D1/count_cmp_eq0001(Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D1/count_cmp_eq000125:O)| NONE(Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D1/count_0)| 25    |
Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D2/count_cmp_eq0001(Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D2/count_cmp_eq000125:O)| NONE(Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D2/count_0)| 25    |
Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_cmp_eq0001(Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_cmp_eq000125:O)| NONE(Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_0)| 25    |
--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.629ns (Maximum Frequency: 131.079MHz)
   Minimum input arrival time before clock: 5.198ns
   Maximum output required time after clock: 8.587ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.629ns (frequency: 131.079MHz)
  Total number of paths / destination ports: 12758 / 359
-------------------------------------------------------------------------
Delay:               7.629ns (Levels of Logic = 13)
  Source:            Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_6 (FF)
  Destination:       Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_6 to Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_6 (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_6)
     LUT1:I0->O            1   0.704   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<0>_rt (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<0> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<1> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<2> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<3> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<4> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<5> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<6> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<7> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<8> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.459   0.499  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<9> (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_cmp_ge0000)
     LUT2:I1->O            1   0.704   0.455  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_not0002_SW0_SW0 (N28)
     LUT4:I2->O           25   0.704   1.260  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_not0002 (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_not0002)
     FDCE:CE                   0.555          Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_0
    ----------------------------------------
    Total                      7.629ns (4.653ns logic, 2.976ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 231 / 231
-------------------------------------------------------------------------
Offset:              5.198ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_0 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           108   1.218   1.461  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O           25   0.704   1.260  Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_not0002 (Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_not0002)
     FDCE:CE                   0.555          Instant_cont_digit/Ins_principal/Inst_cont/Inst_latch_D3/count_0
    ----------------------------------------
    Total                      5.198ns (2.477ns logic, 2.721ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 60 / 11
-------------------------------------------------------------------------
Offset:              8.587ns (Levels of Logic = 4)
  Source:            Instant_Maquina_est/count_FSM_FFd1 (FF)
  Destination:       siete_seg<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Instant_Maquina_est/count_FSM_FFd1 to siete_seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  Instant_Maquina_est/count_FSM_FFd1 (Instant_Maquina_est/count_FSM_FFd1)
     LUT4:I0->O            2   0.704   0.622  Instant_mod_display/Mrom_siete_seg321 (N9)
     LUT2:I0->O            5   0.704   0.808  Instant_mod_display/Mrom_siete_seg511 (N5)
     LUT4:I0->O            1   0.704   0.420  Instant_mod_display/Mrom_siete_seg71 (siete_seg_7_OBUF)
     OBUF:I->O                 3.272          siete_seg_7_OBUF (siete_seg<7>)
    ----------------------------------------
    Total                      8.587ns (5.975ns logic, 2.612ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.83 secs
 
--> 

Total memory usage is 244680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

