library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_xor_com_mux is
end tb_xor_com_mux;

architecture testbench of tb_xor_com_mux is
  signal A, B, F : STD_LOGIC;
begin

  UUT: entity work.xor_com_mux
    port map (
      A => A,
      B => B,
      F => F
    );

  stim_proc: process
  begin
    A <= '0'; B <= '0'; wait for 10 ns;
    A <= '0'; B <= '1'; wait for 10 ns;
    A <= '1'; B <= '0'; wait for 10 ns;
    A <= '1'; B <= '1'; wait for 10 ns;
    wait;
  end process;

end testbench;
