// Seed: 814404688
`define pp_1 0
`define pp_2 0
module module_0 (
    output reg id_0
);
  always begin
    id_0 <= #1 id_1;
  end
  assign id_0 = id_2 - id_2 ? 1 : 1;
  type_4(
      {id_0, 1'b0, 1'h0, id_0, 1}, 1 == 1
  );
endmodule
module module_1;
  assign id_0 = ~id_1;
  assign id_1 = (1'h0);
  logic id_2;
  logic id_3;
  always SystemTFIdentifier(1'b0);
  logic id_4;
  type_8(
      id_3
  );
  assign id_2 = 1;
  assign id_2 = 1;
  type_9(
      1'b0, 1, 1, id_0 - id_1, id_3
  );
  assign id_4 = 1'b0;
endmodule
`timescale 1 ps / 1ps
