module add_tree#(
    parameter num = 9,//è€ƒè™‘å·ç§¯æ ¸ä¸º3*3ï¼Œå› æ­¤ä¸€æ¬¡è®¡ç®—ä¹ä¸ªåŠ æ•°çš„å’?
    parameter in_width = 8//æ•°æ®å¤§å°ä¸?8ä½ï¼Œå¯¹åº”255åº¦ç°åº¦å??
)(
    input [num*in_width-1 : 0] a,
    input clk,
    output [11 : 0] result
    //output [in_width+1 : 0] inter_result1,
    //output [in_width+1 : 0] inter_result2,
    //output [in_width+1 : 0] inter_result3
);
reg signed [in_width:0] a_array [num-1:0];//å­˜å‚¨åŠ æ•°çš„äºŒç»´æ•°ç»?
wire signed [in_width:0] a1[2:0];//ä½¿ç”¨ä¸‰å‰æ ‘çš„åŠ æ³•æ ‘è¿›è¡Œè®¡ç®—ï¼Œå› æ­¤å°†åŠ æ•°åˆ†ä¸ºä¸‰ç»?
wire signed [in_width:0] a2[2:0];
wire signed [in_width:0] a3[2:0];
reg signed [in_width+2:0] sum1[2:0];//ä¿å­˜ä¸­é—´å±‚çš„å’?
reg signed [in_width+4:0] sum ;//ä¿å­˜æœ?ç»ˆçš„åŠ æ•°å’?
genvar i;
generate
for(i=0;i<num;i=i+1)begin
    always@(posedge clk) a_array[i] <= a[(i+1)*in_width-1:i*in_width];
end
endgenerate
generate
for(i=0;i<3;i=i+1)begin
    assign a1[i] = a_array[3*i];
    assign a2[i] = a_array[3*i+1];
    assign a3[i] = a_array[3*i+2];
end
endgenerate
generate
for(i=0;i<3;i=i+1)begin
    always@(posedge clk) begin
        sum1[i] <= a1[i]+a2[i]+a3[i];
    end
end
endgenerate
always@(posedge clk) sum <= sum1[0]+sum1[1]+sum1[2];
assign result = sum;
//assign inter_result1=sum1[0];
//assign inter_result2=sum1[1];
//assign inter_result3=sum1[2];
endmodule //add_tree