// Seed: 149986687
module module_0 (
    output wire id_0,
    output tri  id_1,
    output tri0 id_2,
    output tri  id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input logic id_2,
    output logic id_3,
    output supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input tri id_7,
    input wor id_8,
    output tri1 id_9
);
  wire id_11;
  assign id_1 = (id_8);
  module_0 modCall_1 (
      id_9,
      id_5,
      id_1,
      id_9
  );
  assign modCall_1.type_0 = 0;
  wire id_12;
  initial begin : LABEL_0
    id_3 <= id_2;
  end
endmodule
