

================================================================
== Vitis HLS Report for 'dpu_keygen'
================================================================
* Date:           Thu Dec 29 13:28:21 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dpu_func_fu_460                                             |dpu_func                                             |       64|     1346|   0.640 us|  13.460 us|    64|  1346|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562                  |dpu_keygen_Pipeline_VITIS_LOOP_40_1                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567                  |dpu_keygen_Pipeline_VITIS_LOOP_41_2                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572                 |dpu_keygen_Pipeline_VITIS_LOOP_321_1                 |       27|       27|   0.270 us|   0.270 us|    27|    27|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578  |dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_shake_absorb_1_fu_585                                       |shake_absorb_1                                       |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599  |dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606                  |dpu_keygen_Pipeline_VITIS_LOOP_54_7                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612                  |dpu_keygen_Pipeline_VITIS_LOOP_55_8                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619                  |dpu_keygen_Pipeline_VITIS_LOOP_56_9                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_shake_squeeze_2_fu_626                                      |shake_squeeze_2                                      |      101|      101|   1.010 us|   1.010 us|   101|   101|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635                |dpu_keygen_Pipeline_VITIS_LOOP_321_16                |       27|       27|   0.270 us|   0.270 us|    27|    27|       no|
        |grp_shake_absorb_fu_640                                         |shake_absorb                                         |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_KeccakF1600_StatePermute_fu_650                             |KeccakF1600_StatePermute                             |       50|       50|   0.500 us|   0.500 us|    50|    50|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657                 |dpu_keygen_Pipeline_VITIS_LOOP_417_2                 |       86|       86|   0.860 us|   0.860 us|    86|    86|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663                 |dpu_keygen_Pipeline_VITIS_LOOP_503_2                 |        4|      176|  40.000 ns|   1.760 us|     4|   176|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671                  |dpu_keygen_Pipeline_VITIS_LOOP_95_1                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_sample_eta_fu_679                                           |sample_eta                                           |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690                 |dpu_keygen_Pipeline_VITIS_LOOP_95_17                 |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698                 |dpu_keygen_Pipeline_VITIS_LOOP_95_18                 |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706                  |dpu_keygen_Pipeline_VITIS_LOOP_55_5                  |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714               |dpu_keygen_Pipeline_VITIS_LOOP_321_110               |       27|       27|   0.270 us|   0.270 us|    27|    27|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719                 |dpu_keygen_Pipeline_VITIS_LOOP_95_19                 |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727                  |dpu_keygen_Pipeline_VITIS_LOOP_60_6                  |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735                  |dpu_keygen_Pipeline_VITIS_LOOP_61_7                  |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_dpu_pack_fu_743                                             |dpu_pack                                             |     2743|     2743|  27.430 us|  27.430 us|  2743|  2743|       no|
        |grp_shake_absorb_3_fu_752                                       |shake_absorb_3                                       |     1764|     1764|  17.640 us|  17.640 us|  1764|  1764|       no|
        |grp_shake_squeeze_fu_761                                        |shake_squeeze                                        |       77|       77|   0.770 us|   0.770 us|    77|    77|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769                  |dpu_keygen_Pipeline_VITIS_LOOP_62_8                  |       50|       50|   0.500 us|   0.500 us|    50|    50|       no|
        |grp_dpu_pack_4_fu_776                                           |dpu_pack_4                                           |     1967|     3247|  19.670 us|  32.470 us|  1967|  3247|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_31_1_VITIS_LOOP_32_2  |        ?|        ?|          ?|          -|          -|     30|        no|
        | + VITIS_LOOP_500_1                |        0|     1600|  148 ~ 320|          -|          -|  0 ~ 5|        no|
        |- VITIS_LOOP_37_3                  |        ?|        ?|          ?|          -|          -|      5|        no|
        |- VITIS_LOOP_42_4                  |        ?|        ?|          ?|          -|          -|      6|        no|
        +-----------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      846|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       19|  1536|  1855715|   859083|    0|
|Memory               |      465|     -|       16|        6|    0|
|Multiplexer          |        -|     -|        -|     2142|    -|
|Register             |        -|     -|    74049|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      484|  1536|  1929780|   862077|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       36|    50|      223|      199|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       12|    16|       74|       66|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+------+---------+--------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+------+---------+--------+-----+
    |grp_KeccakF1600_StatePermute_fu_650                             |KeccakF1600_StatePermute                             |        2|     0|     1633|   16899|    0|
    |grp_dpu_func_fu_460                                             |dpu_func                                             |        0|  1536|  1573945|  241097|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572                 |dpu_keygen_Pipeline_VITIS_LOOP_321_1                 |        0|     0|        7|      48|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714               |dpu_keygen_Pipeline_VITIS_LOOP_321_110               |        0|     0|        7|      48|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635                |dpu_keygen_Pipeline_VITIS_LOOP_321_16                |        0|     0|        7|      48|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562                  |dpu_keygen_Pipeline_VITIS_LOOP_40_1                  |        0|     0|     8203|   16684|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657                 |dpu_keygen_Pipeline_VITIS_LOOP_417_2                 |        0|     0|       71|     263|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567                  |dpu_keygen_Pipeline_VITIS_LOOP_41_2                  |        0|     0|     8203|   16684|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578  |dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4  |        0|     0|       41|    4607|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599  |dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6  |        0|     0|       41|    4691|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663                 |dpu_keygen_Pipeline_VITIS_LOOP_503_2                 |        0|     0|      113|     237|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606                  |dpu_keygen_Pipeline_VITIS_LOOP_54_7                  |        0|     0|     8204|   16695|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706                  |dpu_keygen_Pipeline_VITIS_LOOP_55_5                  |        0|     0|       15|      61|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612                  |dpu_keygen_Pipeline_VITIS_LOOP_55_8                  |        0|     0|     8204|   16695|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619                  |dpu_keygen_Pipeline_VITIS_LOOP_56_9                  |        0|     0|     8204|   16695|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727                  |dpu_keygen_Pipeline_VITIS_LOOP_60_6                  |        0|     0|       15|      61|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735                  |dpu_keygen_Pipeline_VITIS_LOOP_61_7                  |        0|     0|       15|      68|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769                  |dpu_keygen_Pipeline_VITIS_LOOP_62_8                  |        0|     0|       15|      61|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671                  |dpu_keygen_Pipeline_VITIS_LOOP_95_1                  |        0|     0|     8212|   16704|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690                 |dpu_keygen_Pipeline_VITIS_LOOP_95_17                 |        0|     0|     8212|   16704|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698                 |dpu_keygen_Pipeline_VITIS_LOOP_95_18                 |        0|     0|     8212|   16704|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719                 |dpu_keygen_Pipeline_VITIS_LOOP_95_19                 |        0|     0|     8219|   16724|    0|
    |grp_dpu_pack_fu_743                                             |dpu_pack                                             |        0|     0|    32841|   27986|    0|
    |grp_dpu_pack_4_fu_776                                           |dpu_pack_4                                           |        0|     0|   156143|  265384|    0|
    |grp_sample_eta_fu_679                                           |sample_eta                                           |        7|     0|     6770|   56665|    0|
    |grp_shake_absorb_fu_640                                         |shake_absorb                                         |        2|     0|     2502|   19539|    0|
    |grp_shake_absorb_1_fu_585                                       |shake_absorb_1                                       |        2|     0|     2308|   18864|    0|
    |grp_shake_absorb_3_fu_752                                       |shake_absorb_3                                       |        2|     0|     1948|   17795|    0|
    |grp_shake_squeeze_fu_761                                        |shake_squeeze                                        |        2|     0|     1701|   17181|    0|
    |grp_shake_squeeze_2_fu_626                                      |shake_squeeze_2                                      |        2|     0|     1704|   17191|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+------+---------+--------+-----+
    |Total                                                           |                                                     |       19|  1536|  1855715|  859083|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+------+---------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------+---------+----+----+-----+------+------+------+-------------+
    |   Memory   |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits | Banks| W*Bits*Banks|
    +------------+----------------------------+---------+----+----+-----+------+------+------+-------------+
    |buf_U       |buf_RAM_AUTO_1R1W           |        1|   0|   0|    0|   170|     8|     1|         1360|
    |dpu_pMem_U  |dpu_pMem_RAM_T2P_BRAM_1R1W  |      456|   0|   0|    0|   158|  8192|     1|      1294336|
    |spu_s_U     |spu_s_RAM_AUTO_1R1W         |        4|   0|   0|    0|    25|    64|     1|         1600|
    |tmp1_U      |tmp1_RAM_AUTO_1R1W          |        1|   0|   0|    0|   256|    23|     1|         5888|
    |tmp2_U      |tmp2_RAM_AUTO_1R1W          |        1|   0|   0|    0|   256|     4|     1|         1024|
    |tmp3_U      |tmp2_RAM_AUTO_1R1W          |        1|   0|   0|    0|   256|     4|     1|         1024|
    |tr_U        |tr_RAM_AUTO_1R1W            |        0|  16|   6|    0|    48|     8|     1|          384|
    |zetas_U     |zetas_ROM_AUTO_1R           |        1|   0|   0|    0|   256|    23|     1|         5888|
    +------------+----------------------------+---------+----+----+-----+------+------+------+-------------+
    |Total       |                            |      465|  16|   6|    0|  1425|  8326|     8|      1311504|
    +------------+----------------------------+---------+----+----+-----+------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln31_1_fu_982_p2              |         +|   0|  0|   10|           3|           1|
    |add_ln31_fu_951_p2                |         +|   0|  0|   12|           5|           1|
    |add_ln34_fu_1074_p2               |         +|   0|  0|   12|           4|           4|
    |add_ln42_fu_1195_p2               |         +|   0|  0|   10|           3|           1|
    |add_ln43_fu_1205_p2               |         +|   0|  0|   12|           4|           3|
    |addr_10_fu_1082_p2                |         +|   0|  0|   12|           5|           5|
    |addr_11_fu_1216_p2                |         +|   0|  0|   12|           5|           5|
    |addr_9_fu_1168_p2                 |         +|   0|  0|   13|           6|           5|
    |addr_fu_1157_p2                   |         +|   0|  0|   13|           6|           6|
    |k_7_fu_1133_p2                    |         +|   0|  0|   10|           3|           1|
    |p_fu_1092_p2                      |         +|   0|  0|   10|           3|           1|
    |icmp_ln31_fu_945_p2               |      icmp|   0|  0|    9|           5|           3|
    |icmp_ln32_fu_968_p2               |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln37_fu_1127_p2              |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln42_fu_1189_p2              |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln500_fu_1068_p2             |      icmp|   0|  0|   16|          24|           1|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|    2|           1|           1|
    |ap_block_state46_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state48_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state50_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state5_on_subcall_done   |        or|   0|  0|    2|           1|           1|
    |ctr_12_fu_1113_p3                 |    select|   0|  0|   32|           1|          32|
    |select_ln31_1_fu_988_p3           |    select|   0|  0|    3|           1|           3|
    |select_ln31_fu_974_p3             |    select|   0|  0|    3|           1|           1|
    |shl_ln402_1_fu_1031_p2            |       shl|   0|  0|  182|           5|          64|
    |shl_ln402_fu_917_p2               |       shl|   0|  0|  182|           5|          64|
    |grp_fu_800_p2                     |       xor|   0|  0|   65|          64|          65|
    |xor_ln402_1_fu_1037_p2            |       xor|   0|  0|   64|          64|          64|
    |xor_ln402_2_fu_1236_p2            |       xor|   0|  0|   64|          64|           5|
    |xor_ln402_fu_923_p2               |       xor|   0|  0|   64|          64|          64|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  846|         360|         414|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+------+-----------+
    |              Name              | LUT | Input Size| Bits | Total Bits|
    +--------------------------------+-----+-----------+------+-----------+
    |ap_NS_fsm                       |  357|         77|     1|         77|
    |buf_address0                    |   14|          3|     8|         24|
    |buf_address1                    |   14|          3|     8|         24|
    |buf_ce0                         |   14|          3|     1|          3|
    |buf_ce1                         |   14|          3|     1|          3|
    |buf_we0                         |    9|          2|     1|          2|
    |buf_we1                         |    9|          2|     1|          2|
    |ctr_reg_449                     |    9|          2|    32|         64|
    |dpu_pMem_address0               |   65|         15|     8|        120|
    |dpu_pMem_address1               |   43|          8|     8|         64|
    |dpu_pMem_ce0                    |   43|          8|     1|          8|
    |dpu_pMem_d0                     |   49|          9|  8192|      73728|
    |dpu_pMem_d1                     |   31|          6|  8192|      49152|
    |dpu_pMem_we0                    |   37|          7|  1024|       7168|
    |dpu_pMem_we1                    |    9|          2|  1024|       2048|
    |grp_dpu_func_fu_460_addr1       |   26|          5|     8|         40|
    |grp_dpu_func_fu_460_addr2       |   26|          5|     8|         40|
    |grp_dpu_func_fu_460_addr3       |   20|          4|     8|         32|
    |grp_dpu_func_fu_460_itr         |   14|          3|     8|         24|
    |grp_dpu_func_fu_460_p_read      |   14|          3|  8192|      24576|
    |grp_dpu_func_fu_460_p_read1     |   14|          3|  8192|      24576|
    |grp_dpu_func_fu_460_p_read2     |   14|          3|  8192|      24576|
    |grp_dpu_func_fu_460_p_read3     |   14|          3|  8192|      24576|
    |grp_dpu_func_fu_460_type_r      |   49|          9|     8|         72|
    |grp_dpu_pack_4_fu_776_addr      |   20|          4|     6|         24|
    |grp_dpu_pack_4_fu_776_itr       |   14|          3|     3|          9|
    |grp_dpu_pack_4_fu_776_p_read    |   14|          3|  8192|      24576|
    |grp_dpu_pack_4_fu_776_ptrs      |   20|          4|    11|         44|
    |grp_dpu_pack_4_fu_776_type_r    |   14|          3|     3|          9|
    |grp_sample_eta_fu_679_nonce     |   14|          3|     4|         12|
    |grp_shake_absorb_1_fu_585_mode  |   14|          3|     9|         27|
    |indvar_flatten26_fu_252         |    9|          2|     5|         10|
    |k_4_fu_248                      |    9|          2|     3|          6|
    |k_5_fu_320                      |    9|          2|     3|          6|
    |k_fu_324                        |    9|          2|     3|          6|
    |pk_address0                     |   20|          4|    11|         44|
    |pk_address1                     |   14|          3|    11|         33|
    |pk_ce0                          |   20|          4|     1|          4|
    |pk_ce1                          |   14|          3|     1|          3|
    |pk_d0                           |   14|          3|     8|         24|
    |pk_we0                          |   14|          3|     1|          3|
    |pk_we1                          |    9|          2|     1|          2|
    |ptr                             |    9|          2|    32|         64|
    |reg_829                         |    9|          2|  8192|      16384|
    |seedbuf_address0                |   37|          7|     7|         49|
    |seedbuf_address1                |   20|          4|     7|         28|
    |seedbuf_ce0                     |   37|          7|     1|          7|
    |seedbuf_ce1                     |   20|          4|     1|          4|
    |seedbuf_we0                     |    9|          2|     1|          2|
    |seedbuf_we1                     |    9|          2|     1|          2|
    |sk_address0                     |   26|          5|    12|         60|
    |sk_ce0                          |   26|          5|     1|          5|
    |sk_ce1                          |    9|          2|     1|          2|
    |sk_d0                           |   26|          5|     8|         40|
    |sk_we0                          |   26|          5|     1|          5|
    |sk_we1                          |    9|          2|     1|          2|
    |spu_s_address0                  |  100|         20|     5|        100|
    |spu_s_address1                  |   54|         10|     5|         50|
    |spu_s_ce0                       |   65|         13|     1|         13|
    |spu_s_ce1                       |   49|          9|     1|          9|
    |spu_s_d0                        |   65|         15|    64|        960|
    |spu_s_d1                        |   49|          9|    64|        576|
    |spu_s_we0                       |   65|         12|     1|         12|
    |spu_s_we1                       |   49|          9|     1|          9|
    |t_0_fu_244                      |    9|          2|     3|          6|
    |tmp1_address0                   |   14|          3|     8|         24|
    |tmp1_ce0                        |   14|          3|     1|          3|
    |tmp1_we0                        |    9|          2|     1|          2|
    |tmp2_address0                   |   20|          4|     8|         32|
    |tmp2_ce0                        |   20|          4|     1|          4|
    |tmp2_we0                        |    9|          2|     1|          2|
    |tmp3_address0                   |   14|          3|     8|         24|
    |tmp3_ce0                        |   14|          3|     1|          3|
    |tmp3_we0                        |    9|          2|     1|          2|
    |tr_address0                     |   14|          3|     6|         18|
    |tr_ce0                          |   14|          3|     1|          3|
    |tr_ce1                          |    9|          2|     1|          2|
    |tr_we0                          |    9|          2|     1|          2|
    |tr_we1                          |    9|          2|     1|          2|
    |zetas_address0                  |   14|          3|     8|         24|
    |zetas_ce0                       |   14|          3|     1|          3|
    +--------------------------------+-----+-----------+------+-----------+
    |Total                           | 2142|        438| 68046|     274380|
    +--------------------------------+-----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |                                     Name                                    |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |add_ln31_reg_1369                                                            |     5|   0|     5|          0|
    |add_ln43_reg_1488                                                            |     4|   0|     4|          0|
    |addr_11_reg_1493                                                             |     5|   0|     5|          0|
    |ap_CS_fsm                                                                    |    76|   0|    76|          0|
    |ctr_1_loc_fu_268                                                             |    32|   0|    32|          0|
    |ctr_reg_449                                                                  |    32|   0|    32|          0|
    |dpu_p5_reg_1503                                                              |  8192|   0|  8192|          0|
    |grp_KeccakF1600_StatePermute_fu_650_ap_start_reg                             |     1|   0|     1|          0|
    |grp_dpu_func_fu_460_ap_start_reg                                             |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714_ap_start_reg               |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635_ap_start_reg                |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_pack_4_fu_776_ap_start_reg                                           |     1|   0|     1|          0|
    |grp_dpu_pack_fu_743_ap_start_reg                                             |     1|   0|     1|          0|
    |grp_sample_eta_fu_679_ap_start_reg                                           |     1|   0|     1|          0|
    |grp_shake_absorb_1_fu_585_ap_start_reg                                       |     1|   0|     1|          0|
    |grp_shake_absorb_3_fu_752_ap_start_reg                                       |     1|   0|     1|          0|
    |grp_shake_absorb_fu_640_ap_start_reg                                         |     1|   0|     1|          0|
    |grp_shake_squeeze_2_fu_626_ap_start_reg                                      |     1|   0|     1|          0|
    |grp_shake_squeeze_fu_761_ap_start_reg                                        |     1|   0|     1|          0|
    |i_7_reg_1318                                                                 |     5|   0|     5|          0|
    |i_s_reg_1405                                                                 |     5|   0|     5|          0|
    |indvar_flatten26_fu_252                                                      |     5|   0|     5|          0|
    |k_4_fu_248                                                                   |     3|   0|     3|          0|
    |k_5_fu_320                                                                   |     3|   0|     3|          0|
    |k_6_reg_1449                                                                 |     3|   0|     3|          0|
    |k_fu_324                                                                     |     3|   0|     3|          0|
    |p_mid_reg_1420                                                               |     3|   0|     5|          2|
    |ptr                                                                          |    32|   0|    32|          0|
    |reg_824                                                                      |    10|   0|    10|          0|
    |reg_829                                                                      |  8192|   0|  8192|          0|
    |reg_839                                                                      |  8192|   0|  8192|          0|
    |reg_844                                                                      |  8192|   0|  8192|          0|
    |reg_849                                                                      |  8192|   0|  8192|          0|
    |reg_854                                                                      |  8192|   0|  8192|          0|
    |reg_859                                                                      |  8192|   0|  8192|          0|
    |select_ln31_1_reg_1386                                                       |     3|   0|     3|          0|
    |select_ln31_reg_1381                                                         |     3|   0|     3|          0|
    |spu_pos_2_reg_1400                                                           |     8|   0|     8|          0|
    |t_0_fu_244                                                                   |     3|   0|     3|          0|
    |targetBlock_reg_1439                                                         |     1|   0|     1|          0|
    |this_pMem_addr_5_reg_1474                                                    |     6|   0|     8|          2|
    |this_pMem_addr_6_reg_1479                                                    |     6|   0|     8|          2|
    |this_pMem_addr_7_reg_1433                                                    |     5|   0|     8|          3|
    |this_pMem_load_1_reg_1351                                                    |  8192|   0|  8192|          0|
    |this_pMem_load_2_reg_1356                                                    |  8192|   0|  8192|          0|
    |this_s_addr_3_reg_1410                                                       |     5|   0|     5|          0|
    |this_s_addr_reg_1323                                                         |     5|   0|     5|          0|
    |trunc_ln500_reg_1425                                                         |     8|   0|     8|          0|
    |zext_ln31_reg_1415                                                           |     3|   0|     4|          1|
    |zext_ln33_reg_1394                                                           |     3|   0|     4|          1|
    |zext_ln38_reg_1457                                                           |     3|   0|     4|          1|
    |zext_ln39_reg_1469                                                           |     3|   0|     6|          3|
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                        | 74049|   0| 74064|         15|
    +-----------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_return         |  out|   32|  ap_ctrl_hs|    dpu_keygen|  return value|
|pk_address0       |  out|   11|   ap_memory|            pk|         array|
|pk_ce0            |  out|    1|   ap_memory|            pk|         array|
|pk_we0            |  out|    1|   ap_memory|            pk|         array|
|pk_d0             |  out|    8|   ap_memory|            pk|         array|
|pk_q0             |   in|    8|   ap_memory|            pk|         array|
|pk_address1       |  out|   11|   ap_memory|            pk|         array|
|pk_ce1            |  out|    1|   ap_memory|            pk|         array|
|pk_we1            |  out|    1|   ap_memory|            pk|         array|
|pk_d1             |  out|    8|   ap_memory|            pk|         array|
|pk_q1             |   in|    8|   ap_memory|            pk|         array|
|sk_address0       |  out|   12|   ap_memory|            sk|         array|
|sk_ce0            |  out|    1|   ap_memory|            sk|         array|
|sk_we0            |  out|    1|   ap_memory|            sk|         array|
|sk_d0             |  out|    8|   ap_memory|            sk|         array|
|sk_q0             |   in|    8|   ap_memory|            sk|         array|
|sk_address1       |  out|   12|   ap_memory|            sk|         array|
|sk_ce1            |  out|    1|   ap_memory|            sk|         array|
|sk_we1            |  out|    1|   ap_memory|            sk|         array|
|sk_d1             |  out|    8|   ap_memory|            sk|         array|
|sk_q1             |   in|    8|   ap_memory|            sk|         array|
|seedbuf_address0  |  out|    7|   ap_memory|       seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|       seedbuf|         array|
|seedbuf_we0       |  out|    1|   ap_memory|       seedbuf|         array|
|seedbuf_d0        |  out|    8|   ap_memory|       seedbuf|         array|
|seedbuf_q0        |   in|    8|   ap_memory|       seedbuf|         array|
|seedbuf_address1  |  out|    7|   ap_memory|       seedbuf|         array|
|seedbuf_ce1       |  out|    1|   ap_memory|       seedbuf|         array|
|seedbuf_we1       |  out|    1|   ap_memory|       seedbuf|         array|
|seedbuf_d1        |  out|    8|   ap_memory|       seedbuf|         array|
|seedbuf_q1        |   in|    8|   ap_memory|       seedbuf|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 35 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 32 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 24 
32 --> 33 
33 --> 34 
34 --> 14 
35 --> 36 42 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 35 
42 --> 43 46 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%t_0 = alloca i32 1"   --->   Operation 77 'alloca' 't_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%k_4 = alloca i32 1"   --->   Operation 78 'alloca' 'k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 79 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_loc73 = alloca i64 1"   --->   Operation 80 'alloca' 'p_loc73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_loc70 = alloca i64 1"   --->   Operation 81 'alloca' 'p_loc70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_loc67 = alloca i64 1"   --->   Operation 82 'alloca' 'p_loc67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%ctr_1_loc = alloca i64 1"   --->   Operation 83 'alloca' 'ctr_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_loc60 = alloca i64 1"   --->   Operation 84 'alloca' 'p_loc60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_loc57 = alloca i64 1"   --->   Operation 85 'alloca' 'p_loc57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_loc54 = alloca i64 1"   --->   Operation 86 'alloca' 'p_loc54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_loc49 = alloca i64 1"   --->   Operation 87 'alloca' 'p_loc49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 88 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.29ns)   --->   "%buf = alloca i64 1" [HLS_Final_vitis_src/spu.cpp:494]   --->   Operation 89 'alloca' 'buf' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 90 [1/1] (1.29ns)   --->   "%dpu_pMem = alloca i64 1" [HLS_Final_vitis_src/wrapper.cpp:10]   --->   Operation 90 'alloca' 'dpu_pMem' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 91 [1/1] (1.29ns)   --->   "%spu_s = alloca i64 1" [HLS_Final_vitis_src/wrapper.cpp:11]   --->   Operation 91 'alloca' 'spu_s' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 92 [1/1] (1.29ns)   --->   "%tmp1 = alloca i64 1" [HLS_Final_vitis_src/wrapper.cpp:22]   --->   Operation 92 'alloca' 'tmp1' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 93 [1/1] (1.29ns)   --->   "%tmp2 = alloca i64 1"   --->   Operation 93 'alloca' 'tmp2' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 94 [1/1] (1.29ns)   --->   "%tmp3 = alloca i64 1"   --->   Operation 94 'alloca' 'tmp3' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 95 [1/1] (0.73ns)   --->   "%tr = alloca i64 1"   --->   Operation 95 'alloca' 'tr' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_40_1, i8192 %p_loc"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_41_2, i8192 %p_loc49"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_1, i64 %spu_s"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 99 [1/1] (0.46ns)   --->   "%store_ln31 = store i5 0, i5 %indvar_flatten26" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 99 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 100 [1/1] (0.46ns)   --->   "%store_ln31 = store i3 0, i3 %k_4" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 100 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 101 [1/1] (0.46ns)   --->   "%store_ln31 = store i3 0, i3 %t_0" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 101 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 102 [1/2] (1.19ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_40_1, i8192 %p_loc"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 103 [1/2] (1.19ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_41_2, i8192 %p_loc49"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_1, i64 %spu_s"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_loc_load = load i8192 %p_loc"   --->   Operation 105 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %dpu_pMem, i64 0, i64 136"   --->   Operation 106 'getelementptr' 'this_pMem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.29ns)   --->   "%store_ln40 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr, i8192 %p_loc_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:40]   --->   Operation 107 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_loc49_load = load i8192 %p_loc49"   --->   Operation 108 'load' 'p_loc49_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%this_pMem_addr_1 = getelementptr i8192 %dpu_pMem, i64 0, i64 137"   --->   Operation 109 'getelementptr' 'this_pMem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.29ns)   --->   "%store_ln41 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_1, i8192 %p_loc49_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:41]   --->   Operation 110 'store' 'store_ln41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4, i8192 %dpu_pMem, i23 %zetas"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [2/2] (0.00ns)   --->   "%spu_pos = call i10 @shake_absorb.1, i64 %spu_s, i9 256, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:485]   --->   Operation 112 'call' 'spu_pos' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.36>
ST_5 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4, i8192 %dpu_pMem, i23 %zetas"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 114 [1/2] (1.36ns)   --->   "%spu_pos = call i10 @shake_absorb.1, i64 %spu_s, i9 256, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:485]   --->   Operation 114 'call' 'spu_pos' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%i_7 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %spu_pos, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:400]   --->   Operation 115 'partselect' 'i_7' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6, i8192 %dpu_pMem, i23 %zetas"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln402_1 = zext i5 %i_7" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 117 'zext' 'zext_ln402_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %spu_s, i64 0, i64 %zext_ln402_1" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 118 'getelementptr' 'this_s_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 119 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6, i8192 %dpu_pMem, i23 %zetas"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%trunc_ln402 = trunc i10 %spu_pos" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 121 'trunc' 'trunc_ln402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln402, i3 0" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%zext_ln402 = zext i6 %shl_ln" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 123 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%shl_ln402 = shl i64 31, i64 %zext_ln402" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 124 'shl' 'shl_ln402' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 125 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 126 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln402 = xor i64 %this_s_load, i64 %shl_ln402" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 126 'xor' 'xor_ln402' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.29ns)   --->   "%store_ln402 = store i64 %xor_ln402, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 127 'store' 'store_ln402' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%this_pMem_addr_2 = getelementptr i8192 %dpu_pMem, i64 0, i64 154"   --->   Operation 128 'getelementptr' 'this_pMem_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr_2" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 129 'load' 'this_pMem_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%this_s_addr_1 = getelementptr i64 %spu_s, i64 0, i64 16" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 130 'getelementptr' 'this_s_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [2/2] (1.29ns)   --->   "%this_s_load_1 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 131 'load' 'this_s_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 132 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr_2" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 132 'load' 'this_pMem_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%this_pMem_addr_3 = getelementptr i8192 %dpu_pMem, i64 0, i64 155"   --->   Operation 133 'getelementptr' 'this_pMem_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (1.29ns)   --->   "%this_pMem_load_1 = load i8 %this_pMem_addr_3" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 134 'load' 'this_pMem_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%this_pMem_addr_4 = getelementptr i8192 %dpu_pMem, i64 0, i64 156"   --->   Operation 135 'getelementptr' 'this_pMem_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (1.29ns)   --->   "%this_pMem_load_2 = load i8 %this_pMem_addr_4" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 136 'load' 'this_pMem_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_9 : Operation 137 [1/2] (1.29ns)   --->   "%this_s_load_1 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 137 'load' 'this_s_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 138 [1/1] (0.32ns)   --->   "%xor_ln403 = xor i64 %this_s_load_1, i64 9223372036854775808" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 138 'xor' 'xor_ln403' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln403 = store i64 %xor_ln403, i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 139 'store' 'store_ln403' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 140 [2/2] (0.46ns)   --->   "%call_ln54 = call void @dpu_keygen_Pipeline_VITIS_LOOP_54_7, i8192 %this_pMem_load, i8192 %p_loc54" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 140 'call' 'call_ln54' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 141 [1/2] (1.29ns)   --->   "%this_pMem_load_1 = load i8 %this_pMem_addr_3" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 141 'load' 'this_pMem_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_10 : Operation 142 [2/2] (0.46ns)   --->   "%call_ln55 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_8, i8192 %this_pMem_load_1, i8192 %p_loc57" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 142 'call' 'call_ln55' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 143 [1/2] (1.29ns)   --->   "%this_pMem_load_2 = load i8 %this_pMem_addr_4" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 143 'load' 'this_pMem_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_10 : Operation 144 [2/2] (0.46ns)   --->   "%call_ln56 = call void @dpu_keygen_Pipeline_VITIS_LOOP_56_9, i8192 %this_pMem_load_2, i8192 %p_loc60" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 144 'call' 'call_ln56' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln487 = call void @shake_squeeze.2, i64 %spu_s, i8 %seedbuf, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:487]   --->   Operation 145 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.73>
ST_11 : Operation 146 [1/2] (0.73ns)   --->   "%call_ln54 = call void @dpu_keygen_Pipeline_VITIS_LOOP_54_7, i8192 %this_pMem_load, i8192 %p_loc54" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 146 'call' 'call_ln54' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 147 [1/2] (0.73ns)   --->   "%call_ln55 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_8, i8192 %this_pMem_load_1, i8192 %p_loc57" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 147 'call' 'call_ln55' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 148 [1/2] (0.73ns)   --->   "%call_ln56 = call void @dpu_keygen_Pipeline_VITIS_LOOP_56_9, i8192 %this_pMem_load_2, i8192 %p_loc60" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 148 'call' 'call_ln56' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln487 = call void @shake_squeeze.2, i64 %spu_s, i8 %seedbuf, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:487]   --->   Operation 149 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%p_loc54_load = load i8192 %p_loc54"   --->   Operation 150 'load' 'p_loc54_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (1.29ns)   --->   "%store_ln54 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_2, i8192 %p_loc54_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 151 'store' 'store_ln54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%p_loc57_load = load i8192 %p_loc57"   --->   Operation 152 'load' 'p_loc57_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (1.29ns)   --->   "%store_ln55 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_3, i8192 %p_loc57_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:55]   --->   Operation 153 'store' 'store_ln55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [HLS_Final_vitis_src/wrapper.cpp:8]   --->   Operation 155 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pk"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %sk"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %seedbuf"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %dpu_pMem"   --->   Operation 162 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%p_loc60_load = load i8192 %p_loc60"   --->   Operation 163 'load' 'p_loc60_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (1.29ns)   --->   "%store_ln56 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_4, i8192 %p_loc60_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:56]   --->   Operation 164 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%specresourcelimit_ln12 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function, void @empty_70" [HLS_Final_vitis_src/wrapper.cpp:12]   --->   Operation 165 'specresourcelimit' 'specresourcelimit_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %dpu_pMem, i64 666, i64 210, i64 18446744073709551615" [HLS_Final_vitis_src/wrapper.cpp:21]   --->   Operation 166 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%this_s_addr_2 = getelementptr i64 %spu_s, i64 0, i64 20"   --->   Operation 167 'getelementptr' 'this_s_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 168 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.18>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i5 %indvar_flatten26" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 169 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.72ns)   --->   "%icmp_ln31 = icmp_eq  i5 %indvar_flatten26_load, i5 30" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 170 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.82ns)   --->   "%add_ln31 = add i5 %indvar_flatten26_load, i5 1" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 171 'add' 'add_ln31' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc11, void %for.inc27.preheader" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 172 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_16, i64 %spu_s"   --->   Operation 173 'call' 'call_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%k_5 = alloca i32 1"   --->   Operation 174 'alloca' 'k_5' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.46ns)   --->   "%store_ln37 = store i3 0, i3 %k_5" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 175 'store' 'store_ln37' <Predicate = (icmp_ln31)> <Delay = 0.46>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc27" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 176 'br' 'br_ln37' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_16, i64 %spu_s"   --->   Operation 177 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 178 [2/2] (0.00ns)   --->   "%spu_pos_1 = call i10 @shake_absorb.1, i64 %spu_s, i9 128, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:335]   --->   Operation 178 'call' 'spu_pos_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.36>
ST_17 : Operation 179 [1/2] (1.36ns)   --->   "%spu_pos_1 = call i10 @shake_absorb.1, i64 %spu_s, i9 128, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:335]   --->   Operation 179 'call' 'spu_pos_1' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.06>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%t_0_load = load i3 %t_0" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 180 'load' 't_0_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%k_4_load = load i3 %k_4" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 181 'load' 'k_4_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.56ns)   --->   "%icmp_ln32 = icmp_eq  i3 %t_0_load, i3 5" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 182 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.34ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i3 0, i3 %t_0_load" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 183 'select' 'select_ln31' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.71ns)   --->   "%add_ln31_1 = add i3 %k_4_load, i3 1" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 184 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.34ns)   --->   "%select_ln31_1 = select i1 %icmp_ln32, i3 %add_ln31_1, i3 %k_4_load" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 185 'select' 'select_ln31_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %select_ln31" [HLS_Final_vitis_src/wrapper.cpp:33]   --->   Operation 186 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [2/2] (0.00ns)   --->   "%spu_pos_2 = call i8 @shake_absorb, i64 %spu_s, i10 %spu_pos_1, i4 %zext_ln33, i3 %select_ln31_1, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:336]   --->   Operation 187 'call' 'spu_pos_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 188 [1/2] (1.33ns)   --->   "%spu_pos_2 = call i8 @shake_absorb, i64 %spu_s, i10 %spu_pos_1, i4 %zext_ln33, i3 %select_ln31_1, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:336]   --->   Operation 188 'call' 'spu_pos_2' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%i_s = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %spu_pos_2, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:400]   --->   Operation 189 'partselect' 'i_s' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln402_3 = zext i5 %i_s" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 190 'zext' 'zext_ln402_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%this_s_addr_3 = getelementptr i64 %spu_s, i64 0, i64 %zext_ln402_3" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 191 'getelementptr' 'this_s_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [2/2] (1.29ns)   --->   "%this_s_load_2 = load i5 %this_s_addr_3" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 192 'load' 'this_s_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402_1)   --->   "%trunc_ln402_1 = trunc i8 %spu_pos_2" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 193 'trunc' 'trunc_ln402_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402_1)   --->   "%shl_ln402_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln402_1, i3 0" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 194 'bitconcatenate' 'shl_ln402_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402_1)   --->   "%zext_ln402_2 = zext i6 %shl_ln402_2" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 195 'zext' 'zext_ln402_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402_1)   --->   "%shl_ln402_1 = shl i64 31, i64 %zext_ln402_2" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 196 'shl' 'shl_ln402_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 197 [1/2] (1.29ns)   --->   "%this_s_load_2 = load i5 %this_s_addr_3" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 197 'load' 'this_s_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_21 : Operation 198 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln402_1 = xor i64 %this_s_load_2, i64 %shl_ln402_1" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 198 'xor' 'xor_ln402_1' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (1.29ns)   --->   "%store_ln402 = store i64 %xor_ln402_1, i5 %this_s_addr_3" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 199 'store' 'store_ln402' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 22 <SV = 21> <Delay = 1.29>
ST_22 : Operation 200 [2/2] (1.29ns)   --->   "%this_s_load_3 = load i5 %this_s_addr_2" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 200 'load' 'this_s_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_32_2_str"   --->   Operation 201 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 202 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %select_ln31_1" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 203 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln31_1, i2 0" [HLS_Final_vitis_src/wrapper.cpp:31]   --->   Operation 204 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 205 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/2] (1.29ns)   --->   "%this_s_load_3 = load i5 %this_s_addr_2" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 206 'load' 'this_s_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 207 [1/1] (0.32ns)   --->   "%xor_ln403_1 = xor i64 %this_s_load_3, i64 9223372036854775808" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 207 'xor' 'xor_ln403_1' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (1.29ns)   --->   "%store_ln403 = store i64 %xor_ln403_1, i5 %this_s_addr_2" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 208 'store' 'store_ln403' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_23 : Operation 209 [1/1] (0.46ns)   --->   "%br_ln500 = br void %while.cond.i" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 209 'br' 'br_ln500' <Predicate = true> <Delay = 0.46>

State 24 <SV = 23> <Delay = 2.83>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%ctr = phi i32 0, void %for.inc11, i32 %ctr_12, void %VITIS_LOOP_417_2.i.i"   --->   Operation 210 'phi' 'ctr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln500 = trunc i32 %ctr" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 211 'trunc' 'trunc_ln500' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 212 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.87ns)   --->   "%icmp_ln500 = icmp_eq  i24 %tmp, i24 0" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 213 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln500 = br i1 %icmp_ln500, void %_ZN3SPU14sample_uniformEPiPKht.exit, void %VITIS_LOOP_417_2.i.i" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 214 'br' 'br_ln500' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (0.71ns)   --->   "%add_ln34 = add i4 %zext_ln31, i4 %zext_ln33" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 215 'add' 'add_ln34' <Predicate = (!icmp_ln500)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %add_ln34" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 216 'zext' 'zext_ln34' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (0.82ns)   --->   "%addr_10 = add i5 %zext_ln34, i5 %p_mid" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 217 'add' 'addr_10' <Predicate = (!icmp_ln500)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%idxprom2_i = zext i5 %addr_10" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 218 'zext' 'idxprom2_i' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%this_pMem_addr_7 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i" [HLS_Final_vitis_src/wrapper.cpp:34]   --->   Operation 219 'getelementptr' 'this_pMem_addr_7' <Predicate = (!icmp_ln500)> <Delay = 0.00>
ST_24 : Operation 220 [2/2] (1.29ns)   --->   "%this_pMem_load_5 = load i8 %this_pMem_addr_7" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 220 'load' 'this_pMem_load_5' <Predicate = (!icmp_ln500)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_24 : Operation 221 [1/1] (0.71ns)   --->   "%p = add i3 %select_ln31, i3 1" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 221 'add' 'p' <Predicate = (!icmp_ln500)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 222 [1/1] (0.46ns)   --->   "%store_ln32 = store i5 %add_ln31, i5 %indvar_flatten26" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 222 'store' 'store_ln32' <Predicate = (!icmp_ln500)> <Delay = 0.46>
ST_24 : Operation 223 [1/1] (0.46ns)   --->   "%store_ln32 = store i3 %select_ln31_1, i3 %k_4" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 223 'store' 'store_ln32' <Predicate = (!icmp_ln500)> <Delay = 0.46>
ST_24 : Operation 224 [1/1] (0.46ns)   --->   "%store_ln32 = store i3 %p, i3 %t_0" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 224 'store' 'store_ln32' <Predicate = (!icmp_ln500)> <Delay = 0.46>

State 25 <SV = 39> <Delay = 0.00>
ST_25 : Operation 225 [2/2] (0.00ns)   --->   "%call_ln416 = call void @KeccakF1600_StatePermute, i64 %spu_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:416]   --->   Operation 225 'call' 'call_ln416' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 40> <Delay = 0.00>
ST_26 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln416 = call void @KeccakF1600_StatePermute, i64 %spu_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:416]   --->   Operation 226 'call' 'call_ln416' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 41> <Delay = 0.00>
ST_27 : Operation 227 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_417_2, i64 %spu_s, i8 %buf"   --->   Operation 227 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 42> <Delay = 0.00>
ST_28 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_417_2, i64 %spu_s, i8 %buf"   --->   Operation 228 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 43> <Delay = 0.46>
ST_29 : Operation 229 [2/2] (0.46ns)   --->   "%targetBlock = call i1 @dpu_keygen_Pipeline_VITIS_LOOP_503_2, i8 %trunc_ln500, i8 %buf, i23 %tmp1, i32 %ctr_1_loc" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 229 'call' 'targetBlock' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 44> <Delay = 0.46>
ST_30 : Operation 230 [1/2] (0.46ns)   --->   "%targetBlock = call i1 @dpu_keygen_Pipeline_VITIS_LOOP_503_2, i8 %trunc_ln500, i8 %buf, i23 %tmp1, i32 %ctr_1_loc" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 230 'call' 'targetBlock' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 45> <Delay = 0.28>
ST_31 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln501 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 5, i64 2" [HLS_Final_vitis_src/spu.cpp:501]   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln501' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS_Final_vitis_src/spu.cpp:0]   --->   Operation 232 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%ctr_1_loc_load = load i32 %ctr_1_loc"   --->   Operation 233 'load' 'ctr_1_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (0.28ns)   --->   "%ctr_12 = select i1 %targetBlock, i32 %ctr_1_loc_load, i32 256" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 234 'select' 'ctr_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln500 = br void %while.cond.i" [HLS_Final_vitis_src/spu.cpp:500]   --->   Operation 235 'br' 'br_ln500' <Predicate = true> <Delay = 0.00>

State 32 <SV = 24> <Delay = 1.75>
ST_32 : Operation 236 [1/2] (1.29ns)   --->   "%this_pMem_load_5 = load i8 %this_pMem_addr_7" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 236 'load' 'this_pMem_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_32 : Operation 237 [2/2] (0.46ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_1, i8192 %this_pMem_load_5, i23 %tmp1, i8192 %p_loc67" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 237 'call' 'call_ln95' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 25> <Delay = 1.19>
ST_33 : Operation 238 [1/2] (1.19ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_1, i8192 %this_pMem_load_5, i23 %tmp1, i8192 %p_loc67" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 238 'call' 'call_ln95' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 26> <Delay = 1.29>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%p_loc67_load = load i8192 %p_loc67"   --->   Operation 239 'load' 'p_loc67_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (1.29ns)   --->   "%store_ln95 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_7, i8192 %p_loc67_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 240 'store' 'store_ln95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [HLS_Final_vitis_src/wrapper.cpp:32]   --->   Operation 241 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 1.17>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%k_6 = load i3 %k_5" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 242 'load' 'k_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.56ns)   --->   "%icmp_ln37 = icmp_eq  i3 %k_6, i3 5" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 243 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 244 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 244 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 245 [1/1] (0.71ns)   --->   "%k_7 = add i3 %k_6, i3 1" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 245 'add' 'k_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc27.split, void %for.inc41.preheader" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 246 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %k_6" [HLS_Final_vitis_src/wrapper.cpp:38]   --->   Operation 247 'zext' 'zext_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 248 [2/2] (0.00ns)   --->   "%call_ln38 = call void @sample_eta, i64 %spu_s, i4 %tmp2, i8 %seedbuf, i4 %zext_ln38, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/wrapper.cpp:38]   --->   Operation 248 'call' 'call_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 249 [1/1] (0.46ns)   --->   "%store_ln37 = store i3 %k_7, i3 %k_5" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 249 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.46>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 250 'alloca' 'k' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (0.46ns)   --->   "%store_ln42 = store i3 0, i3 %k" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 251 'store' 'store_ln42' <Predicate = (icmp_ln37)> <Delay = 0.46>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc41" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 252 'br' 'br_ln42' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 36 <SV = 15> <Delay = 2.13>
ST_36 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln38 = call void @sample_eta, i64 %spu_s, i4 %tmp2, i8 %seedbuf, i4 %zext_ln38, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/wrapper.cpp:38]   --->   Operation 253 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i3 %k_6" [HLS_Final_vitis_src/wrapper.cpp:39]   --->   Operation 254 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.84ns)   --->   "%addr = add i6 %zext_ln39, i6 35" [HLS_Final_vitis_src/wrapper.cpp:39]   --->   Operation 255 'add' 'addr' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%idxprom2_i29 = zext i6 %addr" [HLS_Final_vitis_src/wrapper.cpp:39]   --->   Operation 256 'zext' 'idxprom2_i29' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%this_pMem_addr_5 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i29" [HLS_Final_vitis_src/wrapper.cpp:39]   --->   Operation 257 'getelementptr' 'this_pMem_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [2/2] (1.29ns)   --->   "%this_pMem_load_3 = load i8 %this_pMem_addr_5" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 258 'load' 'this_pMem_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 37 <SV = 16> <Delay = 1.75>
ST_37 : Operation 259 [1/2] (1.29ns)   --->   "%this_pMem_load_3 = load i8 %this_pMem_addr_5" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 259 'load' 'this_pMem_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_37 : Operation 260 [2/2] (0.46ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_17, i8192 %this_pMem_load_3, i4 %tmp2, i8192 %p_loc70" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 260 'call' 'call_ln95' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 17> <Delay = 2.13>
ST_38 : Operation 261 [1/2] (1.19ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_17, i8192 %this_pMem_load_3, i4 %tmp2, i8192 %p_loc70" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 261 'call' 'call_ln95' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 262 [1/1] (0.84ns)   --->   "%addr_9 = add i6 %zext_ln39, i6 30" [HLS_Final_vitis_src/wrapper.cpp:40]   --->   Operation 262 'add' 'addr_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 263 [1/1] (0.00ns)   --->   "%idxprom2_i39 = zext i6 %addr_9" [HLS_Final_vitis_src/wrapper.cpp:40]   --->   Operation 263 'zext' 'idxprom2_i39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 264 [1/1] (0.00ns)   --->   "%this_pMem_addr_6 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i39" [HLS_Final_vitis_src/wrapper.cpp:40]   --->   Operation 264 'getelementptr' 'this_pMem_addr_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 265 [2/2] (1.29ns)   --->   "%this_pMem_load_4 = load i8 %this_pMem_addr_6" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 265 'load' 'this_pMem_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 39 <SV = 18> <Delay = 1.75>
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%p_loc70_load = load i8192 %p_loc70"   --->   Operation 266 'load' 'p_loc70_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 267 [1/1] (1.29ns)   --->   "%store_ln95 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_5, i8192 %p_loc70_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 267 'store' 'store_ln95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_39 : Operation 268 [1/2] (1.29ns)   --->   "%this_pMem_load_4 = load i8 %this_pMem_addr_6" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 268 'load' 'this_pMem_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_39 : Operation 269 [2/2] (0.46ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_18, i8192 %this_pMem_load_4, i4 %tmp2, i8192 %p_loc73" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 269 'call' 'call_ln95' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 19> <Delay = 1.19>
ST_40 : Operation 270 [1/2] (1.19ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_18, i8192 %this_pMem_load_4, i4 %tmp2, i8192 %p_loc73" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 270 'call' 'call_ln95' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 20> <Delay = 1.29>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 271 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (0.00ns)   --->   "%p_loc73_load = load i8192 %p_loc73"   --->   Operation 272 'load' 'p_loc73_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 273 [1/1] (1.29ns)   --->   "%store_ln95 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_6, i8192 %p_loc73_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 273 'store' 'store_ln95' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc27" [HLS_Final_vitis_src/wrapper.cpp:37]   --->   Operation 274 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 2.12>
ST_42 : Operation 275 [1/1] (0.00ns)   --->   "%k_8 = load i3 %k" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 275 'load' 'k_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 276 [1/1] (0.56ns)   --->   "%icmp_ln42 = icmp_eq  i3 %k_8, i3 6" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 276 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 277 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 277 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 278 [1/1] (0.71ns)   --->   "%add_ln42 = add i3 %k_8, i3 1" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 278 'add' 'add_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc41.split, void %for.end43" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 279 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i3 %k_8" [HLS_Final_vitis_src/wrapper.cpp:43]   --->   Operation 280 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 281 [1/1] (0.80ns)   --->   "%add_ln43 = add i4 %zext_ln43, i4 5" [HLS_Final_vitis_src/wrapper.cpp:43]   --->   Operation 281 'add' 'add_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 282 [2/2] (0.00ns)   --->   "%call_ln43 = call void @sample_eta, i64 %spu_s, i4 %tmp3, i8 %seedbuf, i4 %add_ln43, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/wrapper.cpp:43]   --->   Operation 282 'call' 'call_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %k_8" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 283 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 284 [1/1] (0.82ns)   --->   "%addr_11 = add i5 %zext_ln44_1, i5 19" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 284 'add' 'addr_11' <Predicate = (!icmp_ln42)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 285 [1/1] (0.00ns)   --->   "%idxprom2_i49_cast_cast = sext i5 %addr_11" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 285 'sext' 'idxprom2_i49_cast_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 286 [1/1] (0.00ns)   --->   "%idxprom2_i49_cast_cast_cast = zext i6 %idxprom2_i49_cast_cast" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 286 'zext' 'idxprom2_i49_cast_cast_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 287 [1/1] (0.00ns)   --->   "%this_pMem_addr_8 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i49_cast_cast_cast" [HLS_Final_vitis_src/wrapper.cpp:44]   --->   Operation 287 'getelementptr' 'this_pMem_addr_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_42 : Operation 288 [2/2] (1.29ns)   --->   "%this_pMem_load_6 = load i8 %this_pMem_addr_8" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 288 'load' 'this_pMem_load_6' <Predicate = (!icmp_ln42)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_42 : Operation 289 [1/1] (0.46ns)   --->   "%store_ln42 = store i3 %add_ln42, i3 %k" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 289 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.46>
ST_42 : Operation 290 [2/2] (1.02ns)   --->   "%call_ret1 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 0, i8192 0, i8192 0, i8192 0, i8 35, i8 0, i8 0, i8 7, i8 5" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 290 'call' 'call_ret1' <Predicate = (icmp_ln42)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 291 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_5, i8 %seedbuf, i8 %pk"   --->   Operation 291 'call' 'call_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 292 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_110, i64 %spu_s"   --->   Operation 292 'call' 'call_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 16> <Delay = 1.29>
ST_43 : Operation 293 [1/2] (0.00ns)   --->   "%call_ln43 = call void @sample_eta, i64 %spu_s, i4 %tmp3, i8 %seedbuf, i4 %add_ln43, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/wrapper.cpp:43]   --->   Operation 293 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 294 [1/2] (1.29ns)   --->   "%this_pMem_load_6 = load i8 %this_pMem_addr_8" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 294 'load' 'this_pMem_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>

State 44 <SV = 17> <Delay = 0.46>
ST_44 : Operation 295 [2/2] (0.46ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_19, i8192 %this_pMem_load_6, i8192 %dpu_pMem, i5 %addr_11, i4 %tmp3" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 295 'call' 'call_ln95' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 0.00>
ST_45 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 296 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 297 [1/2] (0.00ns)   --->   "%call_ln95 = call void @dpu_keygen_Pipeline_VITIS_LOOP_95_19, i8192 %this_pMem_load_6, i8192 %dpu_pMem, i5 %addr_11, i4 %tmp3" [HLS_Final_vitis_src/dpu.cpp:95]   --->   Operation 297 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc41" [HLS_Final_vitis_src/wrapper.cpp:42]   --->   Operation 298 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 46 <SV = 16> <Delay = 0.00>
ST_46 : Operation 299 [1/2] (0.00ns)   --->   "%call_ret1 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 0, i8192 0, i8192 0, i8192 0, i8 35, i8 0, i8 0, i8 7, i8 5" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 299 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 300 [1/1] (0.00ns)   --->   "%dpu_p4 = extractvalue i32768 %call_ret1" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 300 'extractvalue' 'dpu_p4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 301 [1/1] (0.00ns)   --->   "%dpu_p3 = extractvalue i32768 %call_ret1" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 301 'extractvalue' 'dpu_p3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 302 [1/1] (0.00ns)   --->   "%dpu_p1 = extractvalue i32768 %call_ret1" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 302 'extractvalue' 'dpu_p1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 303 [1/1] (0.00ns)   --->   "%dpu_p2 = extractvalue i32768 %call_ret1" [HLS_Final_vitis_src/wrapper.cpp:46]   --->   Operation 303 'extractvalue' 'dpu_p2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_5, i8 %seedbuf, i8 %pk"   --->   Operation 304 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 305 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_110, i64 %spu_s"   --->   Operation 305 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 17> <Delay = 1.02>
ST_47 : Operation 306 [2/2] (1.02ns)   --->   "%call_ret3 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1, i8192 %dpu_p2, i8192 %dpu_p3, i8192 %dpu_p4, i8 0, i8 35, i8 63, i8 4, i8 5" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 306 'call' 'call_ret3' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 307 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_60_6, i8 %seedbuf, i8 %sk"   --->   Operation 307 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 18> <Delay = 0.00>
ST_48 : Operation 308 [1/2] (0.00ns)   --->   "%call_ret3 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1, i8192 %dpu_p2, i8192 %dpu_p3, i8192 %dpu_p4, i8 0, i8 35, i8 63, i8 4, i8 5" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 308 'call' 'call_ret3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 309 [1/1] (0.00ns)   --->   "%dpu_p4_1 = extractvalue i32768 %call_ret3" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 309 'extractvalue' 'dpu_p4_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 310 [1/1] (0.00ns)   --->   "%dpu_p3_1 = extractvalue i32768 %call_ret3" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 310 'extractvalue' 'dpu_p3_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 311 [1/1] (0.00ns)   --->   "%dpu_p1_1 = extractvalue i32768 %call_ret3" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 311 'extractvalue' 'dpu_p1_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 312 [1/1] (0.00ns)   --->   "%dpu_p2_1 = extractvalue i32768 %call_ret3" [HLS_Final_vitis_src/wrapper.cpp:47]   --->   Operation 312 'extractvalue' 'dpu_p2_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 313 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_60_6, i8 %seedbuf, i8 %sk"   --->   Operation 313 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 19> <Delay = 1.02>
ST_49 : Operation 314 [2/2] (1.02ns)   --->   "%call_ret4 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_1, i8192 %dpu_p2_1, i8192 %dpu_p3_1, i8192 %dpu_p4_1, i8 63, i8 0, i8 0, i8 2, i8 6" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 314 'call' 'call_ret4' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 315 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_61_7, i8 %seedbuf, i8 %sk"   --->   Operation 315 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 20> <Delay = 0.00>
ST_50 : Operation 316 [1/2] (0.00ns)   --->   "%call_ret4 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_1, i8192 %dpu_p2_1, i8192 %dpu_p3_1, i8192 %dpu_p4_1, i8 63, i8 0, i8 0, i8 2, i8 6" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 316 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 317 [1/1] (0.00ns)   --->   "%dpu_p4_2 = extractvalue i32768 %call_ret4" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 317 'extractvalue' 'dpu_p4_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 318 [1/1] (0.00ns)   --->   "%dpu_p3_2 = extractvalue i32768 %call_ret4" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 318 'extractvalue' 'dpu_p3_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 319 [1/1] (0.00ns)   --->   "%dpu_p1_2 = extractvalue i32768 %call_ret4" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 319 'extractvalue' 'dpu_p1_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 320 [1/1] (0.00ns)   --->   "%dpu_p2_2 = extractvalue i32768 %call_ret4" [HLS_Final_vitis_src/wrapper.cpp:48]   --->   Operation 320 'extractvalue' 'dpu_p2_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 321 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_61_7, i8 %seedbuf, i8 %sk"   --->   Operation 321 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 21> <Delay = 1.02>
ST_51 : Operation 322 [2/2] (1.02ns)   --->   "%call_ret5 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_2, i8192 %dpu_p2_2, i8192 %dpu_p3_2, i8192 %dpu_p4_2, i8 63, i8 0, i8 0, i8 8, i8 6" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 322 'call' 'call_ret5' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 22> <Delay = 0.00>
ST_52 : Operation 323 [1/2] (0.00ns)   --->   "%call_ret5 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_2, i8192 %dpu_p2_2, i8192 %dpu_p3_2, i8192 %dpu_p4_2, i8 63, i8 0, i8 0, i8 8, i8 6" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 323 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%dpu_p4_3 = extractvalue i32768 %call_ret5" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 324 'extractvalue' 'dpu_p4_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%dpu_p3_3 = extractvalue i32768 %call_ret5" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 325 'extractvalue' 'dpu_p3_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (0.00ns)   --->   "%dpu_p1_3 = extractvalue i32768 %call_ret5" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 326 'extractvalue' 'dpu_p1_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "%dpu_p2_3 = extractvalue i32768 %call_ret5" [HLS_Final_vitis_src/wrapper.cpp:49]   --->   Operation 327 'extractvalue' 'dpu_p2_3' <Predicate = true> <Delay = 0.00>

State 53 <SV = 23> <Delay = 1.02>
ST_53 : Operation 328 [2/2] (1.02ns)   --->   "%call_ret6 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_3, i8192 %dpu_p2_3, i8192 %dpu_p3_3, i8192 %dpu_p4_3, i8 154, i8 63, i8 63, i8 3, i8 6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 328 'call' 'call_ret6' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 24> <Delay = 0.00>
ST_54 : Operation 329 [1/2] (0.00ns)   --->   "%call_ret6 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_3, i8192 %dpu_p2_3, i8192 %dpu_p3_3, i8192 %dpu_p4_3, i8 154, i8 63, i8 63, i8 3, i8 6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 329 'call' 'call_ret6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 330 [1/1] (0.00ns)   --->   "%dpu_p4_4 = extractvalue i32768 %call_ret6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 330 'extractvalue' 'dpu_p4_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 331 [1/1] (0.00ns)   --->   "%dpu_p3_4 = extractvalue i32768 %call_ret6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 331 'extractvalue' 'dpu_p3_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 332 [1/1] (0.00ns)   --->   "%dpu_p1_4 = extractvalue i32768 %call_ret6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 332 'extractvalue' 'dpu_p1_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 333 [1/1] (0.00ns)   --->   "%dpu_p2_4 = extractvalue i32768 %call_ret6" [HLS_Final_vitis_src/wrapper.cpp:50]   --->   Operation 333 'extractvalue' 'dpu_p2_4' <Predicate = true> <Delay = 0.00>

State 55 <SV = 25> <Delay = 1.02>
ST_55 : Operation 334 [2/2] (1.02ns)   --->   "%call_ret7 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_4, i8192 %dpu_p2_4, i8192 %dpu_p3_4, i8192 %dpu_p4_4, i8 63, i8 51, i8 63, i8 0, i8 6" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 334 'call' 'call_ret7' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 26> <Delay = 0.00>
ST_56 : Operation 335 [1/2] (0.00ns)   --->   "%call_ret7 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_4, i8192 %dpu_p2_4, i8192 %dpu_p3_4, i8192 %dpu_p4_4, i8 63, i8 51, i8 63, i8 0, i8 6" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 335 'call' 'call_ret7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 336 [1/1] (0.00ns)   --->   "%dpu_p4_5 = extractvalue i32768 %call_ret7" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 336 'extractvalue' 'dpu_p4_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 337 [1/1] (0.00ns)   --->   "%dpu_p3_5 = extractvalue i32768 %call_ret7" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 337 'extractvalue' 'dpu_p3_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 338 [1/1] (0.00ns)   --->   "%dpu_p1_5 = extractvalue i32768 %call_ret7" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 338 'extractvalue' 'dpu_p1_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 339 [1/1] (0.00ns)   --->   "%dpu_p2_5 = extractvalue i32768 %call_ret7" [HLS_Final_vitis_src/wrapper.cpp:51]   --->   Operation 339 'extractvalue' 'dpu_p2_5' <Predicate = true> <Delay = 0.00>

State 57 <SV = 27> <Delay = 1.02>
ST_57 : Operation 340 [2/2] (1.02ns)   --->   "%call_ret8 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_5, i8192 %dpu_p2_5, i8192 %dpu_p3_5, i8192 %dpu_p4_5, i8 63, i8 0, i8 0, i8 5, i8 6" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 340 'call' 'call_ret8' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 28> <Delay = 0.00>
ST_58 : Operation 341 [1/2] (0.00ns)   --->   "%call_ret8 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_5, i8192 %dpu_p2_5, i8192 %dpu_p3_5, i8192 %dpu_p4_5, i8 63, i8 0, i8 0, i8 5, i8 6" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 341 'call' 'call_ret8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 342 [1/1] (0.00ns)   --->   "%dpu_p4_6 = extractvalue i32768 %call_ret8" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 342 'extractvalue' 'dpu_p4_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 343 [1/1] (0.00ns)   --->   "%dpu_p3_6 = extractvalue i32768 %call_ret8" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 343 'extractvalue' 'dpu_p3_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 344 [1/1] (0.00ns)   --->   "%dpu_p1_6 = extractvalue i32768 %call_ret8" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 344 'extractvalue' 'dpu_p1_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 345 [1/1] (0.00ns)   --->   "%dpu_p2_6 = extractvalue i32768 %call_ret8" [HLS_Final_vitis_src/wrapper.cpp:52]   --->   Operation 345 'extractvalue' 'dpu_p2_6' <Predicate = true> <Delay = 0.00>

State 59 <SV = 29> <Delay = 1.02>
ST_59 : Operation 346 [2/2] (1.02ns)   --->   "%call_ret106 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_6, i8192 %dpu_p2_6, i8192 %dpu_p3_6, i8192 %dpu_p4_6, i8 63, i8 63, i8 45, i8 6, i8 6" [HLS_Final_vitis_src/wrapper.cpp:53]   --->   Operation 346 'call' 'call_ret106' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 30> <Delay = 0.00>
ST_60 : Operation 347 [1/2] (0.00ns)   --->   "%call_ret106 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_6, i8192 %dpu_p2_6, i8192 %dpu_p3_6, i8192 %dpu_p4_6, i8 63, i8 63, i8 45, i8 6, i8 6" [HLS_Final_vitis_src/wrapper.cpp:53]   --->   Operation 347 'call' 'call_ret106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 31> <Delay = 0.00>
ST_61 : Operation 348 [2/2] (0.00ns)   --->   "%dpu_p5 = call i8192 @dpu_pack, i8192 %dpu_pMem, i8 %pk, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:56]   --->   Operation 348 'call' 'dpu_p5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 32> <Delay = 0.00>
ST_62 : Operation 349 [1/2] (0.00ns)   --->   "%dpu_p5 = call i8192 @dpu_pack, i8192 %dpu_pMem, i8 %pk, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:56]   --->   Operation 349 'call' 'dpu_p5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 33> <Delay = 0.00>
ST_63 : Operation 350 [2/2] (0.00ns)   --->   "%call_ln485 = call void @shake_absorb.3, i64 %spu_s, i8 %pk, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:485]   --->   Operation 350 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 34> <Delay = 0.00>
ST_64 : Operation 351 [1/2] (0.00ns)   --->   "%call_ln485 = call void @shake_absorb.3, i64 %spu_s, i8 %pk, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:485]   --->   Operation 351 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 35> <Delay = 1.29>
ST_65 : Operation 352 [1/1] (0.00ns)   --->   "%this_s_addr_4 = getelementptr i64 %spu_s, i64 0, i64 6" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 352 'getelementptr' 'this_s_addr_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 353 [2/2] (1.29ns)   --->   "%this_s_load_4 = load i5 %this_s_addr_4" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 353 'load' 'this_s_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_65 : Operation 354 [2/2] (1.29ns)   --->   "%this_s_load_5 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 354 'load' 'this_s_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 66 <SV = 36> <Delay = 2.92>
ST_66 : Operation 355 [1/2] (1.29ns)   --->   "%this_s_load_4 = load i5 %this_s_addr_4" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 355 'load' 'this_s_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_66 : Operation 356 [1/1] (0.32ns)   --->   "%xor_ln402_2 = xor i64 %this_s_load_4, i64 31" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 356 'xor' 'xor_ln402_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 357 [1/1] (1.29ns)   --->   "%store_ln402 = store i64 %xor_ln402_2, i5 %this_s_addr_4" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 357 'store' 'store_ln402' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_66 : Operation 358 [1/2] (1.29ns)   --->   "%this_s_load_5 = load i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 358 'load' 'this_s_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_66 : Operation 359 [1/1] (0.32ns)   --->   "%xor_ln403_2 = xor i64 %this_s_load_5, i64 9223372036854775808" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 359 'xor' 'xor_ln403_2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 360 [1/1] (1.29ns)   --->   "%store_ln403 = store i64 %xor_ln403_2, i5 %this_s_addr_1" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 360 'store' 'store_ln403' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 67 <SV = 37> <Delay = 0.00>
ST_67 : Operation 361 [2/2] (0.00ns)   --->   "%call_ln487 = call void @shake_squeeze, i64 %spu_s, i8 %tr, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:487]   --->   Operation 361 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 38> <Delay = 0.00>
ST_68 : Operation 362 [1/2] (0.00ns)   --->   "%call_ln487 = call void @shake_squeeze, i64 %spu_s, i8 %tr, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:487]   --->   Operation 362 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 39> <Delay = 0.00>
ST_69 : Operation 363 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_62_8, i8 %tr, i8 %sk"   --->   Operation 363 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 40> <Delay = 0.00>
ST_70 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_62_8, i8 %tr, i8 %sk"   --->   Operation 364 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 41> <Delay = 0.46>
ST_71 : Operation 365 [2/2] (0.46ns)   --->   "%dpu_p5_1 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5, i6 30, i8 %sk, i11 112, i3 6, i3 5, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:63]   --->   Operation 365 'call' 'dpu_p5_1' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 42> <Delay = 0.00>
ST_72 : Operation 366 [1/2] (0.00ns)   --->   "%dpu_p5_1 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5, i6 30, i8 %sk, i11 112, i3 6, i3 5, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:63]   --->   Operation 366 'call' 'dpu_p5_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 43> <Delay = 0.46>
ST_73 : Operation 367 [2/2] (0.46ns)   --->   "%dpu_p5_2 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_1, i6 51, i8 %sk, i11 752, i3 6, i3 6, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:64]   --->   Operation 367 'call' 'dpu_p5_2' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 44> <Delay = 0.00>
ST_74 : Operation 368 [1/2] (0.00ns)   --->   "%dpu_p5_2 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_1, i6 51, i8 %sk, i11 752, i3 6, i3 6, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:64]   --->   Operation 368 'call' 'dpu_p5_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 45> <Delay = 0.46>
ST_75 : Operation 369 [2/2] (0.46ns)   --->   "%empty = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_2, i6 45, i8 %sk, i11 1520, i3 2, i3 6, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:66]   --->   Operation 369 'call' 'empty' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 46> <Delay = 0.00>
ST_76 : Operation 370 [1/2] (0.00ns)   --->   "%empty = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_2, i6 45, i8 %sk, i11 1520, i3 2, i3 6, i32 %ptr" [HLS_Final_vitis_src/wrapper.cpp:66]   --->   Operation 370 'call' 'empty' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 371 [1/1] (0.00ns)   --->   "%ret_ln72 = ret i32 0" [HLS_Final_vitis_src/wrapper.cpp:72]   --->   Operation 371 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ seedbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ zetas]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_0                         (alloca                ) [ 01111111111111111111111111111111111000000000000000000000000000000000000000000]
k_4                         (alloca                ) [ 01111111111111111111111111111111111000000000000000000000000000000000000000000]
indvar_flatten26            (alloca                ) [ 01111111111111111111111111111111111000000000000000000000000000000000000000000]
p_loc73                     (alloca                ) [ 00111111111111111111111111111111111111111100000000000000000000000000000000000]
p_loc70                     (alloca                ) [ 00111111111111111111111111111111111111111100000000000000000000000000000000000]
p_loc67                     (alloca                ) [ 00111111111111111111111111111111111000000000000000000000000000000000000000000]
ctr_1_loc                   (alloca                ) [ 00111111111111111111111111111111111000000000000000000000000000000000000000000]
p_loc60                     (alloca                ) [ 00111111111111000000000000000000000000000000000000000000000000000000000000000]
p_loc57                     (alloca                ) [ 00111111111110000000000000000000000000000000000000000000000000000000000000000]
p_loc54                     (alloca                ) [ 00111111111110000000000000000000000000000000000000000000000000000000000000000]
p_loc49                     (alloca                ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000]
p_loc                       (alloca                ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000]
buf                         (alloca                ) [ 00111111111111111111111111111111111000000000000000000000000000000000000000000]
dpu_pMem                    (alloca                ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111]
spu_s                       (alloca                ) [ 00111111111111111111111111111111111111111111111111111111111111111111100000000]
tmp1                        (alloca                ) [ 00111111111111111111111111111111111000000000000000000000000000000000000000000]
tmp2                        (alloca                ) [ 00111111111111111111111111111111111111111100000000000000000000000000000000000]
tmp3                        (alloca                ) [ 00111111111111111111111111111111111111111111110000000000000000000000000000000]
tr                          (alloca                ) [ 00111111111111111111111111111111111111111111111111111111111111111111111000000]
store_ln31                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln31                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln31                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_loc_load                  (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_addr              (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln40                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_loc49_load                (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_addr_1            (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln41                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
spu_pos                     (call                  ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000]
i_7                         (partselect            ) [ 00000010000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln402_1                (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_s_addr                 (getelementptr         ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln402                 (trunc                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                      (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln402                  (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln402                   (shl                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_s_load                 (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln402                   (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln402                 (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_addr_2            (getelementptr         ) [ 00000000011110000000000000000000000000000000000000000000000000000000000000000]
this_s_addr_1               (getelementptr         ) [ 00000000011111111111111111111111111111111111111111111111111111111110000000000]
this_pMem_load              (load                  ) [ 00000000001100000000000000000000000000000000000000000000000000000000000000000]
this_pMem_addr_3            (getelementptr         ) [ 00000000001110000000000000000000000000000000000000000000000000000000000000000]
this_pMem_addr_4            (getelementptr         ) [ 00000000001111000000000000000000000000000000000000000000000000000000000000000]
this_s_load_1               (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln403                   (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln403                 (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_load_1            (load                  ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000]
this_pMem_load_2            (load                  ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000]
call_ln54                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln55                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln56                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln487                  (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_loc54_load                (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln54                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_loc57_load                (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln55                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln8           (spectopmodule         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbramwithbyteenable_ln0  (specbramwithbyteenable) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_loc60_load                (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln56                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specresourcelimit_ln12      (specresourcelimit     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln21            (specmemcore           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_s_addr_2               (getelementptr         ) [ 00000000000000111111111111111111111000000000000000000000000000000000000000000]
br_ln31                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten26_load       (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31                   (icmp                  ) [ 00000000000000111111111111111111111000000000000000000000000000000000000000000]
add_ln31                    (add                   ) [ 00000000000000011111111111111111000000000000000000000000000000000000000000000]
br_ln31                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
k_5                         (alloca                ) [ 00000000000000111111111111111111111111111100000000000000000000000000000000000]
store_ln37                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln37                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
spu_pos_1                   (call                  ) [ 00000000000000000011000000000000000000000000000000000000000000000000000000000]
t_0_load                    (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
k_4_load                    (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln32                   (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln31                 (select                ) [ 00000000000000000001111111111111000000000000000000000000000000000000000000000]
add_ln31_1                  (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln31_1               (select                ) [ 00000000000000000001111111111111000000000000000000000000000000000000000000000]
zext_ln33                   (zext                  ) [ 00000000000000000001111111111111000000000000000000000000000000000000000000000]
spu_pos_2                   (call                  ) [ 00000000000000000000110000000000000000000000000000000000000000000000000000000]
i_s                         (partselect            ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000]
zext_ln402_3                (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_s_addr_3               (getelementptr         ) [ 00000000000000000000010000000000000000000000000000000000000000000000000000000]
trunc_ln402_1               (trunc                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln402_2                 (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln402_2                (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln402_1                 (shl                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_s_load_2               (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln402_1                 (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln402                 (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln31                   (zext                  ) [ 00000000000000000000000011111111000000000000000000000000000000000000000000000]
p_mid                       (bitconcatenate        ) [ 00000000000000000000000011111111000000000000000000000000000000000000000000000]
specloopname_ln32           (specloopname          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_s_load_3               (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln403_1                 (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln403                 (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln500                    (br                    ) [ 00000000000000111111111111111111111000000000000000000000000000000000000000000]
ctr                         (phi                   ) [ 00000000000000000000000010000000000000000000000000000000000000000000000000000]
trunc_ln500                 (trunc                 ) [ 00000000000000000000000001111110000000000000000000000000000000000000000000000]
tmp                         (partselect            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln500                  (icmp                  ) [ 00000000000000111111111111111111111000000000000000000000000000000000000000000]
br_ln500                    (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34                    (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34                   (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_10                     (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
idxprom2_i                  (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_addr_7            (getelementptr         ) [ 00000000000000000000000000000000111000000000000000000000000000000000000000000]
p                           (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln32                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln32                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln32                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln416                  (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
targetBlock                 (call                  ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000]
speclooptripcount_ln501     (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ctr_1_loc_load              (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ctr_12                      (select                ) [ 00000000000000111111111111111111111000000000000000000000000000000000000000000]
br_ln500                    (br                    ) [ 00000000000000111111111111111111111000000000000000000000000000000000000000000]
this_pMem_load_5            (load                  ) [ 00000000000000000000000000000000010000000000000000000000000000000000000000000]
call_ln95                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_loc67_load                (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln95                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln32                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
k_6                         (load                  ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000000]
icmp_ln37                   (icmp                  ) [ 00000000000000000000000000000000000111111100000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
k_7                         (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln37                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln38                   (zext                  ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000000]
store_ln37                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
k                           (alloca                ) [ 00000000000000000000000000000000000111111111110000000000000000000000000000000]
store_ln42                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln42                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln38                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39                   (zext                  ) [ 00000000000000000000000000000000000001100000000000000000000000000000000000000]
addr                        (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
idxprom2_i29                (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_addr_5            (getelementptr         ) [ 00000000000000000000000000000000000001110000000000000000000000000000000000000]
this_pMem_load_3            (load                  ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000]
call_ln95                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_9                      (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
idxprom2_i39                (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_addr_6            (getelementptr         ) [ 00000000000000000000000000000000000000011100000000000000000000000000000000000]
p_loc70_load                (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln95                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_load_4            (load                  ) [ 00000000000000000000000000000000000000001000000000000000000000000000000000000]
call_ln95                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln37           (specloopname          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_loc73_load                (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln95                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln37                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
k_8                         (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln42                   (icmp                  ) [ 00000000000000000000000000000000000000000011110000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln42                    (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln42                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln43                   (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43                    (add                   ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000000]
zext_ln44_1                 (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_11                     (add                   ) [ 00000000000000000000000000000000000000000001110000000000000000000000000000000]
idxprom2_i49_cast_cast      (sext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
idxprom2_i49_cast_cast_cast (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_addr_8            (getelementptr         ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000000]
store_ln42                  (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln43                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_pMem_load_6            (load                  ) [ 00000000000000000000000000000000000000000000110000000000000000000000000000000]
specloopname_ln42           (specloopname          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln95                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln42                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret1                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
dpu_p4                      (extractvalue          ) [ 00000000000000000000000000000000000000000000000110000000000000000000000000000]
dpu_p3                      (extractvalue          ) [ 00000000000000000000000000000000000000000000000110000000000000000000000000000]
dpu_p1                      (extractvalue          ) [ 00000000000000000000000000000000000000000000000110000000000000000000000000000]
dpu_p2                      (extractvalue          ) [ 00000000000000000000000000000000000000000000000110000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret3                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
dpu_p4_1                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000001100000000000000000000000000]
dpu_p3_1                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000001100000000000000000000000000]
dpu_p1_1                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000001100000000000000000000000000]
dpu_p2_1                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000001100000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret4                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
dpu_p4_2                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000011000000000000000000000000]
dpu_p3_2                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000011000000000000000000000000]
dpu_p1_2                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000011000000000000000000000000]
dpu_p2_2                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000011000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret5                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
dpu_p4_3                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000110000000000000000000000]
dpu_p3_3                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000110000000000000000000000]
dpu_p1_3                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000110000000000000000000000]
dpu_p2_3                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000110000000000000000000000]
call_ret6                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
dpu_p4_4                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000001100000000000000000000]
dpu_p3_4                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000001100000000000000000000]
dpu_p1_4                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000001100000000000000000000]
dpu_p2_4                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000001100000000000000000000]
call_ret7                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
dpu_p4_5                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000]
dpu_p3_5                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000]
dpu_p1_5                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000]
dpu_p2_5                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000]
call_ret8                   (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
dpu_p4_6                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000000000110000000000000000]
dpu_p3_6                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000000000110000000000000000]
dpu_p1_6                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000000000110000000000000000]
dpu_p2_6                    (extractvalue          ) [ 00000000000000000000000000000000000000000000000000000000000110000000000000000]
call_ret106                 (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
dpu_p5                      (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000011111111110000]
call_ln485                  (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_s_addr_4               (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000]
this_s_load_4               (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln402_2                 (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln402                 (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
this_s_load_5               (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln403_2                 (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln403                 (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln487                  (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
dpu_p5_1                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001100]
dpu_p5_2                    (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011]
empty                       (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln72                    (ret                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="seedbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedbuf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zetas">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ptr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_41_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_321_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_54_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_55_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_56_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_squeeze.2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="function"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_321_16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_31_1_VITIS_LOOP_32_2_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_417_2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_503_2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_95_1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_eta"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_95_17"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_95_18"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_func"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_55_5"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_321_110"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_95_19"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_60_6"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_61_7"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.3"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_squeeze"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_keygen_Pipeline_VITIS_LOOP_62_8"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1004" name="t_0_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="k_4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_4/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_flatten26_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten26/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_loc73_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8192" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc73/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_loc70_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8192" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc70/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_loc67_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="8192" slack="24"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc67/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ctr_1_loc_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr_1_loc/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_loc60_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8192" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc60/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_loc57_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="8192" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc57/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_loc54_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="8192" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc54/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_loc49_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc49/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_loc_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="buf_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="dpu_pMem_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="8192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dpu_pMem/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="spu_s_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="spu_s/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp1_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp2_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp3_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tr_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tr/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="k_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_5/14 "/>
</bind>
</comp>

<comp id="324" class="1004" name="k_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/35 "/>
</bind>
</comp>

<comp id="328" class="1004" name="this_pMem_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8192" slack="0"/>
<pin id="338" dir="0" index="2" bw="1024" slack="0"/>
<pin id="340" dir="0" index="4" bw="8" slack="3"/>
<pin id="341" dir="0" index="5" bw="8192" slack="0"/>
<pin id="342" dir="0" index="6" bw="1024" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="8192" slack="0"/>
<pin id="343" dir="1" index="7" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln40/3 store_ln41/3 this_pMem_load/8 this_pMem_load_1/9 this_pMem_load_2/9 store_ln54/12 store_ln55/12 store_ln56/13 this_pMem_load_5/24 store_ln95/34 this_pMem_load_3/36 this_pMem_load_4/38 store_ln95/39 store_ln95/41 this_pMem_load_6/42 "/>
</bind>
</comp>

<comp id="344" class="1004" name="this_pMem_addr_1_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="9" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="this_s_addr_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="0" slack="0"/>
<pin id="444" dir="0" index="4" bw="5" slack="0"/>
<pin id="445" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="446" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="64" slack="0"/>
<pin id="447" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_s_load/6 store_ln402/7 this_s_load_1/8 store_ln403/9 this_s_load_2/20 store_ln402/21 this_s_load_3/22 store_ln403/23 this_s_load_4/65 this_s_load_5/65 store_ln402/66 store_ln403/66 "/>
</bind>
</comp>

<comp id="363" class="1004" name="this_pMem_addr_2_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="9" slack="0"/>
<pin id="367" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_2/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="this_s_addr_1_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr_1/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="this_pMem_addr_3_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="9" slack="0"/>
<pin id="383" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_3/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="this_pMem_addr_4_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="9" slack="0"/>
<pin id="391" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_4/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="this_s_addr_2_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr_2/13 "/>
</bind>
</comp>

<comp id="402" class="1004" name="this_s_addr_3_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr_3/20 "/>
</bind>
</comp>

<comp id="409" class="1004" name="this_pMem_addr_7_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="5" slack="0"/>
<pin id="413" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_7/24 "/>
</bind>
</comp>

<comp id="416" class="1004" name="this_pMem_addr_5_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_5/36 "/>
</bind>
</comp>

<comp id="423" class="1004" name="this_pMem_addr_6_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_6/38 "/>
</bind>
</comp>

<comp id="430" class="1004" name="this_pMem_addr_8_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_8/42 "/>
</bind>
</comp>

<comp id="437" class="1004" name="this_s_addr_4_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="4" slack="0"/>
<pin id="441" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr_4/65 "/>
</bind>
</comp>

<comp id="449" class="1005" name="ctr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="ctr_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="32" slack="1"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr/24 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_dpu_func_fu_460">
<pin_list>
<pin id="483" dir="0" index="0" bw="32768" slack="0"/>
<pin id="484" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="8192" slack="0"/>
<pin id="486" dir="0" index="3" bw="8192" slack="0"/>
<pin id="487" dir="0" index="4" bw="8192" slack="0"/>
<pin id="488" dir="0" index="5" bw="8192" slack="0"/>
<pin id="489" dir="0" index="6" bw="8" slack="0"/>
<pin id="490" dir="0" index="7" bw="7" slack="0"/>
<pin id="491" dir="0" index="8" bw="7" slack="0"/>
<pin id="492" dir="0" index="9" bw="5" slack="0"/>
<pin id="493" dir="0" index="10" bw="4" slack="0"/>
<pin id="494" dir="1" index="11" bw="32768" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/42 call_ret3/47 call_ret4/49 call_ret5/51 call_ret6/53 call_ret7/55 call_ret8/57 call_ret106/59 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="0" slack="0"/>
<pin id="564" dir="0" index="1" bw="8192" slack="0"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="0" slack="0"/>
<pin id="569" dir="0" index="1" bw="8192" slack="0"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="0" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="0" slack="0"/>
<pin id="580" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="23" slack="0"/>
<pin id="582" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_shake_absorb_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="9" slack="0"/>
<pin id="589" dir="0" index="3" bw="8" slack="0"/>
<pin id="590" dir="0" index="4" bw="1" slack="0"/>
<pin id="591" dir="0" index="5" bw="64" slack="0"/>
<pin id="592" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="spu_pos/4 spu_pos_1/16 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="0" slack="0"/>
<pin id="601" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="23" slack="0"/>
<pin id="603" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="0" slack="0"/>
<pin id="608" dir="0" index="1" bw="8192" slack="1"/>
<pin id="609" dir="0" index="2" bw="8192" slack="9"/>
<pin id="610" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="0" slack="0"/>
<pin id="614" dir="0" index="1" bw="8192" slack="0"/>
<pin id="615" dir="0" index="2" bw="8192" slack="9"/>
<pin id="616" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="0" slack="0"/>
<pin id="621" dir="0" index="1" bw="8192" slack="0"/>
<pin id="622" dir="0" index="2" bw="8192" slack="9"/>
<pin id="623" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_shake_squeeze_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="0" slack="0"/>
<pin id="628" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="629" dir="0" index="2" bw="8" slack="0"/>
<pin id="630" dir="0" index="3" bw="64" slack="0"/>
<pin id="631" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln487/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="0" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_shake_absorb_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="643" dir="0" index="2" bw="10" slack="1"/>
<pin id="644" dir="0" index="3" bw="3" slack="0"/>
<pin id="645" dir="0" index="4" bw="3" slack="0"/>
<pin id="646" dir="0" index="5" bw="64" slack="0"/>
<pin id="647" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="spu_pos_2/18 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_KeccakF1600_StatePermute_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="0" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="653" dir="0" index="2" bw="64" slack="0"/>
<pin id="654" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln416/25 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="0" slack="0"/>
<pin id="659" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="661" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/27 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="20"/>
<pin id="666" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="667" dir="0" index="3" bw="23" slack="2147483647"/>
<pin id="668" dir="0" index="4" bw="32" slack="43"/>
<pin id="669" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/29 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="0" slack="0"/>
<pin id="673" dir="0" index="1" bw="8192" slack="0"/>
<pin id="674" dir="0" index="2" bw="23" slack="2147483647"/>
<pin id="675" dir="0" index="3" bw="8192" slack="24"/>
<pin id="676" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/32 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_sample_eta_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="0" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="682" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="683" dir="0" index="3" bw="8" slack="0"/>
<pin id="684" dir="0" index="4" bw="4" slack="0"/>
<pin id="685" dir="0" index="5" bw="64" slack="0"/>
<pin id="686" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/35 call_ln43/42 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="0" slack="0"/>
<pin id="692" dir="0" index="1" bw="8192" slack="0"/>
<pin id="693" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="694" dir="0" index="3" bw="8192" slack="16"/>
<pin id="695" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/37 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="0" slack="0"/>
<pin id="700" dir="0" index="1" bw="8192" slack="0"/>
<pin id="701" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="702" dir="0" index="3" bw="8192" slack="18"/>
<pin id="703" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/39 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="0" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="0" index="2" bw="8" slack="0"/>
<pin id="710" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/42 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="0" slack="0"/>
<pin id="716" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/42 "/>
</bind>
</comp>

<comp id="719" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="0" slack="0"/>
<pin id="721" dir="0" index="1" bw="8192" slack="1"/>
<pin id="722" dir="0" index="2" bw="8192" slack="2147483647"/>
<pin id="723" dir="0" index="3" bw="5" slack="2"/>
<pin id="724" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="725" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/44 "/>
</bind>
</comp>

<comp id="727" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="0" slack="0"/>
<pin id="729" dir="0" index="1" bw="8" slack="0"/>
<pin id="730" dir="0" index="2" bw="8" slack="0"/>
<pin id="731" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/47 "/>
</bind>
</comp>

<comp id="735" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="0" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="0" index="2" bw="8" slack="0"/>
<pin id="739" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/49 "/>
</bind>
</comp>

<comp id="743" class="1004" name="grp_dpu_pack_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8192" slack="0"/>
<pin id="745" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="746" dir="0" index="2" bw="8" slack="0"/>
<pin id="747" dir="0" index="3" bw="32" slack="0"/>
<pin id="748" dir="1" index="4" bw="8192" slack="9"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="dpu_p5/61 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_shake_absorb_3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="0" slack="0"/>
<pin id="754" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="755" dir="0" index="2" bw="8" slack="0"/>
<pin id="756" dir="0" index="3" bw="64" slack="0"/>
<pin id="757" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln485/63 "/>
</bind>
</comp>

<comp id="761" class="1004" name="grp_shake_squeeze_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="0" slack="0"/>
<pin id="763" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="764" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="765" dir="0" index="3" bw="64" slack="0"/>
<pin id="766" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln487/67 "/>
</bind>
</comp>

<comp id="769" class="1004" name="grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="0" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="772" dir="0" index="2" bw="8" slack="0"/>
<pin id="773" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/69 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_dpu_pack_4_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8192" slack="0"/>
<pin id="778" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="779" dir="0" index="2" bw="8192" slack="1"/>
<pin id="780" dir="0" index="3" bw="6" slack="0"/>
<pin id="781" dir="0" index="4" bw="8" slack="0"/>
<pin id="782" dir="0" index="5" bw="11" slack="0"/>
<pin id="783" dir="0" index="6" bw="3" slack="0"/>
<pin id="784" dir="0" index="7" bw="3" slack="0"/>
<pin id="785" dir="0" index="8" bw="32" slack="0"/>
<pin id="786" dir="1" index="9" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="dpu_p5_1/71 dpu_p5_2/73 empty/75 "/>
</bind>
</comp>

<comp id="800" class="1004" name="grp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="0"/>
<pin id="802" dir="0" index="1" bw="64" slack="0"/>
<pin id="803" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln403/9 xor_ln403_1/23 xor_ln403_2/66 "/>
</bind>
</comp>

<comp id="808" class="1004" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32768" slack="0"/>
<pin id="810" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dpu_p4/46 dpu_p4_1/48 dpu_p4_2/50 dpu_p4_3/52 dpu_p4_4/54 dpu_p4_5/56 dpu_p4_6/58 "/>
</bind>
</comp>

<comp id="812" class="1004" name="grp_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32768" slack="0"/>
<pin id="814" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dpu_p3/46 dpu_p3_1/48 dpu_p3_2/50 dpu_p3_3/52 dpu_p3_4/54 dpu_p3_5/56 dpu_p3_6/58 "/>
</bind>
</comp>

<comp id="816" class="1004" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32768" slack="0"/>
<pin id="818" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dpu_p1/46 dpu_p1_1/48 dpu_p1_2/50 dpu_p1_3/52 dpu_p1_4/54 dpu_p1_5/56 dpu_p1_6/58 "/>
</bind>
</comp>

<comp id="820" class="1004" name="grp_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32768" slack="0"/>
<pin id="822" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dpu_p2/46 dpu_p2_1/48 dpu_p2_2/50 dpu_p2_3/52 dpu_p2_4/54 dpu_p2_5/56 dpu_p2_6/58 "/>
</bind>
</comp>

<comp id="824" class="1005" name="reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="1"/>
<pin id="826" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="spu_pos spu_pos_1 "/>
</bind>
</comp>

<comp id="829" class="1005" name="reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8192" slack="1"/>
<pin id="831" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_load this_pMem_load_5 this_pMem_load_3 this_pMem_load_4 this_pMem_load_6 "/>
</bind>
</comp>

<comp id="839" class="1005" name="reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8192" slack="1"/>
<pin id="841" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="dpu_p4 dpu_p4_1 dpu_p4_2 dpu_p4_3 dpu_p4_4 dpu_p4_5 dpu_p4_6 "/>
</bind>
</comp>

<comp id="844" class="1005" name="reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8192" slack="1"/>
<pin id="846" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="dpu_p3 dpu_p3_1 dpu_p3_2 dpu_p3_3 dpu_p3_4 dpu_p3_5 dpu_p3_6 "/>
</bind>
</comp>

<comp id="849" class="1005" name="reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8192" slack="1"/>
<pin id="851" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="dpu_p1 dpu_p1_1 dpu_p1_2 dpu_p1_3 dpu_p1_4 dpu_p1_5 dpu_p1_6 "/>
</bind>
</comp>

<comp id="854" class="1005" name="reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8192" slack="1"/>
<pin id="856" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="dpu_p2 dpu_p2_1 dpu_p2_2 dpu_p2_3 dpu_p2_4 dpu_p2_5 dpu_p2_6 "/>
</bind>
</comp>

<comp id="859" class="1005" name="reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8192" slack="1"/>
<pin id="861" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="dpu_p5_1 dpu_p5_2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="store_ln31_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="5" slack="0"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="store_ln31_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="3" slack="0"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="874" class="1004" name="store_ln31_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="3" slack="0"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="p_loc_load_load_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8192" slack="2"/>
<pin id="881" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="p_loc49_load_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8192" slack="2"/>
<pin id="885" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc49_load/3 "/>
</bind>
</comp>

<comp id="887" class="1004" name="i_7_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="5" slack="0"/>
<pin id="889" dir="0" index="1" bw="10" slack="0"/>
<pin id="890" dir="0" index="2" bw="3" slack="0"/>
<pin id="891" dir="0" index="3" bw="4" slack="0"/>
<pin id="892" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln402_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="5" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_1/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln402_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="10" slack="2"/>
<pin id="903" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402/7 "/>
</bind>
</comp>

<comp id="905" class="1004" name="shl_ln_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="6" slack="0"/>
<pin id="907" dir="0" index="1" bw="3" slack="0"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln402_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/7 "/>
</bind>
</comp>

<comp id="917" class="1004" name="shl_ln402_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="6" slack="0"/>
<pin id="919" dir="0" index="1" bw="6" slack="0"/>
<pin id="920" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln402/7 "/>
</bind>
</comp>

<comp id="923" class="1004" name="xor_ln402_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="0"/>
<pin id="925" dir="0" index="1" bw="64" slack="0"/>
<pin id="926" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln402/7 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_loc54_load_load_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8192" slack="11"/>
<pin id="932" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc54_load/12 "/>
</bind>
</comp>

<comp id="934" class="1004" name="p_loc57_load_load_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8192" slack="11"/>
<pin id="936" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc57_load/12 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_loc60_load_load_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8192" slack="12"/>
<pin id="940" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc60_load/13 "/>
</bind>
</comp>

<comp id="942" class="1004" name="indvar_flatten26_load_load_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="5" slack="13"/>
<pin id="944" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten26_load/14 "/>
</bind>
</comp>

<comp id="945" class="1004" name="icmp_ln31_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="0"/>
<pin id="947" dir="0" index="1" bw="5" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/14 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln31_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/14 "/>
</bind>
</comp>

<comp id="957" class="1004" name="store_ln37_store_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="3" slack="0"/>
<pin id="960" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/14 "/>
</bind>
</comp>

<comp id="962" class="1004" name="t_0_load_load_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="3" slack="17"/>
<pin id="964" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_0_load/18 "/>
</bind>
</comp>

<comp id="965" class="1004" name="k_4_load_load_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="3" slack="17"/>
<pin id="967" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_4_load/18 "/>
</bind>
</comp>

<comp id="968" class="1004" name="icmp_ln32_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="3" slack="0"/>
<pin id="970" dir="0" index="1" bw="3" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/18 "/>
</bind>
</comp>

<comp id="974" class="1004" name="select_ln31_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="3" slack="0"/>
<pin id="977" dir="0" index="2" bw="3" slack="0"/>
<pin id="978" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/18 "/>
</bind>
</comp>

<comp id="982" class="1004" name="add_ln31_1_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/18 "/>
</bind>
</comp>

<comp id="988" class="1004" name="select_ln31_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="3" slack="0"/>
<pin id="991" dir="0" index="2" bw="3" slack="0"/>
<pin id="992" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/18 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln33_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="0"/>
<pin id="999" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/18 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="i_s_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="5" slack="0"/>
<pin id="1004" dir="0" index="1" bw="8" slack="0"/>
<pin id="1005" dir="0" index="2" bw="3" slack="0"/>
<pin id="1006" dir="0" index="3" bw="4" slack="0"/>
<pin id="1007" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_s/19 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="zext_ln402_3_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="5" slack="1"/>
<pin id="1014" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_3/20 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="trunc_ln402_1_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="2"/>
<pin id="1018" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402_1/21 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="shl_ln402_2_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="6" slack="0"/>
<pin id="1021" dir="0" index="1" bw="3" slack="0"/>
<pin id="1022" dir="0" index="2" bw="1" slack="0"/>
<pin id="1023" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln402_2/21 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln402_2_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="6" slack="0"/>
<pin id="1029" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_2/21 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="shl_ln402_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="6" slack="0"/>
<pin id="1033" dir="0" index="1" bw="6" slack="0"/>
<pin id="1034" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln402_1/21 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="xor_ln402_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="64" slack="0"/>
<pin id="1039" dir="0" index="1" bw="64" slack="0"/>
<pin id="1040" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln402_1/21 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="zext_ln31_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="3" slack="5"/>
<pin id="1046" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/23 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="p_mid_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="5" slack="0"/>
<pin id="1049" dir="0" index="1" bw="3" slack="5"/>
<pin id="1050" dir="0" index="2" bw="1" slack="0"/>
<pin id="1051" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/23 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="trunc_ln500_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="0"/>
<pin id="1056" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln500/24 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="24" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="0"/>
<pin id="1061" dir="0" index="2" bw="5" slack="0"/>
<pin id="1062" dir="0" index="3" bw="6" slack="0"/>
<pin id="1063" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="icmp_ln500_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="24" slack="0"/>
<pin id="1070" dir="0" index="1" bw="24" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln500/24 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="add_ln34_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="1"/>
<pin id="1076" dir="0" index="1" bw="3" slack="6"/>
<pin id="1077" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/24 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="zext_ln34_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="4" slack="0"/>
<pin id="1080" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/24 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="addr_10_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="4" slack="0"/>
<pin id="1084" dir="0" index="1" bw="5" slack="1"/>
<pin id="1085" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_10/24 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="idxprom2_i_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="5" slack="0"/>
<pin id="1089" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i/24 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="p_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="6"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p/24 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="store_ln32_store_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="5" slack="10"/>
<pin id="1099" dir="0" index="1" bw="5" slack="23"/>
<pin id="1100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/24 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="store_ln32_store_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="3" slack="6"/>
<pin id="1103" dir="0" index="1" bw="3" slack="23"/>
<pin id="1104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/24 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="store_ln32_store_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="3" slack="0"/>
<pin id="1107" dir="0" index="1" bw="3" slack="23"/>
<pin id="1108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/24 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="ctr_1_loc_load_load_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="45"/>
<pin id="1112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_1_loc_load/31 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="ctr_12_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="1"/>
<pin id="1115" dir="0" index="1" bw="32" slack="0"/>
<pin id="1116" dir="0" index="2" bw="32" slack="0"/>
<pin id="1117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ctr_12/31 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="p_loc67_load_load_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8192" slack="26"/>
<pin id="1122" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc67_load/34 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="k_6_load_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="3" slack="1"/>
<pin id="1126" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_6/35 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="icmp_ln37_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="3" slack="0"/>
<pin id="1129" dir="0" index="1" bw="3" slack="0"/>
<pin id="1130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/35 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="k_7_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="3" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_7/35 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="zext_ln38_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="3" slack="0"/>
<pin id="1141" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/35 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="store_ln37_store_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="3" slack="0"/>
<pin id="1146" dir="0" index="1" bw="3" slack="1"/>
<pin id="1147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/35 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="store_ln42_store_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="3" slack="0"/>
<pin id="1152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/35 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="zext_ln39_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="3" slack="1"/>
<pin id="1156" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/36 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="addr_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="3" slack="0"/>
<pin id="1159" dir="0" index="1" bw="6" slack="0"/>
<pin id="1160" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/36 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="idxprom2_i29_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="6" slack="0"/>
<pin id="1165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i29/36 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="addr_9_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="3" slack="2"/>
<pin id="1170" dir="0" index="1" bw="6" slack="0"/>
<pin id="1171" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_9/38 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="idxprom2_i39_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="6" slack="0"/>
<pin id="1175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i39/38 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="p_loc70_load_load_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="8192" slack="18"/>
<pin id="1180" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc70_load/39 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="p_loc73_load_load_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8192" slack="20"/>
<pin id="1184" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc73_load/41 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="k_8_load_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="3" slack="1"/>
<pin id="1188" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_8/42 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="icmp_ln42_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="3" slack="0"/>
<pin id="1191" dir="0" index="1" bw="3" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/42 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="add_ln42_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="3" slack="0"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/42 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="zext_ln43_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="3" slack="0"/>
<pin id="1203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/42 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln43_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="3" slack="0"/>
<pin id="1207" dir="0" index="1" bw="4" slack="0"/>
<pin id="1208" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/42 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="zext_ln44_1_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="3" slack="0"/>
<pin id="1214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/42 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="addr_11_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="3" slack="0"/>
<pin id="1218" dir="0" index="1" bw="5" slack="0"/>
<pin id="1219" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_11/42 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="idxprom2_i49_cast_cast_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="5" slack="0"/>
<pin id="1224" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="idxprom2_i49_cast_cast/42 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="idxprom2_i49_cast_cast_cast_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="5" slack="0"/>
<pin id="1228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i49_cast_cast_cast/42 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="store_ln42_store_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="3" slack="0"/>
<pin id="1233" dir="0" index="1" bw="3" slack="1"/>
<pin id="1234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/42 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="xor_ln402_2_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="64" slack="0"/>
<pin id="1238" dir="0" index="1" bw="64" slack="0"/>
<pin id="1239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln402_2/66 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="t_0_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="3" slack="0"/>
<pin id="1245" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_0 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="k_4_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="3" slack="0"/>
<pin id="1252" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="indvar_flatten26_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="5" slack="0"/>
<pin id="1259" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten26 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="p_loc73_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8192" slack="18"/>
<pin id="1266" dir="1" index="1" bw="8192" slack="18"/>
</pin_list>
<bind>
<opset="p_loc73 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="p_loc70_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8192" slack="16"/>
<pin id="1272" dir="1" index="1" bw="8192" slack="16"/>
</pin_list>
<bind>
<opset="p_loc70 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="p_loc67_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8192" slack="24"/>
<pin id="1278" dir="1" index="1" bw="8192" slack="24"/>
</pin_list>
<bind>
<opset="p_loc67 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="ctr_1_loc_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="43"/>
<pin id="1284" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="ctr_1_loc "/>
</bind>
</comp>

<comp id="1288" class="1005" name="p_loc60_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="8192" slack="9"/>
<pin id="1290" dir="1" index="1" bw="8192" slack="9"/>
</pin_list>
<bind>
<opset="p_loc60 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="p_loc57_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8192" slack="9"/>
<pin id="1296" dir="1" index="1" bw="8192" slack="9"/>
</pin_list>
<bind>
<opset="p_loc57 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="p_loc54_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="8192" slack="9"/>
<pin id="1302" dir="1" index="1" bw="8192" slack="9"/>
</pin_list>
<bind>
<opset="p_loc54 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="p_loc49_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8192" slack="0"/>
<pin id="1308" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="p_loc49 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="p_loc_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8192" slack="0"/>
<pin id="1314" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1318" class="1005" name="i_7_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="5" slack="1"/>
<pin id="1320" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="this_s_addr_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="5" slack="1"/>
<pin id="1325" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="1328" class="1005" name="this_pMem_addr_2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="1"/>
<pin id="1330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_2 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="this_s_addr_1_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="5" slack="1"/>
<pin id="1335" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr_1 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="this_pMem_addr_3_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="8" slack="1"/>
<pin id="1341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_3 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="this_pMem_addr_4_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="1"/>
<pin id="1347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_4 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="this_pMem_load_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8192" slack="1"/>
<pin id="1353" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_load_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="this_pMem_load_2_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="8192" slack="1"/>
<pin id="1358" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_load_2 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="this_s_addr_2_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="5" slack="9"/>
<pin id="1363" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="this_s_addr_2 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="add_ln31_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="5" slack="10"/>
<pin id="1371" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="k_5_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="3" slack="0"/>
<pin id="1376" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="select_ln31_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="3" slack="6"/>
<pin id="1383" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="select_ln31_1_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="3" slack="1"/>
<pin id="1388" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="zext_ln33_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="4" slack="1"/>
<pin id="1396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="spu_pos_2_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="8" slack="2"/>
<pin id="1402" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="spu_pos_2 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="i_s_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="5" slack="1"/>
<pin id="1407" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="1410" class="1005" name="this_s_addr_3_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="5" slack="1"/>
<pin id="1412" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr_3 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="zext_ln31_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="4" slack="1"/>
<pin id="1417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="p_mid_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="5" slack="1"/>
<pin id="1422" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_mid "/>
</bind>
</comp>

<comp id="1425" class="1005" name="trunc_ln500_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="20"/>
<pin id="1427" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="trunc_ln500 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="this_pMem_addr_7_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="8" slack="1"/>
<pin id="1435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_7 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="targetBlock_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="1"/>
<pin id="1441" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="1444" class="1005" name="ctr_12_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="1"/>
<pin id="1446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr_12 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="k_6_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="3" slack="1"/>
<pin id="1451" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_6 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="zext_ln38_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="4" slack="1"/>
<pin id="1459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="k_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="3" slack="0"/>
<pin id="1464" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1469" class="1005" name="zext_ln39_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="6" slack="2"/>
<pin id="1471" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="this_pMem_addr_5_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="8" slack="1"/>
<pin id="1476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_5 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="this_pMem_addr_6_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="1"/>
<pin id="1481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_6 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="add_ln43_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="4" slack="1"/>
<pin id="1490" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="addr_11_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="5" slack="2"/>
<pin id="1495" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="addr_11 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="this_pMem_addr_8_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="1"/>
<pin id="1500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_8 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="dpu_p5_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="8192" slack="9"/>
<pin id="1505" dir="1" index="1" bw="8192" slack="9"/>
</pin_list>
<bind>
<opset="dpu_p5 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="this_s_addr_4_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="5" slack="1"/>
<pin id="1510" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="247"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="14" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="12" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="26" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="28" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="34" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="26" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="26" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="370"><net_src comp="363" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="376"><net_src comp="26" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="58" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="378"><net_src comp="371" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="384"><net_src comp="26" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="379" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="392"><net_src comp="26" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="394"><net_src comp="387" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="104" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="402" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="409" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="421"><net_src comp="26" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="416" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="423" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="430" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="442"><net_src comp="26" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="174" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="357" pin=2"/></net>

<net id="452"><net_src comp="76" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="495"><net_src comp="180" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="496"><net_src comp="182" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="497"><net_src comp="182" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="498"><net_src comp="182" pin="0"/><net_sink comp="460" pin=4"/></net>

<net id="499"><net_src comp="182" pin="0"/><net_sink comp="460" pin=5"/></net>

<net id="500"><net_src comp="184" pin="0"/><net_sink comp="460" pin=6"/></net>

<net id="501"><net_src comp="186" pin="0"/><net_sink comp="460" pin=7"/></net>

<net id="502"><net_src comp="186" pin="0"/><net_sink comp="460" pin=8"/></net>

<net id="503"><net_src comp="188" pin="0"/><net_sink comp="460" pin=9"/></net>

<net id="504"><net_src comp="190" pin="0"/><net_sink comp="460" pin=10"/></net>

<net id="512"><net_src comp="186" pin="0"/><net_sink comp="460" pin=6"/></net>

<net id="513"><net_src comp="184" pin="0"/><net_sink comp="460" pin=7"/></net>

<net id="514"><net_src comp="200" pin="0"/><net_sink comp="460" pin=8"/></net>

<net id="515"><net_src comp="202" pin="0"/><net_sink comp="460" pin=9"/></net>

<net id="522"><net_src comp="200" pin="0"/><net_sink comp="460" pin=6"/></net>

<net id="523"><net_src comp="206" pin="0"/><net_sink comp="460" pin=9"/></net>

<net id="524"><net_src comp="208" pin="0"/><net_sink comp="460" pin=10"/></net>

<net id="529"><net_src comp="212" pin="0"/><net_sink comp="460" pin=9"/></net>

<net id="536"><net_src comp="214" pin="0"/><net_sink comp="460" pin=6"/></net>

<net id="537"><net_src comp="200" pin="0"/><net_sink comp="460" pin=7"/></net>

<net id="538"><net_src comp="216" pin="0"/><net_sink comp="460" pin=9"/></net>

<net id="544"><net_src comp="218" pin="0"/><net_sink comp="460" pin=7"/></net>

<net id="545"><net_src comp="186" pin="0"/><net_sink comp="460" pin=9"/></net>

<net id="550"><net_src comp="190" pin="0"/><net_sink comp="460" pin=9"/></net>

<net id="556"><net_src comp="220" pin="0"/><net_sink comp="460" pin=8"/></net>

<net id="557"><net_src comp="208" pin="0"/><net_sink comp="460" pin=9"/></net>

<net id="566"><net_src comp="16" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="18" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="20" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="300" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="36" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="6" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="593"><net_src comp="38" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="40" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="595"><net_src comp="4" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="596"><net_src comp="42" pin="0"/><net_sink comp="585" pin=4"/></net>

<net id="597"><net_src comp="8" pin="0"/><net_sink comp="585" pin=5"/></net>

<net id="598"><net_src comp="112" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="604"><net_src comp="50" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="6" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="66" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="617"><net_src comp="68" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="335" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="624"><net_src comp="70" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="335" pin="7"/><net_sink comp="619" pin=1"/></net>

<net id="632"><net_src comp="72" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="4" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="634"><net_src comp="8" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="110" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="648"><net_src comp="118" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="8" pin="0"/><net_sink comp="640" pin=5"/></net>

<net id="655"><net_src comp="144" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="8" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="146" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="670"><net_src comp="148" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="677"><net_src comp="158" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="335" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="687"><net_src comp="160" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="4" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="689"><net_src comp="8" pin="0"/><net_sink comp="679" pin=5"/></net>

<net id="696"><net_src comp="164" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="335" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="704"><net_src comp="168" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="335" pin="7"/><net_sink comp="698" pin=1"/></net>

<net id="711"><net_src comp="192" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="4" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="0" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="194" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="726"><net_src comp="196" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="732"><net_src comp="204" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="4" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="2" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="740"><net_src comp="210" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="4" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="2" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="749"><net_src comp="222" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="0" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="751"><net_src comp="10" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="758"><net_src comp="224" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="0" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="760"><net_src comp="8" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="767"><net_src comp="226" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="8" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="774"><net_src comp="228" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="2" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="787"><net_src comp="230" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="788"><net_src comp="166" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="789"><net_src comp="2" pin="0"/><net_sink comp="776" pin=4"/></net>

<net id="790"><net_src comp="232" pin="0"/><net_sink comp="776" pin=5"/></net>

<net id="791"><net_src comp="172" pin="0"/><net_sink comp="776" pin=6"/></net>

<net id="792"><net_src comp="114" pin="0"/><net_sink comp="776" pin=7"/></net>

<net id="793"><net_src comp="10" pin="0"/><net_sink comp="776" pin=8"/></net>

<net id="794"><net_src comp="234" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="795"><net_src comp="236" pin="0"/><net_sink comp="776" pin=5"/></net>

<net id="796"><net_src comp="172" pin="0"/><net_sink comp="776" pin=7"/></net>

<net id="797"><net_src comp="238" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="798"><net_src comp="240" pin="0"/><net_sink comp="776" pin=5"/></net>

<net id="799"><net_src comp="242" pin="0"/><net_sink comp="776" pin=6"/></net>

<net id="804"><net_src comp="357" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="64" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="806"><net_src comp="800" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="807"><net_src comp="800" pin="2"/><net_sink comp="357" pin=4"/></net>

<net id="811"><net_src comp="460" pin="11"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="460" pin="11"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="460" pin="11"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="460" pin="11"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="585" pin="6"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="832"><net_src comp="335" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="836"><net_src comp="335" pin="7"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="838"><net_src comp="829" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="842"><net_src comp="808" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="460" pin=5"/></net>

<net id="847"><net_src comp="812" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="460" pin=4"/></net>

<net id="852"><net_src comp="816" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="857"><net_src comp="820" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="460" pin=3"/></net>

<net id="862"><net_src comp="776" pin="9"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="868"><net_src comp="22" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="24" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="24" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="879" pin="1"/><net_sink comp="335" pin=5"/></net>

<net id="886"><net_src comp="883" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="893"><net_src comp="44" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="585" pin="6"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="46" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="896"><net_src comp="48" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="900"><net_src comp="897" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="904"><net_src comp="824" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="52" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="24" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="916"><net_src comp="905" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="54" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="913" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="357" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="917" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="929"><net_src comp="923" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="933"><net_src comp="930" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="937"><net_src comp="934" pin="1"/><net_sink comp="335" pin=5"/></net>

<net id="941"><net_src comp="938" pin="1"/><net_sink comp="335" pin=5"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="106" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="942" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="108" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="24" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="972"><net_src comp="962" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="114" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="979"><net_src comp="968" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="24" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="962" pin="1"/><net_sink comp="974" pin=2"/></net>

<net id="986"><net_src comp="965" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="116" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="993"><net_src comp="968" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="982" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="995"><net_src comp="965" pin="1"/><net_sink comp="988" pin=2"/></net>

<net id="996"><net_src comp="988" pin="3"/><net_sink comp="640" pin=4"/></net>

<net id="1000"><net_src comp="974" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="640" pin=3"/></net>

<net id="1008"><net_src comp="120" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="640" pin="6"/><net_sink comp="1002" pin=1"/></net>

<net id="1010"><net_src comp="46" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1011"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1015"><net_src comp="1012" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1024"><net_src comp="52" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="1016" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="24" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1030"><net_src comp="1019" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="54" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1027" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="357" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1043"><net_src comp="1037" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="1052"><net_src comp="130" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="132" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1057"><net_src comp="453" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1064"><net_src comp="136" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="453" pin="4"/><net_sink comp="1058" pin=1"/></net>

<net id="1066"><net_src comp="138" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1067"><net_src comp="140" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1072"><net_src comp="1058" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="142" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1081"><net_src comp="1074" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1086"><net_src comp="1078" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1082" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1096"><net_src comp="116" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1109"><net_src comp="1092" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1118"><net_src comp="1110" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1119"><net_src comp="156" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1123"><net_src comp="1120" pin="1"/><net_sink comp="335" pin=5"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="114" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="1124" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="116" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1142"><net_src comp="1124" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="679" pin=4"/></net>

<net id="1148"><net_src comp="1133" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1153"><net_src comp="24" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1161"><net_src comp="1154" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="162" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1166"><net_src comp="1157" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1172"><net_src comp="166" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1176"><net_src comp="1168" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1181"><net_src comp="1178" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1185"><net_src comp="1182" pin="1"/><net_sink comp="335" pin=5"/></net>

<net id="1193"><net_src comp="1186" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="172" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1186" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="116" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1204"><net_src comp="1186" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="1201" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="176" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1211"><net_src comp="1205" pin="2"/><net_sink comp="679" pin=4"/></net>

<net id="1215"><net_src comp="1186" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1220"><net_src comp="1212" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="178" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1225"><net_src comp="1216" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="1222" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1235"><net_src comp="1195" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1240"><net_src comp="357" pin="7"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="54" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1242"><net_src comp="1236" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="1246"><net_src comp="244" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1249"><net_src comp="1243" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1253"><net_src comp="248" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1256"><net_src comp="1250" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1260"><net_src comp="252" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1263"><net_src comp="1257" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1267"><net_src comp="256" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="698" pin=3"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1273"><net_src comp="260" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="690" pin=3"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1279"><net_src comp="264" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="671" pin=3"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1285"><net_src comp="268" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="663" pin=4"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1291"><net_src comp="272" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1297"><net_src comp="276" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1303"><net_src comp="280" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1309"><net_src comp="284" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1315"><net_src comp="288" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1321"><net_src comp="887" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1326"><net_src comp="351" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1331"><net_src comp="363" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1336"><net_src comp="371" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1342"><net_src comp="379" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="1348"><net_src comp="387" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="1354"><net_src comp="335" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1359"><net_src comp="335" pin="7"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1364"><net_src comp="395" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1372"><net_src comp="951" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1377"><net_src comp="320" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1380"><net_src comp="1374" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1384"><net_src comp="974" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1389"><net_src comp="988" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="640" pin=4"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1392"><net_src comp="1386" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1393"><net_src comp="1386" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1397"><net_src comp="997" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="640" pin=3"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1403"><net_src comp="640" pin="6"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1408"><net_src comp="1002" pin="4"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1413"><net_src comp="402" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1418"><net_src comp="1044" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1423"><net_src comp="1047" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1428"><net_src comp="1054" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1436"><net_src comp="409" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="1442"><net_src comp="663" pin="5"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1447"><net_src comp="1113" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1452"><net_src comp="1124" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1460"><net_src comp="1139" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="679" pin=4"/></net>

<net id="1465"><net_src comp="324" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1467"><net_src comp="1462" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1468"><net_src comp="1462" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1472"><net_src comp="1154" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1477"><net_src comp="416" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1482"><net_src comp="423" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="1491"><net_src comp="1205" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="679" pin=4"/></net>

<net id="1496"><net_src comp="1216" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="719" pin=3"/></net>

<net id="1501"><net_src comp="430" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1506"><net_src comp="743" pin="4"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="1511"><net_src comp="437" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="357" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pk | {42 46 61 62 }
	Port: sk | {47 48 49 50 69 70 71 72 73 74 75 76 }
	Port: seedbuf | {10 11 }
	Port: ptr | {61 62 71 72 73 74 75 76 }
 - Input state : 
	Port: dpu_keygen : pk | {63 64 }
	Port: dpu_keygen : sk | {71 72 73 74 75 76 }
	Port: dpu_keygen : seedbuf | {4 5 16 17 35 36 42 43 46 47 48 49 50 }
	Port: dpu_keygen : zetas | {4 5 6 7 }
	Port: dpu_keygen : KeccakF_RoundConstants | {4 5 10 11 16 17 18 19 25 26 35 36 42 43 63 64 67 68 }
	Port: dpu_keygen : ptr | {61 62 71 72 73 74 75 76 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
	State 2
	State 3
		store_ln40 : 1
		store_ln41 : 1
	State 4
	State 5
		i_7 : 1
	State 6
		this_s_addr : 1
		this_s_load : 2
	State 7
		shl_ln : 1
		zext_ln402 : 2
		shl_ln402 : 3
		xor_ln402 : 4
		store_ln402 : 4
	State 8
		this_pMem_load : 1
		this_s_load_1 : 1
	State 9
		this_pMem_load_1 : 1
		this_pMem_load_2 : 1
		xor_ln403 : 1
		store_ln403 : 1
	State 10
		call_ln55 : 1
		call_ln56 : 1
	State 11
	State 12
		store_ln54 : 1
		store_ln55 : 1
	State 13
		store_ln56 : 1
	State 14
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		store_ln37 : 1
	State 15
	State 16
	State 17
	State 18
		icmp_ln32 : 1
		select_ln31 : 2
		add_ln31_1 : 1
		select_ln31_1 : 2
		zext_ln33 : 3
		spu_pos_2 : 4
	State 19
		i_s : 1
	State 20
		this_s_addr_3 : 1
		this_s_load_2 : 2
	State 21
		shl_ln402_2 : 1
		zext_ln402_2 : 2
		shl_ln402_1 : 3
		xor_ln402_1 : 4
		store_ln402 : 4
	State 22
	State 23
		xor_ln403_1 : 1
		store_ln403 : 1
	State 24
		trunc_ln500 : 1
		tmp : 1
		icmp_ln500 : 2
		br_ln500 : 3
		zext_ln34 : 1
		addr_10 : 2
		idxprom2_i : 3
		this_pMem_addr_7 : 4
		this_pMem_load_5 : 5
		store_ln32 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		ctr_12 : 1
	State 32
		call_ln95 : 1
	State 33
	State 34
		store_ln95 : 1
	State 35
		icmp_ln37 : 1
		k_7 : 1
		br_ln37 : 2
		zext_ln38 : 1
		call_ln38 : 2
		store_ln37 : 2
		store_ln42 : 1
	State 36
		addr : 1
		idxprom2_i29 : 2
		this_pMem_addr_5 : 3
		this_pMem_load_3 : 4
	State 37
		call_ln95 : 1
	State 38
		idxprom2_i39 : 1
		this_pMem_addr_6 : 2
		this_pMem_load_4 : 3
	State 39
		store_ln95 : 1
		call_ln95 : 1
	State 40
	State 41
		store_ln95 : 1
	State 42
		icmp_ln42 : 1
		add_ln42 : 1
		br_ln42 : 2
		zext_ln43 : 1
		add_ln43 : 2
		call_ln43 : 3
		zext_ln44_1 : 1
		addr_11 : 2
		idxprom2_i49_cast_cast : 3
		idxprom2_i49_cast_cast_cast : 4
		this_pMem_addr_8 : 5
		this_pMem_load_6 : 6
		store_ln42 : 2
	State 43
	State 44
	State 45
	State 46
		dpu_p4 : 1
		dpu_p3 : 1
		dpu_p1 : 1
		dpu_p2 : 1
	State 47
	State 48
		dpu_p4_1 : 1
		dpu_p3_1 : 1
		dpu_p1_1 : 1
		dpu_p2_1 : 1
	State 49
	State 50
		dpu_p4_2 : 1
		dpu_p3_2 : 1
		dpu_p1_2 : 1
		dpu_p2_2 : 1
	State 51
	State 52
		dpu_p4_3 : 1
		dpu_p3_3 : 1
		dpu_p1_3 : 1
		dpu_p2_3 : 1
	State 53
	State 54
		dpu_p4_4 : 1
		dpu_p3_4 : 1
		dpu_p1_4 : 1
		dpu_p2_4 : 1
	State 55
	State 56
		dpu_p4_5 : 1
		dpu_p3_5 : 1
		dpu_p1_5 : 1
		dpu_p2_5 : 1
	State 57
	State 58
		dpu_p4_6 : 1
		dpu_p3_6 : 1
		dpu_p1_6 : 1
		dpu_p2_6 : 1
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		this_s_load_4 : 1
	State 66
		xor_ln402_2 : 1
		store_ln402 : 1
		xor_ln403_2 : 1
		store_ln403 : 1
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       grp_dpu_func_fu_460                      |    0    |  19968  | 41.0243 |3.77754e+06|3.08041e+06|    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562         |    0    |    0    |    0    |   8201  |  12486  |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567         |    0    |    0    |    0    |   8201  |  12498  |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572        |    0    |    0    |    0    |    5    |    21   |    0    |
|          | grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578 |    0    |    0    |   0.46  |    46   |   302   |    0    |
|          |                    grp_shake_absorb_1_fu_585                   |    0    |    0    | 10.5948 |   2635  |  17897  |    0    |
|          | grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599 |    0    |    0    |   0.46  |    46   |   374   |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606         |    0    |    0    |    0    |   8201  |  12458  |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612         |    0    |    0    |    0    |   8201  |  12447  |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619         |    0    |    0    |    0    |   8201  |  12470  |    0    |
|          |                   grp_shake_squeeze_2_fu_626                   |    0    |    0    | 6.70054 |   1809  |  16725  |    0    |
|          |        grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635        |    0    |    0    |    0    |    5    |    21   |    0    |
|          |                     grp_shake_absorb_fu_640                    |    0    |    0    | 10.5877 |   2754  |  18107  |    0    |
|          |               grp_KeccakF1600_StatePermute_fu_650              |    0    |    0    | 4.06339 |   1740  |  16615  |    0    |
|   call   |         grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657        |    0    |    0    | 2.63714 |    72   |   110   |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663        |    0    |    0    | 1.00429 |   130   |   156   |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671         |    0    |    0    |   0.46  |   8217  |  12491  |    0    |
|          |                      grp_sample_eta_fu_679                     |    1    |    0    | 30.3516 |   7478  |  53186  |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690        |    0    |    0    |   0.46  |   8217  |  12528  |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698        |    0    |    0    |   0.46  |   8217  |  12528  |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706         |    0    |    0    |   0.46  |    77   |    32   |    0    |
|          |        grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714       |    0    |    0    |    0    |    5    |    21   |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719        |    0    |    0    |   0.46  |   8226  |  12539  |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727         |    0    |    0    |   0.46  |    77   |    32   |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735         |    0    |    0    |   0.46  |    19   |    38   |    0    |
|          |                       grp_dpu_pack_fu_743                      |    0    |    0    | 3.30429 |  57424  |  23658  |    0    |
|          |                    grp_shake_absorb_3_fu_752                   |    0    |    0    | 8.29482 |   2213  |  17062  |    0    |
|          |                    grp_shake_squeeze_fu_761                    |    0    |    0    | 6.70054 |   1806  |  16722  |    0    |
|          |         grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769         |    0    |    0    |   0.46  |    18   |    32   |    0    |
|          |                      grp_dpu_pack_4_fu_776                     |    0    |    0    | 10.4968 |  303802 |  201975 |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           grp_fu_800                           |    0    |    0    |    0    |    0    |    64   |    0    |
|    xor   |                        xor_ln402_fu_923                        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                       xor_ln402_1_fu_1037                      |    0    |    0    |    0    |    0    |    64   |    0    |
|          |                       xor_ln402_2_fu_1236                      |    0    |    0    |    0    |    0    |    64   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                         add_ln31_fu_951                        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                        add_ln31_1_fu_982                       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                        add_ln34_fu_1074                        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                         addr_10_fu_1082                        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                            p_fu_1092                           |    0    |    0    |    0    |    0    |    10   |    0    |
|    add   |                           k_7_fu_1133                          |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                          addr_fu_1157                          |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                         addr_9_fu_1168                         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                        add_ln42_fu_1195                        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                        add_ln43_fu_1205                        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                         addr_11_fu_1216                        |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        icmp_ln31_fu_945                        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |                        icmp_ln32_fu_968                        |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |                       icmp_ln500_fu_1068                       |    0    |    0    |    0    |    0    |    16   |    0    |
|          |                        icmp_ln37_fu_1127                       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |                        icmp_ln42_fu_1189                       |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       select_ln31_fu_974                       |    0    |    0    |    0    |    0    |    3    |    0    |
|  select  |                      select_ln31_1_fu_988                      |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                         ctr_12_fu_1113                         |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |                        shl_ln402_fu_917                        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                       shl_ln402_1_fu_1031                      |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           grp_fu_808                           |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|                           grp_fu_812                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           grp_fu_816                           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           grp_fu_820                           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           i_7_fu_887                           |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                           i_s_fu_1002                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           tmp_fu_1058                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       zext_ln402_1_fu_897                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln402_fu_913                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln33_fu_997                        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      zext_ln402_3_fu_1012                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      zext_ln402_2_fu_1027                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln31_fu_1044                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln34_fu_1078                       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                       idxprom2_i_fu_1087                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln38_fu_1139                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln39_fu_1154                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      idxprom2_i29_fu_1163                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      idxprom2_i39_fu_1173                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln43_fu_1201                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln44_1_fu_1212                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               idxprom2_i49_cast_cast_cast_fu_1226              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       trunc_ln402_fu_901                       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                      trunc_ln402_1_fu_1016                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       trunc_ln500_fu_1054                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                          shl_ln_fu_905                         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                       shl_ln402_2_fu_1019                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          p_mid_fu_1047                         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                 idxprom2_i49_cast_cast_fu_1222                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                |    1    |  19968  |  140.36 |4.23358e+06|3.57644e+06|    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|KeccakF_RoundConstants|    2   |    0   |    0   |    -   |
|          buf         |    1   |    0   |    0   |    0   |
|       dpu_pMem       |   456  |    0   |    0   |    -   |
|         spu_s        |    4   |    0   |    0   |    0   |
|         tmp1         |    1   |    0   |    0   |    0   |
|         tmp2         |    1   |    0   |    0   |    0   |
|         tmp3         |    1   |    0   |    0   |    0   |
|          tr          |    0   |   16   |    6   |    0   |
|         zetas        |    1   |    0   |    0   |    -   |
+----------------------+--------+--------+--------+--------+
|         Total        |   467  |   16   |    6   |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln31_reg_1369    |    5   |
|    add_ln43_reg_1488    |    4   |
|     addr_11_reg_1493    |    5   |
|     ctr_12_reg_1444     |   32   |
|    ctr_1_loc_reg_1282   |   32   |
|       ctr_reg_449       |   32   |
|     dpu_p5_reg_1503     |  8192  |
|       i_7_reg_1318      |    5   |
|       i_s_reg_1405      |    5   |
|indvar_flatten26_reg_1257|    5   |
|       k_4_reg_1250      |    3   |
|       k_5_reg_1374      |    3   |
|       k_6_reg_1449      |    3   |
|        k_reg_1462       |    3   |
|     p_loc49_reg_1306    |  8192  |
|     p_loc54_reg_1300    |  8192  |
|     p_loc57_reg_1294    |  8192  |
|     p_loc60_reg_1288    |  8192  |
|     p_loc67_reg_1276    |  8192  |
|     p_loc70_reg_1270    |  8192  |
|     p_loc73_reg_1264    |  8192  |
|      p_loc_reg_1312     |  8192  |
|      p_mid_reg_1420     |    5   |
|         reg_824         |   10   |
|         reg_829         |  8192  |
|         reg_839         |  8192  |
|         reg_844         |  8192  |
|         reg_849         |  8192  |
|         reg_854         |  8192  |
|         reg_859         |  8192  |
|  select_ln31_1_reg_1386 |    3   |
|   select_ln31_reg_1381  |    3   |
|    spu_pos_2_reg_1400   |    8   |
|       t_0_reg_1243      |    3   |
|   targetBlock_reg_1439  |    1   |
|this_pMem_addr_2_reg_1328|    8   |
|this_pMem_addr_3_reg_1339|    8   |
|this_pMem_addr_4_reg_1345|    8   |
|this_pMem_addr_5_reg_1474|    8   |
|this_pMem_addr_6_reg_1479|    8   |
|this_pMem_addr_7_reg_1433|    8   |
|this_pMem_addr_8_reg_1498|    8   |
|this_pMem_load_1_reg_1351|  8192  |
|this_pMem_load_2_reg_1356|  8192  |
|  this_s_addr_1_reg_1333 |    5   |
|  this_s_addr_2_reg_1361 |    5   |
|  this_s_addr_3_reg_1410 |    5   |
|  this_s_addr_4_reg_1508 |    5   |
|   this_s_addr_reg_1323  |    5   |
|   trunc_ln500_reg_1425  |    8   |
|    zext_ln31_reg_1415   |    4   |
|    zext_ln33_reg_1394   |    4   |
|    zext_ln38_reg_1457   |    4   |
|    zext_ln39_reg_1469   |    6   |
+-------------------------+--------+
|          Total          | 139541 |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_335                |  p0  |  10  |   8  |   80   ||    54   |
|                grp_access_fu_335                |  p1  |   3  | 8192 |  24576 ||    14   |
|                grp_access_fu_335                |  p2  |   4  | 1024 |  4096  ||    20   |
|                grp_access_fu_335                |  p4  |   4  |   8  |   32   ||    20   |
|                grp_access_fu_335                |  p5  |   5  | 8192 |  40960 ||    26   |
|                grp_access_fu_357                |  p0  |   8  |   5  |   40   ||    43   |
|                grp_access_fu_357                |  p1  |   4  |  64  |   256  ||    20   |
|                grp_access_fu_357                |  p2  |   3  |   0  |    0   ||    14   |
|               grp_dpu_func_fu_460               |  p2  |   2  | 8192 |  16384 ||    9    |
|               grp_dpu_func_fu_460               |  p3  |   2  | 8192 |  16384 ||    9    |
|               grp_dpu_func_fu_460               |  p4  |   2  | 8192 |  16384 ||    9    |
|               grp_dpu_func_fu_460               |  p5  |   2  | 8192 |  16384 ||    9    |
|               grp_dpu_func_fu_460               |  p6  |   4  |   8  |   32   ||    9    |
|               grp_dpu_func_fu_460               |  p7  |   4  |   7  |   28   ||    9    |
|               grp_dpu_func_fu_460               |  p8  |   3  |   7  |   21   |
|               grp_dpu_func_fu_460               |  p9  |   8  |   5  |   40   ||    14   |
|               grp_dpu_func_fu_460               |  p10 |   2  |   4  |    8   |
|            grp_shake_absorb_1_fu_585            |  p2  |   2  |   9  |   18   |
|  grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612 |  p1  |   2  | 8192 |  16384 ||    9    |
|  grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619 |  p1  |   2  | 8192 |  16384 ||    9    |
|             grp_shake_absorb_fu_640             |  p3  |   2  |   3  |    6   ||    9    |
|             grp_shake_absorb_fu_640             |  p4  |   2  |   3  |    6   ||    9    |
|  grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671 |  p1  |   2  | 8192 |  16384 ||    9    |
|              grp_sample_eta_fu_679              |  p4  |   4  |   4  |   16   ||    20   |
| grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690 |  p1  |   2  | 8192 |  16384 ||    9    |
| grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698 |  p1  |   2  | 8192 |  16384 ||    9    |
|              grp_dpu_pack_4_fu_776              |  p2  |   2  | 8192 |  16384 ||    9    |
|              grp_dpu_pack_4_fu_776              |  p3  |   3  |   6  |   18   |
|              grp_dpu_pack_4_fu_776              |  p5  |   3  |  11  |   33   |
|              grp_dpu_pack_4_fu_776              |  p6  |   2  |   3  |    6   |
|              grp_dpu_pack_4_fu_776              |  p7  |   2  |   3  |    6   |
|                     reg_829                     |  p0  |   2  | 8192 |  16384 ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      | 250502 || 16.3636 ||   380   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |  19968 |   140  | 4233581| 3576436|    0   |
|   Memory  |   467  |    -   |    -   |   16   |    6   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   380  |    -   |
|  Register |    -   |    -   |    -   | 139541 |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   468  |  19968 |   156  | 4373138| 3576822|    0   |
+-----------+--------+--------+--------+--------+--------+--------+
