;redcode
;assert 1
	SPL 0, 660
	CMP -207, <-120
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	DJN <113, 190
	SUB @127, @-6
	SUB @127, @-6
	ADD #-270, <900
	SUB @121, 103
	SUB @127, @-6
	JMP <121, 106
	MOV -1, <-20
	MOV 717, <-20
	MOV -2, <-25
	SUB @71, @2
	JMP <121, 106
	MOV -1, <-25
	SUB #-3, @-73
	JMZ <121, 102
	MOV -1, <-25
	SUB 20, @12
	SUB 0, 660
	JMP 71, <2
	ADD 271, @60
	ADD @0, @-8
	MOV 717, <-20
	MOV -2, <-25
	SUB -7, <-20
	DJN 0, 660
	DJN <113, 190
	ADD #270, <0
	SUB @121, 103
	MOV @0, 90
	ADD #270, <0
	SUB 1, <-1
	JMP <122, 106
	SUB @127, @106
	SUB @127, @-6
	SUB @127, @-6
	SLT 721, 0
	SUB @121, 106
	SLT 721, 0
	SUB 12, @-10
	JMP <121, 106
	MOV 717, <-20
	MOV @0, 90
	MOV @0, 90
	SLT 721, 0
	SPL 0, 660
	CMP -207, <-120
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	DJN <113, 190
