<profile>

<section name = "Vitis HLS Report for 'scale_and_twoNorm'" level="0">
<item name = "Date">Fri Jan  9 14:28:58 2026
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_scale_and_twoNorm_Scaled_fu_58">scale_and_twoNorm_Scaled, ?, ?, ?, ?, ?, ?, dataflow</column>
<column name="grp_scale_and_twoNorm_noScaled_fu_72">scale_and_twoNorm_noScaled, ?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 21, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 72, 11967, 10686, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 112, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, 1, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_scale_and_twoNorm_Scaled_fu_58">scale_and_twoNorm_Scaled, 0, 60, 8182, 7097, 0</column>
<column name="grp_scale_and_twoNorm_noScaled_fu_72">scale_and_twoNorm_noScaled, 0, 12, 3785, 3589, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="icmp_ln353_fu_88_p2">icmp, 0, 0, 13, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">8, 3, 1, 3</column>
<column name="ap_done">8, 2, 1, 2</column>
<column name="dPrimalInfeasRes_din">64, 2, 64, 128</column>
<column name="dPrimalInfeasRes_write">8, 3, 1, 3</column>
<column name="dualInfeasConstr_axpyfifo_i_read">8, 3, 1, 3</column>
<column name="m_axi_gmem4_ARVALID">8, 2, 1, 2</column>
<column name="m_axi_gmem4_RREADY">8, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready">1, 0, 1, 0</column>
<column name="grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln353_reg_105">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, scale_and_twoNorm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, scale_and_twoNorm, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, scale_and_twoNorm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, scale_and_twoNorm, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, scale_and_twoNorm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, scale_and_twoNorm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, scale_and_twoNorm, return value</column>
<column name="m_axi_gmem4_AWVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLEN">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WDATA">out, 512, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WSTRB">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WLAST">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLEN">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RDATA">in, 512, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RLAST">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RFIFONUM">in, 13, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="colScale0">in, 64, ap_none, colScale0, scalar</column>
<column name="dualInfeasConstr_axpyfifo_i_dout">in, 512, ap_fifo, dualInfeasConstr_axpyfifo_i, pointer</column>
<column name="dualInfeasConstr_axpyfifo_i_num_data_valid">in, 3, ap_fifo, dualInfeasConstr_axpyfifo_i, pointer</column>
<column name="dualInfeasConstr_axpyfifo_i_fifo_cap">in, 3, ap_fifo, dualInfeasConstr_axpyfifo_i, pointer</column>
<column name="dualInfeasConstr_axpyfifo_i_empty_n">in, 1, ap_fifo, dualInfeasConstr_axpyfifo_i, pointer</column>
<column name="dualInfeasConstr_axpyfifo_i_read">out, 1, ap_fifo, dualInfeasConstr_axpyfifo_i, pointer</column>
<column name="dPrimalInfeasRes_din">out, 64, ap_fifo, dPrimalInfeasRes, pointer</column>
<column name="dPrimalInfeasRes_num_data_valid">in, 3, ap_fifo, dPrimalInfeasRes, pointer</column>
<column name="dPrimalInfeasRes_fifo_cap">in, 3, ap_fifo, dPrimalInfeasRes, pointer</column>
<column name="dPrimalInfeasRes_full_n">in, 1, ap_fifo, dPrimalInfeasRes, pointer</column>
<column name="dPrimalInfeasRes_write">out, 1, ap_fifo, dPrimalInfeasRes, pointer</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="ifScaled">in, 32, ap_none, ifScaled, scalar</column>
</table>
</item>
</section>
</profile>
