

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu May  2 10:26:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W32_16f10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  474585|  484265|  474585|  484265|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                         |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop               |  474584|  484264| 43144 ~ 44024 |          -|          -|    11|    no    |
        | + Col_Loop              |   43142|   44022|  3922 ~ 4002  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    3920|    4000|   245 ~ 250   |          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     240|     240|             80|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      78|      78|             26|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      24|      24|              4|          -|          -|     6|    no    |
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 11 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 17 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 21 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 22 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 23 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 25 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str980) nounwind" [cnn_ap_type/conv_2.cpp:9]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str980)" [cnn_ap_type/conv_2.cpp:9]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 29 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/conv_2.cpp:41]   --->   Operation 30 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 31 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 32 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 33 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 34 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2981) nounwind" [cnn_ap_type/conv_2.cpp:12]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2981)" [cnn_ap_type/conv_2.cpp:12]   --->   Operation 37 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %c_0 to i7" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 38 'zext' 'zext_ln203' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %phi_mul, %zext_ln203" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 39 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203, i4 0)" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 40 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %tmp_6 to i12" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 41 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 42 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str980, i32 %tmp)" [cnn_ap_type/conv_2.cpp:40]   --->   Operation 43 'specregionend' 'empty_66' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/conv_2.cpp:8]   --->   Operation 44 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 45 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 46 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 47 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 48 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3982) nounwind" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3982)" [cnn_ap_type/conv_2.cpp:15]   --->   Operation 51 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 52 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i5 %f_0 to i11" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 53 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i5 %f_0 to i12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 54 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.63ns)   --->   "%add_ln203_6 = add i12 %zext_ln14, %zext_ln203_11" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 55 'add' 'add_ln203_6' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i12 %add_ln203_6 to i64" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 56 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i32]* %conv_out_V, i64 0, i64 %zext_ln203_12" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 57 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 58 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2981, i32 %tmp_8)" [cnn_ap_type/conv_2.cpp:39]   --->   Operation 59 'specregionend' 'empty_65' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/conv_2.cpp:11]   --->   Operation 60 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ 0, %Filter2_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 61 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 62 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 63 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 64 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 65 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 66 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop_begin" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4983) nounwind" [cnn_ap_type/conv_2.cpp:19]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4983)" [cnn_ap_type/conv_2.cpp:19]   --->   Operation 69 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i2 %wr_0 to i5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 70 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 71 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i4 %tmp_4 to i5" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 72 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_2, %zext_ln1116" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 73 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i5 %sub_ln1116 to i6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 74 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 75 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %add_ln26 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 76 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (3.49ns)   --->   "%mul_ln1117 = mul i8 %zext_ln1117, 13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 77 'mul' 'mul_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 78 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i16]* @conv_2_bias_V, i64 0, i64 %zext_ln26" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 79 'getelementptr' 'conv_2_bias_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i16* %conv_2_bias_V_addr, align 2" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 80 'load' 'p_Val2_19' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%w_sum_1 = phi i32 [ %p_Val2_s, %W_Row_Loop_begin ], [ %p_Val2_23, %W_Col_Loop_end ]"   --->   Operation 81 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 82 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 83 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 84 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 85 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 86 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5984) nounwind" [cnn_ap_type/conv_2.cpp:22]   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5984)" [cnn_ap_type/conv_2.cpp:22]   --->   Operation 89 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i2 %wc_0 to i6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 90 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %zext_ln1116_3, %sext_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 91 'add' 'add_ln1116' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 92 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 93 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 94 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.87ns)   --->   "%sub_ln1116_1 = sub i7 %p_shl, %tmp_13" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 95 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0, %zext_ln21" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 96 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i4 %add_ln26_1 to i8" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 97 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %zext_ln1117_1, %mul_ln1117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 98 'add' 'add_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117, i3 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 99 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117, i1 false)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 100 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %tmp_14 to i11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 101 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.63ns)   --->   "%sub_ln1117 = sub i11 %p_shl1_cast, %zext_ln1117_2" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 102 'sub' 'sub_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.76ns)   --->   "br label %6" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 103 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4983, i32 %tmp_s)" [cnn_ap_type/conv_2.cpp:29]   --->   Operation 104 'specregionend' 'empty_63' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_type/conv_2.cpp:18]   --->   Operation 105 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.76>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%p_Val2_23 = phi i32 [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 106 'phi' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %ch, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 107 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 108 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 109 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 110 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i3 %ch_0 to i7" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 112 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i3 %ch_0 to i11" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 113 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.87ns)   --->   "%add_ln1116_1 = add i7 %zext_ln1116_4, %sub_ln1116_1" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 114 'add' 'add_ln1116_1' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_26_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1116_1, i4 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 115 'bitconcatenate' 'tmp_26_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.63ns)   --->   "%add_ln1116_2 = add i11 %zext_ln203_10, %tmp_26_cast" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 116 'add' 'add_ln1116_2' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i11 %add_ln1116_2 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 117 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%conv_2_weights_V_add = getelementptr [864 x i18]* @conv_2_weights_V, i64 0, i64 %zext_ln1116_6" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 118 'getelementptr' 'conv_2_weights_V_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.63ns)   --->   "%add_ln1117_1 = add i11 %zext_ln1116_5, %sub_ln1117" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 119 'add' 'add_ln1117_1' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %add_ln1117_1 to i64" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 120 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [1014 x i32]* %input_V, i64 0, i64 %zext_ln1117_3" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 121 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 122 [2/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i18* %conv_2_weights_V_add, align 4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 122 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_7 : Operation 123 [2/2] (3.25ns)   --->   "%input_V_load = load i32* %input_V_addr, align 4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 123 'load' 'input_V_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5984, i32 %tmp_1)" [cnn_ap_type/conv_2.cpp:28]   --->   Operation 124 'specregionend' 'empty_62' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/conv_2.cpp:21]   --->   Operation 125 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i18* %conv_2_weights_V_add, align 4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 126 'load' 'conv_2_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_8 : Operation 127 [1/2] (3.25ns)   --->   "%input_V_load = load i32* %input_V_addr, align 4" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 127 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %conv_2_weights_V_loa to i49" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 128 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %input_V_load to i49" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 129 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (8.51ns)   --->   "%r_V = mul i49 %sext_ln1116, %sext_ln1118" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 130 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.13>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6985) nounwind" [cnn_ap_type/conv_2.cpp:25]   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_23, i16 0)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 132 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i48 %lhs_V to i50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 133 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i49 %r_V to i50" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 134 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (3.13ns)   --->   "%ret_V = add i50 %zext_ln728, %zext_ln1192" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 135 'add' 'ret_V' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%w_sum_V = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %ret_V, i32 16, i32 47)" [cnn_ap_type/conv_2.cpp:26]   --->   Operation 136 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "br label %6" [cnn_ap_type/conv_2.cpp:24]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 8.27>
ST_11 : Operation 138 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i16* %conv_2_bias_V_addr, align 2" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 138 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i16 %p_Val2_19 to i32" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 139 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (2.55ns)   --->   "%tmp_V_4 = add i32 %sext_ln1265, %p_Val2_s" [cnn_ap_type/conv_2.cpp:31]   --->   Operation 140 'add' 'tmp_V_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (2.47ns)   --->   "%icmp_ln885 = icmp eq i32 %tmp_V_4, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 141 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 6.64>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_4, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 143 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (2.55ns)   --->   "%tmp_V = sub nsw i32 0, %tmp_V_4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 144 'sub' 'tmp_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.69ns)   --->   "%tmp_V_5 = select i1 %p_Result_34, i32 %tmp_V, i32 %tmp_V_4" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 145 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_35 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_5, i32 31, i32 0)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 146 'partselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_35, i1 true) nounwind" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 147 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 148 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 8.55>
ST_13 : Operation 149 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 32, %l" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 149 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 150 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 151 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_10, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 152 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i6" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 153 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (1.82ns)   --->   "%sub_ln897 = sub i6 22, %trunc_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 154 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i6 %sub_ln897 to i32" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 155 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i32 -1, %zext_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 156 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_s = and i32 %tmp_V_5, %lshr_ln897" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 157 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i32 %p_Result_s, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 158 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 159 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 160 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_11, true" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 161 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_5, i32 %lsb_index)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 162 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_32, %xor_ln899" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 163 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 164 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 165 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_13 : Operation 166 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 166 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 167 'add' 'add_ln908' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 168 'sub' 'sub_ln908' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 7.31>
ST_14 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i32 %tmp_V_5 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 169 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %tmp_V_5, %add_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 170 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 171 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 172 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 173 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 174 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 175 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 176 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 177 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 178 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 179 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln3, 0" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 180 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 6.32>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 181 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_12, i11 1023, i11 1022" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 182 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 16, %trunc_ln893" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 183 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 184 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 184 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_34, i11 %add_ln915)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 185 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_36 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_3, i32 52, i32 63)" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 186 'partset' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 187 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 5.46>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_36 to double" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 188 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 189 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 8.20>
ST_17 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 190 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 191 'dcmp' 'tmp_2' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_2" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 192 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter2_Loop_end, label %.critedge" [cnn_ap_type/conv_2.cpp:34]   --->   Operation 193 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_17 : Operation 194 [1/1] (1.76ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 194 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>

State 18 <SV = 12> <Delay = 3.25>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ 0, %.critedge ], [ %tmp_V_4, %_ifconv ]"   --->   Operation 195 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (3.25ns)   --->   "store i32 %storemerge, i32* %conv_out_V_addr, align 4" [cnn_ap_type/conv_2.cpp:35]   --->   Operation 196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3982, i32 %tmp_9)" [cnn_ap_type/conv_2.cpp:38]   --->   Operation 197 'specregionend' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_type/conv_2.cpp:14]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 0111111111111111111]
r_0                  (phi              ) [ 0010111111111111111]
phi_mul              (phi              ) [ 0011111111111111111]
add_ln8              (add              ) [ 0111111111111111111]
icmp_ln8             (icmp             ) [ 0011111111111111111]
empty                (speclooptripcount) [ 0000000000000000000]
r                    (add              ) [ 0111111111111111111]
br_ln8               (br               ) [ 0000000000000000000]
specloopname_ln9     (specloopname     ) [ 0000000000000000000]
tmp                  (specregionbegin  ) [ 0001111111111111111]
br_ln11              (br               ) [ 0011111111111111111]
ret_ln41             (ret              ) [ 0000000000000000000]
c_0                  (phi              ) [ 0001011111100000000]
icmp_ln11            (icmp             ) [ 0011111111111111111]
empty_57             (speclooptripcount) [ 0000000000000000000]
c                    (add              ) [ 0011111111111111111]
br_ln11              (br               ) [ 0000000000000000000]
specloopname_ln12    (specloopname     ) [ 0000000000000000000]
tmp_8                (specregionbegin  ) [ 0000111111111111111]
zext_ln203           (zext             ) [ 0000000000000000000]
add_ln203            (add              ) [ 0000000000000000000]
tmp_6                (bitconcatenate   ) [ 0000000000000000000]
zext_ln14            (zext             ) [ 0000111111111111111]
br_ln14              (br               ) [ 0011111111111111111]
empty_66             (specregionend    ) [ 0000000000000000000]
br_ln8               (br               ) [ 0111111111111111111]
f_0                  (phi              ) [ 0000100000000000000]
icmp_ln14            (icmp             ) [ 0011111111111111111]
empty_58             (speclooptripcount) [ 0000000000000000000]
f                    (add              ) [ 0011111111111111111]
br_ln14              (br               ) [ 0000000000000000000]
specloopname_ln15    (specloopname     ) [ 0000000000000000000]
tmp_9                (specregionbegin  ) [ 0000011111111111111]
zext_ln26            (zext             ) [ 0000011111100000000]
zext_ln203_10        (zext             ) [ 0000011111100000000]
zext_ln203_11        (zext             ) [ 0000000000000000000]
add_ln203_6          (add              ) [ 0000000000000000000]
zext_ln203_12        (zext             ) [ 0000000000000000000]
conv_out_V_addr      (getelementptr    ) [ 0000011111111111111]
br_ln18              (br               ) [ 0011111111111111111]
empty_65             (specregionend    ) [ 0000000000000000000]
br_ln11              (br               ) [ 0011111111111111111]
p_Val2_s             (phi              ) [ 0000011111110000000]
wr_0                 (phi              ) [ 0000010000000000000]
zext_ln18            (zext             ) [ 0000000000000000000]
icmp_ln18            (icmp             ) [ 0011111111111111111]
empty_59             (speclooptripcount) [ 0000000000000000000]
wr                   (add              ) [ 0011111111111111111]
br_ln18              (br               ) [ 0000000000000000000]
specloopname_ln19    (specloopname     ) [ 0000000000000000000]
tmp_s                (specregionbegin  ) [ 0000001111100000000]
zext_ln1116          (zext             ) [ 0000000000000000000]
tmp_4                (bitconcatenate   ) [ 0000000000000000000]
zext_ln1116_2        (zext             ) [ 0000000000000000000]
sub_ln1116           (sub              ) [ 0000000000000000000]
sext_ln1116_1        (sext             ) [ 0000001111100000000]
add_ln26             (add              ) [ 0000000000000000000]
zext_ln1117          (zext             ) [ 0000000000000000000]
mul_ln1117           (mul              ) [ 0000001111100000000]
br_ln21              (br               ) [ 0011111111111111111]
conv_2_bias_V_addr   (getelementptr    ) [ 0000000000010000000]
w_sum_1              (phi              ) [ 0011111111111111111]
wc_0                 (phi              ) [ 0000001000000000000]
zext_ln21            (zext             ) [ 0000000000000000000]
icmp_ln21            (icmp             ) [ 0011111111111111111]
empty_60             (speclooptripcount) [ 0000000000000000000]
wc                   (add              ) [ 0011111111111111111]
br_ln21              (br               ) [ 0000000000000000000]
specloopname_ln22    (specloopname     ) [ 0000000000000000000]
tmp_1                (specregionbegin  ) [ 0000000111100000000]
zext_ln1116_3        (zext             ) [ 0000000000000000000]
add_ln1116           (add              ) [ 0000000000000000000]
trunc_ln1116         (trunc            ) [ 0000000000000000000]
p_shl                (bitconcatenate   ) [ 0000000000000000000]
tmp_13               (bitconcatenate   ) [ 0000000000000000000]
sub_ln1116_1         (sub              ) [ 0000000111100000000]
add_ln26_1           (add              ) [ 0000000000000000000]
zext_ln1117_1        (zext             ) [ 0000000000000000000]
add_ln1117           (add              ) [ 0000000000000000000]
p_shl1_cast          (bitconcatenate   ) [ 0000000000000000000]
tmp_14               (bitconcatenate   ) [ 0000000000000000000]
zext_ln1117_2        (zext             ) [ 0000000000000000000]
sub_ln1117           (sub              ) [ 0000000111100000000]
br_ln24              (br               ) [ 0011111111111111111]
empty_63             (specregionend    ) [ 0000000000000000000]
br_ln18              (br               ) [ 0011111111111111111]
p_Val2_23            (phi              ) [ 0011111111111111111]
ch_0                 (phi              ) [ 0000000100000000000]
icmp_ln24            (icmp             ) [ 0011111111111111111]
empty_61             (speclooptripcount) [ 0000000000000000000]
ch                   (add              ) [ 0011111111111111111]
br_ln24              (br               ) [ 0000000000000000000]
zext_ln1116_4        (zext             ) [ 0000000000000000000]
zext_ln1116_5        (zext             ) [ 0000000000000000000]
add_ln1116_1         (add              ) [ 0000000000000000000]
tmp_26_cast          (bitconcatenate   ) [ 0000000000000000000]
add_ln1116_2         (add              ) [ 0000000000000000000]
zext_ln1116_6        (zext             ) [ 0000000000000000000]
conv_2_weights_V_add (getelementptr    ) [ 0000000010000000000]
add_ln1117_1         (add              ) [ 0000000000000000000]
zext_ln1117_3        (zext             ) [ 0000000000000000000]
input_V_addr         (getelementptr    ) [ 0000000010000000000]
empty_62             (specregionend    ) [ 0000000000000000000]
br_ln21              (br               ) [ 0011111111111111111]
conv_2_weights_V_loa (load             ) [ 0000000001000000000]
input_V_load         (load             ) [ 0000000001000000000]
sext_ln1116          (sext             ) [ 0000000000000000000]
sext_ln1118          (sext             ) [ 0000000000000000000]
r_V                  (mul              ) [ 0000000000100000000]
specloopname_ln25    (specloopname     ) [ 0000000000000000000]
lhs_V                (bitconcatenate   ) [ 0000000000000000000]
zext_ln728           (zext             ) [ 0000000000000000000]
zext_ln1192          (zext             ) [ 0000000000000000000]
ret_V                (add              ) [ 0000000000000000000]
w_sum_V              (partselect       ) [ 0011111111111111111]
br_ln24              (br               ) [ 0011111111111111111]
p_Val2_19            (load             ) [ 0000000000000000000]
sext_ln1265          (sext             ) [ 0000000000000000000]
tmp_V_4              (add              ) [ 0000000000001111111]
icmp_ln885           (icmp             ) [ 0011111111111111111]
br_ln34              (br               ) [ 0000000000000000000]
p_Result_34          (bitselect        ) [ 0000000000000111000]
tmp_V                (sub              ) [ 0000000000000000000]
tmp_V_5              (select           ) [ 0000000000000110000]
p_Result_35          (partselect       ) [ 0000000000000000000]
l                    (cttz             ) [ 0000000000000100000]
trunc_ln893          (trunc            ) [ 0000000000000111000]
sub_ln894            (sub              ) [ 0000000000000000000]
lsb_index            (add              ) [ 0000000000000000000]
tmp_10               (partselect       ) [ 0000000000000000000]
icmp_ln897           (icmp             ) [ 0000000000000000000]
trunc_ln897          (trunc            ) [ 0000000000000000000]
sub_ln897            (sub              ) [ 0000000000000000000]
zext_ln897           (zext             ) [ 0000000000000000000]
lshr_ln897           (lshr             ) [ 0000000000000000000]
p_Result_s           (and              ) [ 0000000000000000000]
icmp_ln897_1         (icmp             ) [ 0000000000000000000]
a                    (and              ) [ 0000000000000000000]
tmp_11               (bitselect        ) [ 0000000000000000000]
xor_ln899            (xor              ) [ 0000000000000000000]
p_Result_32          (bitselect        ) [ 0000000000000000000]
and_ln899            (and              ) [ 0000000000000000000]
or_ln899             (or               ) [ 0000000000000000000]
or_ln                (bitconcatenate   ) [ 0000000000000010000]
icmp_ln908           (icmp             ) [ 0000000000000010000]
add_ln908            (add              ) [ 0000000000000010000]
sub_ln908            (sub              ) [ 0000000000000010000]
m                    (zext             ) [ 0000000000000000000]
lshr_ln908           (lshr             ) [ 0000000000000000000]
zext_ln908           (zext             ) [ 0000000000000000000]
zext_ln908_1         (zext             ) [ 0000000000000000000]
shl_ln908            (shl              ) [ 0000000000000000000]
m_1                  (select           ) [ 0000000000000000000]
zext_ln911           (zext             ) [ 0000000000000000000]
m_2                  (add              ) [ 0000000000000000000]
m_5                  (partselect       ) [ 0000000000000001000]
tmp_12               (bitselect        ) [ 0000000000000001000]
trunc_ln3            (partselect       ) [ 0000000000000000000]
icmp_ln924_1         (icmp             ) [ 0011111111110001111]
m_6                  (zext             ) [ 0000000000000000000]
select_ln915         (select           ) [ 0000000000000000000]
sub_ln915            (sub              ) [ 0000000000000000000]
add_ln915            (add              ) [ 0000000000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000000000]
p_Result_36          (partset          ) [ 0000000000000000100]
icmp_ln924           (icmp             ) [ 0011111111110000111]
bitcast_ln729        (bitcast          ) [ 0011111111110000011]
or_ln924             (or               ) [ 0000000000000000000]
tmp_2                (dcmp             ) [ 0000000000000000000]
and_ln924            (and              ) [ 0011111111111111111]
br_ln34              (br               ) [ 0011111111111111111]
br_ln0               (br               ) [ 0011111111111111111]
storemerge           (phi              ) [ 0000000000000000001]
store_ln35           (store            ) [ 0000000000000000000]
empty_64             (specregionend    ) [ 0000000000000000000]
br_ln14              (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str980"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2981"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3982"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4983"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5984"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6985"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="conv_out_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv_2_bias_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="1"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_19/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv_2_weights_V_add_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="18" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_V_add/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_V_loa/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln35_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="9"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/18 "/>
</bind>
</comp>

<comp id="201" class="1005" name="r_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="phi_mul_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="1"/>
<pin id="215" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="phi_mul_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="c_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="c_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="f_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="1"/>
<pin id="239" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="f_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="p_Val2_s_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Val2_s_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="wr_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="1"/>
<pin id="262" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="wr_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="2" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="271" class="1005" name="w_sum_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="w_sum_1_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="283" class="1005" name="wc_0_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="1"/>
<pin id="285" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="wc_0_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="2" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_Val2_23_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Val2_23_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="32" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_23/7 "/>
</bind>
</comp>

<comp id="306" class="1005" name="ch_0_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="1"/>
<pin id="308" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="ch_0_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="3" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="317" class="1005" name="storemerge_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="storemerge_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="32" slack="7"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/18 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln8_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="r_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln11_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="c_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln203_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln203_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_6_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="7" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln14_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln14_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="5" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="f_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln26_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln203_10_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln203_11_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln203_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="1"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln203_12_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln18_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln18_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="wr_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln1116_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln1116_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln1116_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln1116_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln26_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="3"/>
<pin id="465" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln1117_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mul_ln1117_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1117/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln21_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln21_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="wc_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln1116_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln1116_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="5" slack="1"/>
<pin id="501" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln1116_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_shl_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_13_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="6" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sub_ln1116_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="0"/>
<pin id="526" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_1/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln26_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="3"/>
<pin id="531" dir="0" index="1" bw="2" slack="0"/>
<pin id="532" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln1117_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln1117_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="1"/>
<pin id="542" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_shl1_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_14_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln1117_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sub_ln1117_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="0" index="1" bw="9" slack="0"/>
<pin id="567" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln24_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="ch_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln1116_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln1116_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_5/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln1116_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="0" index="1" bw="7" slack="1"/>
<pin id="593" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_26_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="0" index="1" bw="7" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26_cast/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln1116_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="3"/>
<pin id="605" dir="0" index="1" bw="11" slack="0"/>
<pin id="606" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln1116_6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_6/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln1117_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="0"/>
<pin id="615" dir="0" index="1" bw="11" slack="1"/>
<pin id="616" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln1117_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln1116_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="18" slack="1"/>
<pin id="625" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln1118_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="r_V_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="18" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="lhs_V_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="48" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="3"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln728_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="48" slack="0"/>
<pin id="645" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln1192_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="49" slack="1"/>
<pin id="649" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="ret_V_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="48" slack="0"/>
<pin id="652" dir="0" index="1" bw="49" slack="0"/>
<pin id="653" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="w_sum_V_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="50" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="0" index="3" bw="7" slack="0"/>
<pin id="661" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln1265_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_V_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="1"/>
<pin id="673" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln885_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/11 "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_Result_34_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="1"/>
<pin id="685" dir="0" index="2" bw="6" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_34/12 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_V_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="1"/>
<pin id="692" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/12 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_V_5_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="32" slack="1"/>
<pin id="698" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/12 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_Result_35_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="0" index="3" bw="1" slack="0"/>
<pin id="706" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_35/12 "/>
</bind>
</comp>

<comp id="711" class="1004" name="l_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/12 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln893_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sub_ln894_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="7" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="1"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/13 "/>
</bind>
</comp>

<comp id="728" class="1004" name="lsb_index_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="7" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/13 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_10_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="31" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="0" index="3" bw="6" slack="0"/>
<pin id="739" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln897_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="31" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/13 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln897_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/13 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sub_ln897_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="0" index="1" bw="6" slack="0"/>
<pin id="757" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/13 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln897_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="6" slack="0"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="lshr_ln897_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="6" slack="0"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/13 "/>
</bind>
</comp>

<comp id="770" class="1004" name="p_Result_s_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/13 "/>
</bind>
</comp>

<comp id="775" class="1004" name="icmp_ln897_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/13 "/>
</bind>
</comp>

<comp id="781" class="1004" name="a_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/13 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_11_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="xor_ln899_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/13 "/>
</bind>
</comp>

<comp id="801" class="1004" name="p_Result_32_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="1"/>
<pin id="804" dir="0" index="2" bw="32" slack="0"/>
<pin id="805" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="and_ln899_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/13 "/>
</bind>
</comp>

<comp id="814" class="1004" name="or_ln899_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/13 "/>
</bind>
</comp>

<comp id="820" class="1004" name="or_ln_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="0" index="2" bw="1" slack="0"/>
<pin id="824" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/13 "/>
</bind>
</comp>

<comp id="828" class="1004" name="icmp_ln908_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/13 "/>
</bind>
</comp>

<comp id="834" class="1004" name="add_ln908_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="0"/>
<pin id="836" dir="0" index="1" bw="32" slack="0"/>
<pin id="837" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/13 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sub_ln908_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/13 "/>
</bind>
</comp>

<comp id="846" class="1004" name="m_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="2"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/14 "/>
</bind>
</comp>

<comp id="849" class="1004" name="lshr_ln908_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="2"/>
<pin id="851" dir="0" index="1" bw="32" slack="1"/>
<pin id="852" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln908_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/14 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln908_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/14 "/>
</bind>
</comp>

<comp id="860" class="1004" name="shl_ln908_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/14 "/>
</bind>
</comp>

<comp id="866" class="1004" name="m_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="1"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="0" index="2" bw="64" slack="0"/>
<pin id="870" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln911_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/14 "/>
</bind>
</comp>

<comp id="876" class="1004" name="m_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="0" index="1" bw="64" slack="0"/>
<pin id="879" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/14 "/>
</bind>
</comp>

<comp id="882" class="1004" name="m_5_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="63" slack="0"/>
<pin id="884" dir="0" index="1" bw="64" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="0" index="3" bw="7" slack="0"/>
<pin id="887" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/14 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_12_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="64" slack="0"/>
<pin id="895" dir="0" index="2" bw="7" slack="0"/>
<pin id="896" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln3_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="52" slack="0"/>
<pin id="902" dir="0" index="1" bw="64" slack="0"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="0" index="3" bw="7" slack="0"/>
<pin id="905" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/14 "/>
</bind>
</comp>

<comp id="910" class="1004" name="icmp_ln924_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="52" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_1/14 "/>
</bind>
</comp>

<comp id="916" class="1004" name="m_6_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="63" slack="1"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/15 "/>
</bind>
</comp>

<comp id="919" class="1004" name="select_ln915_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="0" index="1" bw="11" slack="0"/>
<pin id="922" dir="0" index="2" bw="11" slack="0"/>
<pin id="923" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/15 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sub_ln915_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="6" slack="0"/>
<pin id="928" dir="0" index="1" bw="11" slack="3"/>
<pin id="929" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/15 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln915_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="11" slack="0"/>
<pin id="933" dir="0" index="1" bw="11" slack="0"/>
<pin id="934" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/15 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_3_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="12" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="3"/>
<pin id="940" dir="0" index="2" bw="11" slack="0"/>
<pin id="941" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/15 "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_Result_36_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="0"/>
<pin id="946" dir="0" index="1" bw="63" slack="0"/>
<pin id="947" dir="0" index="2" bw="12" slack="0"/>
<pin id="948" dir="0" index="3" bw="7" slack="0"/>
<pin id="949" dir="0" index="4" bw="7" slack="0"/>
<pin id="950" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_36/15 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln924_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="11" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/15 "/>
</bind>
</comp>

<comp id="962" class="1004" name="bitcast_ln729_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="1"/>
<pin id="964" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/16 "/>
</bind>
</comp>

<comp id="966" class="1004" name="or_ln924_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="3"/>
<pin id="968" dir="0" index="1" bw="1" slack="2"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/17 "/>
</bind>
</comp>

<comp id="970" class="1004" name="and_ln924_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/17 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln8_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="7" slack="0"/>
<pin id="978" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="984" class="1005" name="r_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="0"/>
<pin id="986" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="992" class="1005" name="c_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="4" slack="0"/>
<pin id="994" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="997" class="1005" name="zext_ln14_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="12" slack="1"/>
<pin id="999" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="f_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="5" slack="0"/>
<pin id="1007" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1010" class="1005" name="zext_ln26_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="64" slack="1"/>
<pin id="1012" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="zext_ln203_10_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="11" slack="3"/>
<pin id="1017" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln203_10 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="conv_out_V_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="9"/>
<pin id="1022" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="1028" class="1005" name="wr_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="2" slack="0"/>
<pin id="1030" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1033" class="1005" name="sext_ln1116_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="6" slack="1"/>
<pin id="1035" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="mul_ln1117_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="1"/>
<pin id="1040" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1117 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="conv_2_bias_V_addr_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="4" slack="1"/>
<pin id="1045" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_V_addr "/>
</bind>
</comp>

<comp id="1051" class="1005" name="wc_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="0"/>
<pin id="1053" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1056" class="1005" name="sub_ln1116_1_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="7" slack="1"/>
<pin id="1058" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1116_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="sub_ln1117_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="11" slack="1"/>
<pin id="1063" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="ch_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="3" slack="0"/>
<pin id="1071" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1074" class="1005" name="conv_2_weights_V_add_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="10" slack="1"/>
<pin id="1076" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_V_add "/>
</bind>
</comp>

<comp id="1079" class="1005" name="input_V_addr_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="10" slack="1"/>
<pin id="1081" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1084" class="1005" name="conv_2_weights_V_loa_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="18" slack="1"/>
<pin id="1086" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_V_loa "/>
</bind>
</comp>

<comp id="1089" class="1005" name="input_V_load_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="1"/>
<pin id="1091" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="1094" class="1005" name="r_V_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="49" slack="1"/>
<pin id="1096" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1099" class="1005" name="w_sum_V_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_V_4_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="icmp_ln885_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="6"/>
<pin id="1114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="p_Result_34_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="3"/>
<pin id="1118" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_34 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_V_5_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="l_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="1"/>
<pin id="1131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="1134" class="1005" name="trunc_ln893_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="11" slack="3"/>
<pin id="1136" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="or_ln_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1144" class="1005" name="icmp_ln908_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="add_ln908_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln908 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="sub_ln908_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln908 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="m_5_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="63" slack="1"/>
<pin id="1161" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_12_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="icmp_ln924_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="3"/>
<pin id="1171" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln924_1 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="p_Result_36_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="64" slack="1"/>
<pin id="1176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_36 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="icmp_ln924_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="2"/>
<pin id="1181" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="bitcast_ln729_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="64" slack="1"/>
<pin id="1186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="170" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="177" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="281"><net_src comp="248" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="304"><net_src comp="271" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="333"><net_src comp="148" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="217" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="205" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="14" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="205" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="229" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="14" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="229" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="20" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="229" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="213" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="8" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="241" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="241" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="241" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="241" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="241" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="423"><net_src comp="264" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="264" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="264" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="264" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="58" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="264" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="436" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="420" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="201" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="287" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="287" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="287" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="54" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="287" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="64" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="66" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="68" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="498" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="70" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="507" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="515" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="225" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="478" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="72" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="66" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="539" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="544" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="310" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="76" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="310" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="80" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="310" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="310" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="582" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="30" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="8" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="595" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="603" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="617"><net_src comp="586" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="633"><net_src comp="623" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="84" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="294" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="86" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="654"><net_src comp="643" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="88" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="650" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="90" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="92" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="669"><net_src comp="164" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="248" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="46" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="94" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="96" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="46" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="682" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="707"><net_src comp="98" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="694" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="96" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="46" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="716"><net_src comp="100" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="701" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="102" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="104" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="106" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="740"><net_src comp="108" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="728" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="110" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="96" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="748"><net_src comp="734" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="112" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="723" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="114" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="750" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="116" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="760" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="46" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="744" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="94" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="728" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="96" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="787" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="102" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="806"><net_src comp="94" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="728" pin="2"/><net_sink comp="801" pin=2"/></net>

<net id="812"><net_src comp="801" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="795" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="781" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="118" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="112" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="814" pin="2"/><net_sink comp="820" pin=2"/></net>

<net id="832"><net_src comp="728" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="46" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="120" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="723" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="122" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="723" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="856"><net_src comp="849" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="864"><net_src comp="846" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="871"><net_src comp="853" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="860" pin="2"/><net_sink comp="866" pin=2"/></net>

<net id="880"><net_src comp="873" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="866" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="888"><net_src comp="124" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="876" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="890"><net_src comp="110" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="891"><net_src comp="126" pin="0"/><net_sink comp="882" pin=3"/></net>

<net id="897"><net_src comp="128" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="876" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="122" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="906"><net_src comp="130" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="876" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="110" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="909"><net_src comp="132" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="914"><net_src comp="900" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="134" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="924"><net_src comp="136" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="925"><net_src comp="138" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="930"><net_src comp="140" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="926" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="919" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="142" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="931" pin="2"/><net_sink comp="937" pin=2"/></net>

<net id="951"><net_src comp="144" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="916" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="937" pin="3"/><net_sink comp="944" pin=2"/></net>

<net id="954"><net_src comp="132" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="955"><net_src comp="126" pin="0"/><net_sink comp="944" pin=4"/></net>

<net id="960"><net_src comp="931" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="146" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="965"><net_src comp="962" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="974"><net_src comp="966" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="329" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="334" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="987"><net_src comp="346" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="995"><net_src comp="358" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1000"><net_src comp="382" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1008"><net_src comp="392" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1013"><net_src comp="398" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1018"><net_src comp="402" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1023"><net_src comp="150" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1031"><net_src comp="430" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1036"><net_src comp="458" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1041"><net_src comp="472" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1046"><net_src comp="157" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1054"><net_src comp="488" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1059"><net_src comp="523" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1064"><net_src comp="564" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1072"><net_src comp="576" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1077"><net_src comp="170" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1082"><net_src comp="177" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1087"><net_src comp="184" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1092"><net_src comp="190" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1097"><net_src comp="629" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1102"><net_src comp="656" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1107"><net_src comp="670" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="1111"><net_src comp="1104" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1115"><net_src comp="676" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="682" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1124"><net_src comp="694" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1128"><net_src comp="1121" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1132"><net_src comp="711" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1137"><net_src comp="719" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1142"><net_src comp="820" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1147"><net_src comp="828" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1152"><net_src comp="834" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1157"><net_src comp="840" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1162"><net_src comp="882" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1167"><net_src comp="892" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1172"><net_src comp="910" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1177"><net_src comp="944" pin="5"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1182"><net_src comp="956" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1187"><net_src comp="962" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="329" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {18 }
 - Input state : 
	Port: conv_2 : input_V | {7 8 }
	Port: conv_2 : conv_2_weights_V | {7 8 }
	Port: conv_2 : conv_2_bias_V | {5 11 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln203 : 1
		add_ln203 : 2
		tmp_6 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln203_10 : 1
		zext_ln203_11 : 1
		add_ln203_6 : 2
		zext_ln203_12 : 3
		conv_out_V_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln1116 : 1
		tmp_4 : 1
		zext_ln1116_2 : 2
		sub_ln1116 : 3
		sext_ln1116_1 : 4
		add_ln26 : 2
		zext_ln1117 : 3
		mul_ln1117 : 4
		p_Val2_19 : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln1116_3 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl : 4
		tmp_13 : 3
		sub_ln1116_1 : 5
		add_ln26_1 : 2
		zext_ln1117_1 : 3
		add_ln1117 : 4
		p_shl1_cast : 5
		tmp_14 : 5
		zext_ln1117_2 : 6
		sub_ln1117 : 7
	State 7
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln1116_4 : 1
		zext_ln1116_5 : 1
		add_ln1116_1 : 2
		tmp_26_cast : 3
		add_ln1116_2 : 4
		zext_ln1116_6 : 5
		conv_2_weights_V_add : 6
		add_ln1117_1 : 2
		zext_ln1117_3 : 3
		input_V_addr : 4
		conv_2_weights_V_loa : 7
		input_V_load : 5
	State 8
	State 9
		r_V : 1
	State 10
		zext_ln728 : 1
		ret_V : 2
		w_sum_V : 3
	State 11
		sext_ln1265 : 1
		tmp_V_4 : 2
		icmp_ln885 : 3
		br_ln34 : 4
	State 12
		tmp_V_5 : 1
		p_Result_35 : 2
		l : 3
		trunc_ln893 : 4
	State 13
		lsb_index : 1
		tmp_10 : 2
		icmp_ln897 : 3
		trunc_ln897 : 1
		sub_ln897 : 2
		zext_ln897 : 3
		lshr_ln897 : 4
		p_Result_s : 5
		icmp_ln897_1 : 5
		a : 6
		tmp_11 : 2
		xor_ln899 : 3
		p_Result_32 : 2
		and_ln899 : 3
		or_ln899 : 6
		or_ln : 6
		icmp_ln908 : 2
		add_ln908 : 1
		sub_ln908 : 1
	State 14
		zext_ln908 : 1
		shl_ln908 : 1
		m_1 : 2
		m_2 : 3
		m_5 : 4
		tmp_12 : 4
		trunc_ln3 : 4
		icmp_ln924_1 : 5
	State 15
		add_ln915 : 1
		tmp_3 : 2
		p_Result_36 : 3
		icmp_ln924 : 2
	State 16
		tmp_2 : 1
	State 17
		and_ln924 : 1
		br_ln34 : 1
	State 18
		store_ln35 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_329      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_334    |    0    |    0    |    15   |
|          |       r_fu_346       |    0    |    0    |    13   |
|          |       c_fu_358       |    0    |    0    |    13   |
|          |   add_ln203_fu_368   |    0    |    0    |    15   |
|          |       f_fu_392       |    0    |    0    |    15   |
|          |  add_ln203_6_fu_410  |    0    |    0    |    13   |
|          |       wr_fu_430      |    0    |    0    |    10   |
|          |    add_ln26_fu_462   |    0    |    0    |    13   |
|          |       wc_fu_488      |    0    |    0    |    10   |
|          |   add_ln1116_fu_498  |    0    |    0    |    15   |
|    add   |   add_ln26_1_fu_529  |    0    |    0    |    13   |
|          |   add_ln1117_fu_539  |    0    |    0    |    15   |
|          |       ch_fu_576      |    0    |    0    |    12   |
|          |  add_ln1116_1_fu_590 |    0    |    0    |    15   |
|          |  add_ln1116_2_fu_603 |    0    |    0    |    13   |
|          |  add_ln1117_1_fu_613 |    0    |    0    |    13   |
|          |     ret_V_fu_650     |    0    |    0    |    56   |
|          |    tmp_V_4_fu_670    |    0    |    0    |    39   |
|          |   lsb_index_fu_728   |    0    |    0    |    39   |
|          |   add_ln908_fu_834   |    0    |    0    |    39   |
|          |      m_2_fu_876      |    0    |    0    |    71   |
|          |   add_ln915_fu_931   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_452  |    0    |    0    |    13   |
|          |  sub_ln1116_1_fu_523 |    0    |    0    |    15   |
|          |   sub_ln1117_fu_564  |    0    |    0    |    13   |
|    sub   |     tmp_V_fu_689     |    0    |    0    |    39   |
|          |   sub_ln894_fu_723   |    0    |    0    |    39   |
|          |   sub_ln897_fu_754   |    0    |    0    |    15   |
|          |   sub_ln908_fu_840   |    0    |    0    |    39   |
|          |   sub_ln915_fu_926   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_340   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_352   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_386   |    0    |    0    |    11   |
|          |   icmp_ln18_fu_424   |    0    |    0    |    8    |
|          |   icmp_ln21_fu_482   |    0    |    0    |    8    |
|   icmp   |   icmp_ln24_fu_570   |    0    |    0    |    9    |
|          |   icmp_ln885_fu_676  |    0    |    0    |    18   |
|          |   icmp_ln897_fu_744  |    0    |    0    |    18   |
|          |  icmp_ln897_1_fu_775 |    0    |    0    |    18   |
|          |   icmp_ln908_fu_828  |    0    |    0    |    18   |
|          |  icmp_ln924_1_fu_910 |    0    |    0    |    29   |
|          |   icmp_ln924_fu_956  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_764  |    0    |    0    |    13   |
|          |   lshr_ln908_fu_849  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_5_fu_694    |    0    |    0    |    32   |
|  select  |      m_1_fu_866      |    0    |    0    |    64   |
|          |  select_ln915_fu_919 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_860   |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_711       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1117_fu_472  |    0    |    0    |    17   |
|          |      r_V_fu_629      |    2    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_s_fu_770  |    0    |    0    |    32   |
|    and   |       a_fu_781       |    0    |    0    |    2    |
|          |   and_ln899_fu_808   |    0    |    0    |    2    |
|          |   and_ln924_fu_970   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln899_fu_814   |    0    |    0    |    2    |
|          |    or_ln924_fu_966   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln899_fu_795   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_364  |    0    |    0    |    0    |
|          |   zext_ln14_fu_382   |    0    |    0    |    0    |
|          |   zext_ln26_fu_398   |    0    |    0    |    0    |
|          | zext_ln203_10_fu_402 |    0    |    0    |    0    |
|          | zext_ln203_11_fu_406 |    0    |    0    |    0    |
|          | zext_ln203_12_fu_415 |    0    |    0    |    0    |
|          |   zext_ln18_fu_420   |    0    |    0    |    0    |
|          |  zext_ln1116_fu_436  |    0    |    0    |    0    |
|          | zext_ln1116_2_fu_448 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_468  |    0    |    0    |    0    |
|          |   zext_ln21_fu_478   |    0    |    0    |    0    |
|          | zext_ln1116_3_fu_494 |    0    |    0    |    0    |
|   zext   | zext_ln1117_1_fu_535 |    0    |    0    |    0    |
|          | zext_ln1117_2_fu_560 |    0    |    0    |    0    |
|          | zext_ln1116_4_fu_582 |    0    |    0    |    0    |
|          | zext_ln1116_5_fu_586 |    0    |    0    |    0    |
|          | zext_ln1116_6_fu_608 |    0    |    0    |    0    |
|          | zext_ln1117_3_fu_618 |    0    |    0    |    0    |
|          |   zext_ln728_fu_643  |    0    |    0    |    0    |
|          |  zext_ln1192_fu_647  |    0    |    0    |    0    |
|          |   zext_ln897_fu_760  |    0    |    0    |    0    |
|          |       m_fu_846       |    0    |    0    |    0    |
|          |   zext_ln908_fu_853  |    0    |    0    |    0    |
|          |  zext_ln908_1_fu_857 |    0    |    0    |    0    |
|          |   zext_ln911_fu_873  |    0    |    0    |    0    |
|          |      m_6_fu_916      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_6_fu_374     |    0    |    0    |    0    |
|          |     tmp_4_fu_440     |    0    |    0    |    0    |
|          |     p_shl_fu_507     |    0    |    0    |    0    |
|          |     tmp_13_fu_515    |    0    |    0    |    0    |
|bitconcatenate|  p_shl1_cast_fu_544  |    0    |    0    |    0    |
|          |     tmp_14_fu_552    |    0    |    0    |    0    |
|          |  tmp_26_cast_fu_595  |    0    |    0    |    0    |
|          |     lhs_V_fu_635     |    0    |    0    |    0    |
|          |     or_ln_fu_820     |    0    |    0    |    0    |
|          |     tmp_3_fu_937     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | sext_ln1116_1_fu_458 |    0    |    0    |    0    |
|   sext   |  sext_ln1116_fu_623  |    0    |    0    |    0    |
|          |  sext_ln1118_fu_626  |    0    |    0    |    0    |
|          |  sext_ln1265_fu_666  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln1116_fu_503 |    0    |    0    |    0    |
|   trunc  |  trunc_ln893_fu_719  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_750  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    w_sum_V_fu_656    |    0    |    0    |    0    |
|          |  p_Result_35_fu_701  |    0    |    0    |    0    |
|partselect|     tmp_10_fu_734    |    0    |    0    |    0    |
|          |      m_5_fu_882      |    0    |    0    |    0    |
|          |   trunc_ln3_fu_900   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_34_fu_682  |    0    |    0    |    0    |
| bitselect|     tmp_11_fu_787    |    0    |    0    |    0    |
|          |  p_Result_32_fu_801  |    0    |    0    |    0    |
|          |     tmp_12_fu_892    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_36_fu_944  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |   170   |   1728  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln8_reg_976       |    7   |
|      add_ln908_reg_1149     |   32   |
|    bitcast_ln729_reg_1184   |   64   |
|         c_0_reg_225         |    4   |
|          c_reg_992          |    4   |
|         ch_0_reg_306        |    3   |
|         ch_reg_1069         |    3   |
| conv_2_bias_V_addr_reg_1043 |    4   |
|conv_2_weights_V_add_reg_1074|   10   |
|conv_2_weights_V_loa_reg_1084|   18   |
|   conv_out_V_addr_reg_1020  |   11   |
|         f_0_reg_237         |    5   |
|          f_reg_1005         |    5   |
|     icmp_ln885_reg_1112     |    1   |
|     icmp_ln908_reg_1144     |    1   |
|    icmp_ln924_1_reg_1169    |    1   |
|     icmp_ln924_reg_1179     |    1   |
|    input_V_addr_reg_1079    |   10   |
|    input_V_load_reg_1089    |   32   |
|          l_reg_1129         |   32   |
|         m_5_reg_1159        |   63   |
|     mul_ln1117_reg_1038     |    8   |
|        or_ln_reg_1139       |   32   |
|     p_Result_34_reg_1116    |    1   |
|     p_Result_36_reg_1174    |   64   |
|      p_Val2_23_reg_294      |   32   |
|       p_Val2_s_reg_248      |   32   |
|       phi_mul_reg_213       |    7   |
|         r_0_reg_201         |    4   |
|         r_V_reg_1094        |   49   |
|          r_reg_984          |    4   |
|    sext_ln1116_1_reg_1033   |    6   |
|      storemerge_reg_317     |   32   |
|    sub_ln1116_1_reg_1056    |    7   |
|     sub_ln1117_reg_1061     |   11   |
|      sub_ln908_reg_1154     |   32   |
|       tmp_12_reg_1164       |    1   |
|       tmp_V_4_reg_1104      |   32   |
|       tmp_V_5_reg_1121      |   32   |
|     trunc_ln893_reg_1134    |   11   |
|       w_sum_1_reg_271       |   32   |
|       w_sum_V_reg_1099      |   32   |
|         wc_0_reg_283        |    2   |
|         wc_reg_1051         |    2   |
|         wr_0_reg_260        |    2   |
|         wr_reg_1028         |    2   |
|      zext_ln14_reg_997      |   12   |
|    zext_ln203_10_reg_1015   |   11   |
|      zext_ln26_reg_1010     |   64   |
+-----------------------------+--------+
|            Total            |   867  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_164 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_201    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_213  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_225    |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_248 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_329    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   270  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   170  |  1728  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   867  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   14   |  1037  |  1800  |
+-----------+--------+--------+--------+--------+
