<stg><name>durbin_Pipeline_VITIS_LOOP_26_3</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %alpha_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %alpha_2

]]></Node>
<StgValue><ssdm name="alpha_2_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %k_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i6 0, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc32:0 %i = load i6 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc32:2 %icmp_ln26 = icmp_eq  i6 %i, i6 %k_read

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc32:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 39, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc32:4 %add_ln26 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32:5 %br_ln26 = br i1 %icmp_ln26, void %for.inc32.split, void %for.inc42.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc32.split:5 %sub_ln27 = sub i6 %k_read, i6 %i

]]></Node>
<StgValue><ssdm name="sub_ln27"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc32.split:6 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %sub_ln27, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc32.split:7 %add_ln27 = add i9 %shl_ln1, i9 504

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc32.split:8 %lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln27, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
for.inc32.split:9 %zext_ln27 = zext i6 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split:10 %y_addr_1 = getelementptr i64 %y, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="y_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
for.inc32.split:11 %y_load_1 = load i6 %y_addr_1

]]></Node>
<StgValue><ssdm name="y_load_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32.split:17 %store_ln26 = store i6 %add_ln26, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
for.inc32.split:11 %y_load_1 = load i6 %y_addr_1

]]></Node>
<StgValue><ssdm name="y_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
for.inc32.split:12 %bitcast_ln27_1 = bitcast i64 %y_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %mul2 = dmul i64 %alpha_2_read, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %mul2 = dmul i64 %alpha_2_read, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %mul2 = dmul i64 %alpha_2_read, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="40" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %mul2 = dmul i64 %alpha_2_read, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
for.inc32.split:0 %i_1_cast = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split:2 %y_addr = getelementptr i64 %y, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
for.inc32.split:3 %y_load = load i6 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:13 %mul2 = dmul i64 %alpha_2_read, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="45" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
for.inc32.split:3 %y_load = load i6 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
for.inc32.split:4 %bitcast_ln27 = bitcast i64 %y_load

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:14 %add = dadd i64 %bitcast_ln27, i64 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="48" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:14 %add = dadd i64 %bitcast_ln27, i64 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="49" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:14 %add = dadd i64 %bitcast_ln27, i64 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="50" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:14 %add = dadd i64 %bitcast_ln27, i64 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
for.inc42.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc32.split:1 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc32.split:14 %add = dadd i64 %bitcast_ln27, i64 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split:15 %z_addr = getelementptr i64 %z, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="z_addr"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc32.split:16 %store_ln27 = store i64 %add, i6 %z_addr

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.inc32.split:18 %br_ln26 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="k" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="k"/></StgValue>
</port>
<port id="87" name="y" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="y"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="alpha_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="alpha_2"/></StgValue>
</port>
<port id="89" name="z" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="91" from="StgValue_90" to="i_1" fromId="90" toId="15">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="92" toId="16">
</dataflow>
<dataflow id="94" from="y" to="specinterface_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="96" from="empty" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.double" to="alpha_2_read" fromId="116" toId="17">
</dataflow>
<dataflow id="118" from="alpha_2" to="alpha_2_read" fromId="88" toId="17">
</dataflow>
<dataflow id="120" from="_ssdm_op_Read.ap_auto.i6" to="k_read" fromId="119" toId="18">
</dataflow>
<dataflow id="121" from="k" to="k_read" fromId="86" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_122" to="store_ln0" fromId="122" toId="19">
</dataflow>
<dataflow id="124" from="i_1" to="store_ln0" fromId="15" toId="19">
</dataflow>
<dataflow id="125" from="i_1" to="i" fromId="15" toId="21">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="126" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_102" to="specpipeline_ln0" fromId="102" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="22">
</dataflow>
<dataflow id="133" from="p_str" to="specpipeline_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="134" from="i" to="icmp_ln26" fromId="21" toId="23">
</dataflow>
<dataflow id="135" from="k_read" to="icmp_ln26" fromId="18" toId="23">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="136" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_138" to="empty" fromId="138" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_140" to="empty" fromId="140" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_142" to="empty" fromId="142" toId="24">
</dataflow>
<dataflow id="144" from="i" to="add_ln26" fromId="21" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_145" to="add_ln26" fromId="145" toId="25">
</dataflow>
<dataflow id="147" from="icmp_ln26" to="br_ln26" fromId="23" toId="26">
</dataflow>
<dataflow id="148" from="k_read" to="sub_ln27" fromId="18" toId="27">
</dataflow>
<dataflow id="149" from="i" to="sub_ln27" fromId="21" toId="27">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="shl_ln1" fromId="150" toId="28">
</dataflow>
<dataflow id="152" from="sub_ln27" to="shl_ln1" fromId="27" toId="28">
</dataflow>
<dataflow id="154" from="StgValue_153" to="shl_ln1" fromId="153" toId="28">
</dataflow>
<dataflow id="155" from="shl_ln1" to="add_ln27" fromId="28" toId="29">
</dataflow>
<dataflow id="157" from="StgValue_156" to="add_ln27" fromId="156" toId="29">
</dataflow>
<dataflow id="159" from="_ssdm_op_PartSelect.i6.i9.i32.i32" to="lshr_ln1" fromId="158" toId="30">
</dataflow>
<dataflow id="160" from="add_ln27" to="lshr_ln1" fromId="29" toId="30">
</dataflow>
<dataflow id="162" from="StgValue_161" to="lshr_ln1" fromId="161" toId="30">
</dataflow>
<dataflow id="164" from="StgValue_163" to="lshr_ln1" fromId="163" toId="30">
</dataflow>
<dataflow id="165" from="lshr_ln1" to="zext_ln27" fromId="30" toId="31">
</dataflow>
<dataflow id="166" from="y" to="y_addr_1" fromId="87" toId="32">
</dataflow>
<dataflow id="167" from="StgValue_142" to="y_addr_1" fromId="142" toId="32">
</dataflow>
<dataflow id="168" from="zext_ln27" to="y_addr_1" fromId="31" toId="32">
</dataflow>
<dataflow id="169" from="y_addr_1" to="y_load_1" fromId="32" toId="33">
</dataflow>
<dataflow id="170" from="add_ln26" to="store_ln26" fromId="25" toId="34">
</dataflow>
<dataflow id="171" from="i_1" to="store_ln26" fromId="15" toId="34">
</dataflow>
<dataflow id="172" from="y_addr_1" to="y_load_1" fromId="32" toId="35">
</dataflow>
<dataflow id="173" from="y_load_1" to="bitcast_ln27_1" fromId="35" toId="36">
</dataflow>
<dataflow id="174" from="alpha_2_read" to="mul2" fromId="17" toId="37">
</dataflow>
<dataflow id="175" from="bitcast_ln27_1" to="mul2" fromId="36" toId="37">
</dataflow>
<dataflow id="176" from="alpha_2_read" to="mul2" fromId="17" toId="38">
</dataflow>
<dataflow id="177" from="bitcast_ln27_1" to="mul2" fromId="36" toId="38">
</dataflow>
<dataflow id="178" from="alpha_2_read" to="mul2" fromId="17" toId="39">
</dataflow>
<dataflow id="179" from="bitcast_ln27_1" to="mul2" fromId="36" toId="39">
</dataflow>
<dataflow id="180" from="alpha_2_read" to="mul2" fromId="17" toId="40">
</dataflow>
<dataflow id="181" from="bitcast_ln27_1" to="mul2" fromId="36" toId="40">
</dataflow>
<dataflow id="182" from="i" to="i_1_cast" fromId="21" toId="41">
</dataflow>
<dataflow id="183" from="y" to="y_addr" fromId="87" toId="42">
</dataflow>
<dataflow id="184" from="StgValue_142" to="y_addr" fromId="142" toId="42">
</dataflow>
<dataflow id="185" from="i_1_cast" to="y_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="186" from="y_addr" to="y_load" fromId="42" toId="43">
</dataflow>
<dataflow id="187" from="alpha_2_read" to="mul2" fromId="17" toId="44">
</dataflow>
<dataflow id="188" from="bitcast_ln27_1" to="mul2" fromId="36" toId="44">
</dataflow>
<dataflow id="189" from="y_addr" to="y_load" fromId="42" toId="45">
</dataflow>
<dataflow id="190" from="y_load" to="bitcast_ln27" fromId="45" toId="46">
</dataflow>
<dataflow id="191" from="bitcast_ln27" to="add" fromId="46" toId="47">
</dataflow>
<dataflow id="192" from="mul2" to="add" fromId="44" toId="47">
</dataflow>
<dataflow id="193" from="bitcast_ln27" to="add" fromId="46" toId="48">
</dataflow>
<dataflow id="194" from="mul2" to="add" fromId="44" toId="48">
</dataflow>
<dataflow id="195" from="bitcast_ln27" to="add" fromId="46" toId="49">
</dataflow>
<dataflow id="196" from="mul2" to="add" fromId="44" toId="49">
</dataflow>
<dataflow id="197" from="bitcast_ln27" to="add" fromId="46" toId="50">
</dataflow>
<dataflow id="198" from="mul2" to="add" fromId="44" toId="50">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="199" toId="51">
</dataflow>
<dataflow id="202" from="empty_3" to="specloopname_ln12" fromId="201" toId="51">
</dataflow>
<dataflow id="203" from="bitcast_ln27" to="add" fromId="46" toId="52">
</dataflow>
<dataflow id="204" from="mul2" to="add" fromId="44" toId="52">
</dataflow>
<dataflow id="205" from="z" to="z_addr" fromId="89" toId="53">
</dataflow>
<dataflow id="206" from="StgValue_142" to="z_addr" fromId="142" toId="53">
</dataflow>
<dataflow id="207" from="i_1_cast" to="z_addr" fromId="41" toId="53">
</dataflow>
<dataflow id="208" from="add" to="store_ln27" fromId="52" toId="54">
</dataflow>
<dataflow id="209" from="z_addr" to="store_ln27" fromId="53" toId="54">
</dataflow>
<dataflow id="210" from="icmp_ln26" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="211" from="icmp_ln26" to="StgValue_12" fromId="23" toId="12">
</dataflow>
</dataflows>


</stg>
