<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>v8: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="v8.svg"/></td>
  <td id="projectalign">
   <div id="projectname">v8
   </div>
   <div id="projectbrief">V8 is Googleâ€™s open source high-performance JavaScript and WebAssembly engine, written in C++. It is used in Chrome and in Node.js, among others. It implements ECMAScript and WebAssembly, and runs on Windows, macOS, and Linux systems that use x64, IA-32, or ARM processors. V8 can be embedded into any C++ application.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('classv8_1_1internal_1_1AssemblerRISCVI.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">v8::internal::AssemblerRISCVI Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a690441d571f3fd38bff95a7832d0a152">add</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a119d30c2572f360d8ae70cc8d65ac2ea">addi</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a208a9a80e0e260c91899679741e2e74f">and_</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a896064fcdaa2360942057f3b5bcc2300">andi</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa0992fc9a459a30834b0ae02b6043d97">auipc</a>(Register rd, int32_t imm20)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a33d89ef9aae7c7ac45bf0ea794906252">AuipcOffset</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8582238cdec4515f9f70c73105658da1">b</a>(Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a73403541980845652bb74b390e3986a6">beq</a>(Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab0a2ed364c3da48aecc53fdd21220f04">beq</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1da557c5400f1044fae1263c494dec97">beqz</a>(Register rs, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a6245c180900ad44107d8b766740da7eb">beqz</a>(Register rs1, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">bge</a>(Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac7c02717366b6e8f0142c8ae378b38f5">bge</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aded6e02de70affecdc13601e970b2ada">bgeu</a>(Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a85a23eafe5b369673532981d71b8b84e">bgeu</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#adcda28f1602bf299a07a084a173db4fe">bgez</a>(Register rs, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2bfc49d049e4748f051ede9d938957b9">bgez</a>(Register rs1, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f65145405dbe304c733021582771b21">bgt</a>(Register rs1, Register rs2, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab9a76d0f34d4556c860f49be5d2455d3">bgt</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac0922c087799923772a928575d29ab6a">bgtu</a>(Register rs1, Register rs2, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9c07c738d40849a193b9d34e21fc0f45">bgtu</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad579dff392cb1c31187b9330e5b1d966">bgtz</a>(Register rs, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0ce7f1918746595606e461727a5ab73">bgtz</a>(Register rs1, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3e32038c7bdb69b0266f5b17d7470a4d">ble</a>(Register rs1, Register rs2, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab04dc84541e54359bbfb55629b0887df">ble</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab6392b26dccb498d439532e3d7614479">bleu</a>(Register rs1, Register rs2, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3096dbf7b575a16c244117558b0ebd08">bleu</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a40102835e09edd6ab19c21dec2dabdb4">blez</a>(Register rs, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3c626f848a3c54b7d43516cd27c31af9">blez</a>(Register rs1, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">BlockTrampolinePoolFor</a>(int instructions)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">blt</a>(Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aac1130f79451b2886f07f943d28bb212">blt</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a79be631fb39728c9feaa93e45df8e621">bltu</a>(Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aace5e91faa9480229c2b99a6e8f1671c">bltu</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5357d978903e47ea53f66caff082acd">bltz</a>(Register rs, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a206df0669f17123183e4fdb10cda360f">bltz</a>(Register rs1, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab7cc23127186343989288b9ab979a8f5">bne</a>(Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ae6e7ac3bb5422db83f69d5692e8d480c">bne</a>(Register rs1, Register rs2, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a6d1f5cc3b9573e157098c1cebb31ce7d">bnez</a>(Register rs, int16_t imm13)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1183bfb987f4576ab2396028915c5bef">bnez</a>(Register rs1, Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a55719019600ad1623ed7abd3613b2c94">branch_offset_helper</a>(Label *L, OffsetSize bits)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87ba7a40ad674312b8c784fcfe3ecf60">call</a>(int32_t offset)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>()=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8531a241e7da33ae99998f1c8b9df58a">ebreak</a>()</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2ec49293ccc12b45197162dc5571baaf">ecall</a>()</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(Instr x)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a5e64ced9ca6078bf64b4cbeb2e269dfa">emit</a>(ShortInstr x)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a231c2afc72fd27929e962fb27fa4a8c0">emit</a>(uint64_t x)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a334690a9c5b59495b93e0fc2159257d8">fence</a>(uint8_t pred, uint8_t succ)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a30e55e16fb2ce25ac6965e0fe8485b7d">fence_tso</a>()</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">GenInstrALU_ri</a>(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, FPURegister rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ae8f0abccbd91606ce549555db38ea084">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, FPURegister rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a531a38d49f0ef5f94d42a5eeaa5f96d1">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab12e2f0f1246d426a4172a3edbb82f51">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, Register rd, FPURegister rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac14e17b325c635f4b40f0d7178d22237">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, Register rd, FPURegister rs1, FPURegister rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac0a0f751a7516b29245d342e9cd4795d">GenInstrB</a>(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">GenInstrBranchCC_rri</a>(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">GenInstrCA</a>(uint8_t funct6, BaseOpcode opcode, Register rd, uint8_t funct, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">GenInstrCB</a>(uint8_t funct3, BaseOpcode opcode, Register rs1, uint8_t uimm8)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">GenInstrCBA</a>(uint8_t funct3, uint8_t funct2, BaseOpcode opcode, Register rs1, int8_t imm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">GenInstrCI</a>(uint8_t funct3, BaseOpcode opcode, Register rd, int8_t imm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">GenInstrCIU</a>(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#acdbd81ea0a3dfa63997cb9e1d42b7725">GenInstrCIU</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rd, uint8_t uimm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb601bbea0954489184c396c47977446">GenInstrCIW</a>(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm8)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8e93a09f6d213f050c44885cd5e05a3e">GenInstrCJ</a>(uint8_t funct3, BaseOpcode opcode, uint16_t uint11)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">GenInstrCL</a>(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t uimm5)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6dd992bf7eb97c23bcd70f756b6bf958">GenInstrCL</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, uint8_t uimm5)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">GenInstrCR</a>(uint8_t funct4, BaseOpcode opcode, Register rd, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">GenInstrCS</a>(uint8_t funct3, BaseOpcode opcode, Register rs2, Register rs1, uint8_t uimm5)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9ea0e58070c3c3451a5d05399e1c5949">GenInstrCS</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, Register rs1, uint8_t uimm5)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a93017ca32f77b3d92eece20a409f4c7c">GenInstrCSR_ii</a>(uint8_t funct3, Register rd, ControlStatusReg csr, uint8_t rs1)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a78ba2ada73b5e6a6fc9a00c930e692db">GenInstrCSR_ir</a>(uint8_t funct3, Register rd, ControlStatusReg csr, Register rs1)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">GenInstrCSS</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, uint8_t uimm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad2e5eb5d84aef305472ed02ced8248a7">GenInstrCSS</a>(uint8_t funct3, BaseOpcode opcode, Register rs2, uint8_t uimm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a0d3819515837df5f29b007dfd9beeafe">GenInstrI</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">GenInstrIShift</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a31d8f40d722d5743a00c1053dc9782c4">GenInstrJ</a>(BaseOpcode opcode, Register rd, int32_t imm20)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb88251b69568c10eac6a439000f2a4d">GenInstrLoadFP_ri</a>(uint8_t funct3, FPURegister rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8c6004de8a02e11050fb83dd9e959ef6">GenInstrPriv</a>(uint8_t funct7, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a20126dfd7df2a20250b739a76079ec4b">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, FPURegister rs1, FPURegister rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#acc62355c74221496ed647a05b2e5b13e">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, FPURegister rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#af0aad8c8c52442c3bab172cd123a4e57">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8065ac1f793cb8743ffaefac03720850">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, FPURegister rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afc6289e71640bfbecbd97f71dc905c3b">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, FPURegister rs1, FPURegister rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">GenInstrR4</a>(uint8_t funct2, BaseOpcode opcode, Register rd, Register rs1, Register rs2, Register rs3, FPURoundingMode frm)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ada8c8d3b912517e0889ceccabd10eb98">GenInstrR4</a>(uint8_t funct2, BaseOpcode opcode, FPURegister rd, FPURegister rs1, FPURegister rs2, FPURegister rs3, FPURoundingMode frm)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ababdee354a86a6697f62ce56005518f5">GenInstrRAtomic</a>(uint8_t funct5, bool aq, bool rl, uint8_t funct3, Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2e204f362c62c99bb1f17a25274dfe6b">GenInstrRFrm</a>(uint8_t funct7, BaseOpcode opcode, Register rd, Register rs1, Register rs2, FPURoundingMode frm)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">GenInstrS</a>(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aff40609742ad979630ec863150e1bda2">GenInstrS</a>(uint8_t funct3, BaseOpcode opcode, Register rs1, FPURegister rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">GenInstrShift_ri</a>(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">GenInstrShiftW_ri</a>(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">GenInstrStore_rri</a>(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a986b4203cbddabe1645f00246bf683a5">GenInstrStoreFP_rri</a>(uint8_t funct3, Register rs1, FPURegister rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">GenInstrU</a>(BaseOpcode opcode, Register rd, int32_t imm20)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7af9a64decd1da11daa586a01b03f586">IsAddi</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f1afd709dde0d10e5f7c3e14d12e734">IsAuipc</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad790c77bb35afd851d4f9697652323ec">IsBranch</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a762b700bb17e269276454f3da5cabf7f">IsJal</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a598900545481cf7764f47d7717c2a99a">IsJalr</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7036d0118e673cacb05d812cb79dde33">IsJump</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a219aeb7a08de82d2dc569438dc858553">IsLui</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8806f4f7e39642d14d8c53e83e5fb39c">IsLw</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab85b466dc3a9e44a2e94510eed98675b">IsNop</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5aac7bffee46d9306ef97fef718f9bb">IsOri</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57b8fbad4fc4f8ca6fed84c2bd0787ab">IsSlli</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aadd6af02c7ddf7ae71b90e6f086f06c8">j</a>(int32_t imm21)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#acbc3c630f00c2e532cd3c2fe3f001deb">j</a>(Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aed66a233bacd14be4d6322278bf1b791">jal</a>(Register rd, int32_t imm20)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aea3814c40260c13ed037dfa80fe89ff7">jal</a>(int32_t imm21)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a160a9fb298eb2a3e4ed6bba1be19211f">jal</a>(Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">jalr</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5610850b0ccb52b2e750a38f4952014e">jalr</a>(Register rs, int32_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af4762fd9fcefca514bbc77cda5da2dfa">jalr</a>(Register rs)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a4609f64dda7e1b39fdbe105e43357c2f">JalrOffset</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#acf30836e0d2353b23938973b58e401a7">jr</a>(Register rs)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#accf4cd04832c046881f89a845a59dddb">jr</a>(Register rs, int32_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5f55f8c9122b3686ae01a83c0e74cba6">jump_offset</a>(Label *L)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a725eef4f47f1073b5db134d165d97676">JumpOffset</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b">kOffset11</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6">kOffset12</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db">kOffset13</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e">kOffset20</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028">kOffset21</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2">kOffset32</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec">kOffset9</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#add760006f5f7c48cb7706f0b1c2678a1">lb</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f3aea6364b753194d1a92fe05a1b41a">lbu</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2547ad1de6a8e9fefbef3bd6e19d0a7f">lh</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12245b87983621e9c786c656e20543d2">lhu</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a25efc0890b32211e13a5816cd29315c1">LoadOffset</a>(Instr instr)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a16d46459ac61bd6af53e4ffd82bcdf53">lui</a>(Register rd, int32_t imm20)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a969e009c1998f85830e4bb1234575867">lw</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2062df76e512c9cc13dac3ada2e7f2c1">mv</a>(Register rd, Register rs)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ae0c2e356fbd300f875f8a582764ca414">neg</a>(Register rd, Register rs)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ace4a5b606e988c755507c979fca79ee2">nor</a>(Register rd, Register rs, Register rt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa28adc90cb24dd9dba9c353657c0e9a8">not_</a>(Register rd, Register rs)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1">OffsetSize</a> enum name</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a13e6f5aba53fd3a377083201dd1deb75">or_</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9edeaf21b84efa5c506b374cc54918ba">ori</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a32d23e8b6909fccdff19b322b5c1d7b8">ret</a>()</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aeffb9d912da39ff7ad74c33b692cf0ad">sb</a>(Register source, Register base, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a381866c8baab49af354967b31ea15ad0">seqz</a>(Register rd, Register rs)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8024e636f25e9fa87389f9d35a989edb">sgtz</a>(Register rd, Register rs)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1e3853da0649de09252abb255a9f3393">sh</a>(Register source, Register base, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aef21299539802d9e0ceac198afd4617b">sll</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af94594f0f04267af409a78db67bb9b71">slli</a>(Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9e777ac85754a922a959edb25bd58ecb">slt</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af925f76cc1b151d380265d5bc57337f6">slti</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a209a0263ad193121293c85487fe31d65">sltiu</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12d90a2e3d478e9d6013fefd66336532">sltu</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a00181666efd7811d920d8b1b1531c81c">sltz</a>(Register rd, Register rs)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a21a72d35143fda865eb1cfafff5d436c">snez</a>(Register rd, Register rs)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aff9b4c78448b8d5d8153e45c508af42e">sra</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57da9a15ac3bb6964311214e42b5ab81">srai</a>(Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aae466853e312b068bc89066caba9d884">srl</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a876b7a80081b25b299abf597a5a8a8aa">srli</a>(Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aab35a44818ec82137ab1d11c6b5208c0">sub</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0bb9df834b847dd21b4bbc56926f527">sw</a>(Register source, Register base, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a93930954002f07f0dd2d50142b4bd176">sync</a>()</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2d7a9ab08837031589c86dcbd8f39933">unimp</a>()</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87d592924389c4833dfe39cbfe70c5c8">xor_</a>(Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab517d0d4c240a116d9f99bb617b3372a">xori</a>(Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
