# Cocotb Makefile for LCD Init FSM Debug

SIM ?= icarus
TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES = \
	../../rtl/peripherals/lcd/lcd_controller.v \
	../../rtl/peripherals/lcd/lcd_timing.v \
	../../rtl/peripherals/lcd/lcd_init_fsm.v

# Module to test
TOPLEVEL = lcd_controller

# Python test module
MODULE = test_lcd_init_debug

# Include cocotb makefiles
include $(shell cocotb-config --makefiles)/Makefile.sim
