#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x561a986d6f80 .scope module, "TB_DOUB_PROJ" "TB_DOUB_PROJ" 2 3;
 .timescale -9 -12;
v0x561a98701330_0 .var "X1", 2 0;
v0x561a98701410_0 .net "X3", 2 0, v0x561a986fe1b0_0;  1 drivers
v0x561a987014d0_0 .var "Y1", 2 0;
v0x561a98701570_0 .net "Y3", 2 0, L_0x561a98701ee0;  1 drivers
v0x561a98701630_0 .var "Z1", 2 0;
v0x561a987016d0_0 .net "Z3", 2 0, v0x561a986fa4c0_0;  1 drivers
v0x561a98701790_0 .var/i "file", 31 0;
S_0x561a986d9f60 .scope module, "uut0" "DOUB_PROJ" 2 9, 3 3 0, S_0x561a986d6f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "X1";
    .port_info 1 /INPUT 3 "Y1";
    .port_info 2 /INPUT 3 "Z1";
    .port_info 3 /OUTPUT 3 "X3";
    .port_info 4 /OUTPUT 3 "Y3";
    .port_info 5 /OUTPUT 3 "Z3";
L_0x561a98701c00 .functor XOR 3, v0x561a986fd6c0_0, v0x561a986fbc20_0, C4<000>, C4<000>;
L_0x561a98701d40 .functor XOR 3, v0x561a986fae60_0, v0x561a986f9d70_0, C4<000>, C4<000>;
L_0x561a98701dd0 .functor XOR 3, L_0x561a98701d40, v0x561a986f9660_0, C4<000>, C4<000>;
L_0x561a98701ee0 .functor XOR 3, v0x561a986fe960_0, v0x561a986ff140_0, C4<000>, C4<000>;
v0x561a987001a0_0 .net "A", 2 0, v0x561a986f9660_0;  1 drivers
v0x561a98700260_0 .net "Asq", 2 0, v0x561a986ffba0_0;  1 drivers
v0x561a98700320_0 .net "B", 2 0, L_0x561a98701c00;  1 drivers
v0x561a98700410_0 .net "Temp_Y3_1", 2 0, v0x561a986fe960_0;  1 drivers
v0x561a987004d0_0 .net "Temp_Y3_2", 2 0, v0x561a986ff140_0;  1 drivers
v0x561a987005c0_0 .net "X1", 2 0, v0x561a98701330_0;  1 drivers
v0x561a98700660_0 .net "X1sq_YZ_A", 2 0, L_0x561a98701dd0;  1 drivers
v0x561a98700750_0 .net "X3", 2 0, v0x561a986fe1b0_0;  alias, 1 drivers
v0x561a98700820_0 .net "Xsq", 2 0, v0x561a986fae60_0;  1 drivers
v0x561a987009e0_0 .net "Xsqsq", 2 0, v0x561a986fbc20_0;  1 drivers
v0x561a98700aa0_0 .net "Y1", 2 0, v0x561a987014d0_0;  1 drivers
v0x561a98700b90_0 .net "Y3", 2 0, L_0x561a98701ee0;  alias, 1 drivers
v0x561a98700c50_0 .net "YZ", 2 0, v0x561a986f9d70_0;  1 drivers
v0x561a98700d40_0 .net "Z1", 2 0, v0x561a98701630_0;  1 drivers
v0x561a98700e70_0 .net "Z3", 2 0, v0x561a986fa4c0_0;  alias, 1 drivers
v0x561a98700f60_0 .net "Zsq", 2 0, v0x561a986fc970_0;  1 drivers
v0x561a98701090_0 .net "Zsqsq", 2 0, v0x561a986fd6c0_0;  1 drivers
v0x561a98701150_0 .net *"_ivl_2", 2 0, L_0x561a98701d40;  1 drivers
S_0x561a986dad10 .scope module, "T0" "MM" 3 19, 4 1 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986daea0_0 .net "A", 2 0, v0x561a98701330_0;  alias, 1 drivers
v0x561a986f9580_0 .net "B", 2 0, v0x561a98701630_0;  alias, 1 drivers
v0x561a986f9660_0 .var "Z", 2 0;
o0x7f6141cd90a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986f9720_0 .net "clk", 0 0, o0x7f6141cd90a8;  0 drivers
o0x7f6141cd90d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986f97e0_0 .net "reset", 0 0, o0x7f6141cd90d8;  0 drivers
E_0x561a986a1770 .event anyedge, v0x561a986daea0_0, v0x561a986f9580_0;
S_0x561a986f9990 .scope module, "T1" "MM" 3 20, 4 1 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986f9bb0_0 .net "A", 2 0, v0x561a987014d0_0;  alias, 1 drivers
v0x561a986f9cb0_0 .net "B", 2 0, v0x561a98701630_0;  alias, 1 drivers
v0x561a986f9d70_0 .var "Z", 2 0;
o0x7f6141cd9258 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986f9e10_0 .net "clk", 0 0, o0x7f6141cd9258;  0 drivers
o0x7f6141cd9288 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986f9ed0_0 .net "reset", 0 0, o0x7f6141cd9288;  0 drivers
E_0x561a986a1de0 .event anyedge, v0x561a986f9bb0_0, v0x561a986f9580_0;
S_0x561a986fa080 .scope module, "T10" "MM" 3 42, 4 1 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986fa300_0 .net "A", 2 0, v0x561a986ffba0_0;  alias, 1 drivers
v0x561a986fa400_0 .net "B", 2 0, v0x561a986f9660_0;  alias, 1 drivers
v0x561a986fa4c0_0 .var "Z", 2 0;
o0x7f6141cd9408 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fa560_0 .net "clk", 0 0, o0x7f6141cd9408;  0 drivers
o0x7f6141cd9438 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fa620_0 .net "reset", 0 0, o0x7f6141cd9438;  0 drivers
E_0x561a986a0e00 .event anyedge, v0x561a986fa300_0, v0x561a986f9660_0;
S_0x561a986fa7d0 .scope module, "T2" "GFSQR" 3 22, 5 3 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /OUTPUT 3 "Z";
L_0x561a986d9d00 .functor BUFZ 3, v0x561a98701330_0, C4<000>, C4<000>, C4<000>;
v0x561a986fb1c0_0 .net "A", 2 0, v0x561a98701330_0;  alias, 1 drivers
v0x561a986fb2f0_0 .net "B", 2 0, L_0x561a986d9d00;  1 drivers
v0x561a986fb3b0_0 .net "Z", 2 0, v0x561a986fae60_0;  alias, 1 drivers
S_0x561a986fa9d0 .scope module, "sqrer" "MM" 5 10, 4 1 0, S_0x561a986fa7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986fac90_0 .net "A", 2 0, v0x561a98701330_0;  alias, 1 drivers
v0x561a986fada0_0 .net "B", 2 0, L_0x561a986d9d00;  alias, 1 drivers
v0x561a986fae60_0 .var "Z", 2 0;
o0x7f6141cd95b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986faf50_0 .net "clk", 0 0, o0x7f6141cd95b8;  0 drivers
o0x7f6141cd95e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fb010_0 .net "reset", 0 0, o0x7f6141cd95e8;  0 drivers
E_0x561a986d9bf0 .event anyedge, v0x561a986daea0_0, v0x561a986fada0_0;
S_0x561a986fb4a0 .scope module, "T3" "GFSQR" 3 23, 5 3 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /OUTPUT 3 "Z";
L_0x561a98701900 .functor BUFZ 3, v0x561a986fae60_0, C4<000>, C4<000>, C4<000>;
v0x561a986fbf50_0 .net "A", 2 0, v0x561a986fae60_0;  alias, 1 drivers
v0x561a986fc030_0 .net "B", 2 0, L_0x561a98701900;  1 drivers
v0x561a986fc0f0_0 .net "Z", 2 0, v0x561a986fbc20_0;  alias, 1 drivers
S_0x561a986fb710 .scope module, "sqrer" "MM" 5 10, 4 1 0, S_0x561a986fb4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986fba10_0 .net "A", 2 0, v0x561a986fae60_0;  alias, 1 drivers
v0x561a986fbb40_0 .net "B", 2 0, L_0x561a98701900;  alias, 1 drivers
v0x561a986fbc20_0 .var "Z", 2 0;
o0x7f6141cd97c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fbce0_0 .net "clk", 0 0, o0x7f6141cd97c8;  0 drivers
o0x7f6141cd97f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fbda0_0 .net "reset", 0 0, o0x7f6141cd97f8;  0 drivers
E_0x561a986fb990 .event anyedge, v0x561a986fae60_0, v0x561a986fbb40_0;
S_0x561a986fc210 .scope module, "T4" "GFSQR" 3 25, 5 3 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /OUTPUT 3 "Z";
L_0x561a98701a00 .functor BUFZ 3, v0x561a98701630_0, C4<000>, C4<000>, C4<000>;
v0x561a986fcca0_0 .net "A", 2 0, v0x561a98701630_0;  alias, 1 drivers
v0x561a986fcd80_0 .net "B", 2 0, L_0x561a98701a00;  1 drivers
v0x561a986fce40_0 .net "Z", 2 0, v0x561a986fc970_0;  alias, 1 drivers
S_0x561a986fc430 .scope module, "sqrer" "MM" 5 10, 4 1 0, S_0x561a986fc210;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986fc760_0 .net "A", 2 0, v0x561a98701630_0;  alias, 1 drivers
v0x561a986fc890_0 .net "B", 2 0, L_0x561a98701a00;  alias, 1 drivers
v0x561a986fc970_0 .var "Z", 2 0;
o0x7f6141cd99d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fca30_0 .net "clk", 0 0, o0x7f6141cd99d8;  0 drivers
o0x7f6141cd9a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fcaf0_0 .net "reset", 0 0, o0x7f6141cd9a08;  0 drivers
E_0x561a986fc6e0 .event anyedge, v0x561a986f9580_0, v0x561a986fc890_0;
S_0x561a986fcf60 .scope module, "T5" "GFSQR" 3 26, 5 3 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /OUTPUT 3 "Z";
L_0x561a98701b00 .functor BUFZ 3, v0x561a986fc970_0, C4<000>, C4<000>, C4<000>;
v0x561a986fd9f0_0 .net "A", 2 0, v0x561a986fc970_0;  alias, 1 drivers
v0x561a986fdad0_0 .net "B", 2 0, L_0x561a98701b00;  1 drivers
v0x561a986fdb90_0 .net "Z", 2 0, v0x561a986fd6c0_0;  alias, 1 drivers
S_0x561a986fd180 .scope module, "sqrer" "MM" 5 10, 4 1 0, S_0x561a986fcf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986fd4b0_0 .net "A", 2 0, v0x561a986fc970_0;  alias, 1 drivers
v0x561a986fd5e0_0 .net "B", 2 0, L_0x561a98701b00;  alias, 1 drivers
v0x561a986fd6c0_0 .var "Z", 2 0;
o0x7f6141cd9be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fd780_0 .net "clk", 0 0, o0x7f6141cd9be8;  0 drivers
o0x7f6141cd9c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fd840_0 .net "reset", 0 0, o0x7f6141cd9c18;  0 drivers
E_0x561a986fd430 .event anyedge, v0x561a986fc970_0, v0x561a986fd5e0_0;
S_0x561a986fdcb0 .scope module, "T6" "MM" 3 30, 4 1 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986fdfa0_0 .net "A", 2 0, v0x561a986f9660_0;  alias, 1 drivers
v0x561a986fe0d0_0 .net "B", 2 0, L_0x561a98701c00;  alias, 1 drivers
v0x561a986fe1b0_0 .var "Z", 2 0;
o0x7f6141cd9df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fe270_0 .net "clk", 0 0, o0x7f6141cd9df8;  0 drivers
o0x7f6141cd9e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fe330_0 .net "reset", 0 0, o0x7f6141cd9e28;  0 drivers
E_0x561a986fdf40 .event anyedge, v0x561a986f9660_0, v0x561a986fe0d0_0;
S_0x561a986fe4e0 .scope module, "T7" "MM" 3 34, 4 1 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986fe7c0_0 .net "A", 2 0, v0x561a986fbc20_0;  alias, 1 drivers
v0x561a986fe8a0_0 .net "B", 2 0, v0x561a986f9660_0;  alias, 1 drivers
v0x561a986fe960_0 .var "Z", 2 0;
o0x7f6141cd9f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986fea20_0 .net "clk", 0 0, o0x7f6141cd9f78;  0 drivers
o0x7f6141cd9fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986feae0_0 .net "reset", 0 0, o0x7f6141cd9fa8;  0 drivers
E_0x561a986fe740 .event anyedge, v0x561a986fbc20_0, v0x561a986f9660_0;
S_0x561a986fec90 .scope module, "T8" "MM" 3 36, 4 1 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986fef70_0 .net "A", 2 0, L_0x561a98701c00;  alias, 1 drivers
v0x561a986ff080_0 .net "B", 2 0, L_0x561a98701dd0;  alias, 1 drivers
v0x561a986ff140_0 .var "Z", 2 0;
o0x7f6141cda128 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986ff230_0 .net "clk", 0 0, o0x7f6141cda128;  0 drivers
o0x7f6141cda158 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986ff2f0_0 .net "reset", 0 0, o0x7f6141cda158;  0 drivers
E_0x561a986feef0 .event anyedge, v0x561a986fe0d0_0, v0x561a986ff080_0;
S_0x561a986ff4a0 .scope module, "T9" "GFSQR" 3 40, 5 3 0, S_0x561a986d9f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /OUTPUT 3 "Z";
L_0x561a98702060 .functor BUFZ 3, v0x561a986f9660_0, C4<000>, C4<000>, C4<000>;
v0x561a986ffea0_0 .net "A", 2 0, v0x561a986f9660_0;  alias, 1 drivers
v0x561a986fff80_0 .net "B", 2 0, L_0x561a98702060;  1 drivers
v0x561a98700040_0 .net "Z", 2 0, v0x561a986ffba0_0;  alias, 1 drivers
S_0x561a986ff6e0 .scope module, "sqrer" "MM" 5 10, 4 1 0, S_0x561a986ff4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 3 "Z";
v0x561a986ff9e0_0 .net "A", 2 0, v0x561a986f9660_0;  alias, 1 drivers
v0x561a986ffac0_0 .net "B", 2 0, L_0x561a98702060;  alias, 1 drivers
v0x561a986ffba0_0 .var "Z", 2 0;
o0x7f6141cda2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986ffca0_0 .net "clk", 0 0, o0x7f6141cda2a8;  0 drivers
o0x7f6141cda2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561a986ffd40_0 .net "reset", 0 0, o0x7f6141cda2d8;  0 drivers
E_0x561a986ff960 .event anyedge, v0x561a986f9660_0, v0x561a986ffac0_0;
    .scope S_0x561a986dad10;
T_0 ;
    %wait E_0x561a986a1770;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986f9660_0, 4, 1;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986f9660_0, 4, 1;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986daea0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9580_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986f9660_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561a986f9990;
T_1 ;
    %wait E_0x561a986a1de0;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986f9d70_0, 4, 1;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986f9d70_0, 4, 1;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986f9bb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986f9cb0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986f9d70_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561a986fa9d0;
T_2 ;
    %wait E_0x561a986d9bf0;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fae60_0, 4, 1;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fae60_0, 4, 1;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fac90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fada0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fae60_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561a986fb710;
T_3 ;
    %wait E_0x561a986fb990;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fbc20_0, 4, 1;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fbc20_0, 4, 1;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fba10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fbb40_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fbc20_0, 4, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561a986fc430;
T_4 ;
    %wait E_0x561a986fc6e0;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fc970_0, 4, 1;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fc970_0, 4, 1;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fc760_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fc890_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fc970_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561a986fd180;
T_5 ;
    %wait E_0x561a986fd430;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fd6c0_0, 4, 1;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fd6c0_0, 4, 1;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fd4b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fd5e0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fd6c0_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561a986fdcb0;
T_6 ;
    %wait E_0x561a986fdf40;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fe1b0_0, 4, 1;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fe1b0_0, 4, 1;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fdfa0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe0d0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fe1b0_0, 4, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561a986fe4e0;
T_7 ;
    %wait E_0x561a986fe740;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fe960_0, 4, 1;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fe960_0, 4, 1;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fe7c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fe8a0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fe960_0, 4, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561a986fec90;
T_8 ;
    %wait E_0x561a986feef0;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986ff140_0, 4, 1;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986ff140_0, 4, 1;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fef70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ff080_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986ff140_0, 4, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561a986ff6e0;
T_9 ;
    %wait E_0x561a986ff960;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986ffba0_0, 4, 1;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986ffba0_0, 4, 1;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986ff9e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986ffac0_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986ffba0_0, 4, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561a986fa080;
T_10 ;
    %wait E_0x561a986a0e00;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fa4c0_0, 4, 1;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fa4c0_0, 4, 1;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 0, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 2, 3;
    %and;
    %xor;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %load/vec4 v0x561a986fa300_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x561a986fa400_0;
    %parti/s 1, 1, 2;
    %and;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561a986fa4c0_0, 4, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x561a986d6f80;
T_11 ;
    %delay 10000, 0;
    %vpi_call 2 13 "$fwrite", v0x561a98701790_0, "%g\011%b\011%b\012", $time, v0x561a98701330_0, v0x561a987016d0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x561a986d6f80;
T_12 ;
    %vpi_func 2 19 "$fopen" 32, "TB_GFSQR.log", "w" {0 0 0};
    %store/vec4 v0x561a98701790_0, 0, 32;
    %vpi_call 2 21 "$display", "Time\011A\011Z" {0 0 0};
    %vpi_call 2 22 "$fwrite", v0x561a98701790_0, "Time\011A\011Z\012" {0 0 0};
    %vpi_call 2 23 "$monitor", "%g\011%b\011%b", $time, v0x561a98701330_0, v0x561a987016d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561a98701330_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561a987014d0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561a98701630_0, 0, 3;
    %delay 10000, 0;
    %load/vec4 v0x561a987016d0_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_12.0, 6;
    %vpi_call 2 31 "$display", "Assertion failed: Z is not 3'b100 as expected. Z=%b", v0x561a987016d0_0 {0 0 0};
    %vpi_call 2 32 "$fclose", v0x561a98701790_0 {0 0 0};
    %vpi_call 2 33 "$stop" {0 0 0};
T_12.0 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561a98701330_0, 0, 3;
    %delay 10000, 0;
    %load/vec4 v0x561a987016d0_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_12.2, 6;
    %vpi_call 2 42 "$display", "Assertion failed: Z is not 3'b001 as expected. Z=%b", v0x561a987016d0_0 {0 0 0};
    %vpi_call 2 43 "$fclose", v0x561a98701790_0 {0 0 0};
    %vpi_call 2 44 "$stop" {0 0 0};
T_12.2 ;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561a98701330_0, 0, 3;
    %delay 10000, 0;
    %load/vec4 v0x561a987016d0_0;
    %cmpi/ne 5, 0, 3;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 2 53 "$display", "Assertion failed: Z is not 3'b101 as expected. Z=%b", v0x561a987016d0_0 {0 0 0};
    %vpi_call 2 54 "$fclose", v0x561a98701790_0 {0 0 0};
    %vpi_call 2 55 "$stop" {0 0 0};
T_12.4 ;
    %vpi_call 2 59 "$display", "End of simulation @ %g ns\012If reached, no errors present in logic.", $time {0 0 0};
    %vpi_call 2 60 "$fwrite", v0x561a98701790_0, "If reached, no errors present in logic.\012End of simulation @ %g ns", $time {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/home/speedy/repos/coursework/hw_crypto/hw3/verilog/testbenches/TB_DOUB_PROJ.v";
    "./../DOUB_PROJ.v";
    "..//./MM.v";
    "..//GFSQR.v";
