#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Sep 21 15:19:24 2021
# Process ID: 1978
# Current directory: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog
# Command line: vivado -source open_wave.tcl
# Log file: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/vivado.log
# Journal file: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ext_disk/ext_hdd/downloads/Vivado_2020_1/Vivado/2020.1/data/ip'.
# open_wave_database matmul.wdb
open_wave_config /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/matmul.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 21 15:23:32 2021...
