
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	
Date:		Wed Mar 12 15:20:00 2025
Host:		5013-w38 (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
OS:		Rocky Linux 8.8 (Green Obsidian)

License:
		[15:20:00.216897] Configured Lic search path (21.01-s002): /CMC/tools/licenses/cadence.license

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef ../LEF/gsclib045_multibitsDFF.lef ../LEF/giolib045.lef}
<CMD> set init_verilog ../Synthesized/polynomial_top.v
<CMD> set init_mmmc_file Slow.view
<CMD> set init_io_file polynomial.io.prov
<CMD> set init_top_cell polynomial_top
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=03/12 15:22:14, mem=994.2M)
#% End Load MMMC data ... (date=03/12 15:22:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=994.8M, current mem=994.8M)
basic

Loading LEF file ../LEF/gsclib045_tech.lef ...

Loading LEF file ../LEF/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ../LEF/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.

Loading LEF file ../LEF/giolib045.lef ...
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Slow.view
Reading Slow timing library '/home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/pads_SS_s1vg.lib' ...
Read 8 cells in library 'giolib045' 
Reading Slow timing library '/home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/users/aakarsh1/ECE403_Lab3_Polynomial/Libraries/slow_vdd1v0_basicCells.lib)
Read 481 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=24.5M, fe_cpu=0.31min, fe_real=2.23min, fe_mem=1043.1M) ***
#% Begin Load netlist data ... (date=03/12 15:22:14, mem=1015.3M)
*** Begin netlist parsing (mem=1043.1M) ***
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Synthesized/polynomial_top.v'

*** Memory Usage v#1 (Current mem = 1043.145M, initial mem = 486.898M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1043.1M) ***
#% End Load netlist data ... (date=03/12 15:22:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1023.9M, current mem=1023.9M)
Set top cell to polynomial_top.
Hooked 489 DB cells to tlib cells.
** Removed 4 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell polynomial_top ...
*** Netlist is unique.
** info: there are 607 modules.
** info: there are 426 stdCell insts.
** info: there are 34 Pad insts.

*** Memory Usage v#1 (Current mem = 1098.059M, initial mem = 486.898M) ***
Reading IO assignment file "polynomial.io.prov" ...
Adjusting Core to Bottom to: 0.1600.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /CMC/kits/GPDK045/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
Cap table was created using Encounter 09.11-s082_1.
Process name: gpdk045.
**WARN: (IMPEXT-2662):	Cap table /CMC/kits/GPDK045/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
Summary of Active RC-Corners : 
 
 Analysis View: Slow
    RC-Corner Name        : basic
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/kits/GPDK045/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/GPDK045/gsclib045_svt_v4.7/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../Synthesized/polynomial_top.sdc' ...
Current (total cpu=0:00:18.8, real=0:02:14, peak res=1324.8M, current mem=1324.8M)
ERROR (CTE-2): scripts aborted prematurely, turning off message_verbosity.


ERROR (CTE-27): Reading of timing constraints file aborted prematurely missing close-bracket
    while executing
"wire   \B<0> , \ab<5][4> , \ab<5][3> , \ab<5][2> , \ab<5][1> , \ab<5]["
    (file "../Synthesized/polynomial_top.sdc" line 12)
---
    invoked from within
"__source ../Synthesized/polynomial_top.sdc"
    ("uplevel" body line 1)
    invoked from within
"uplevel #0 __source ../Synthesized/polynomial_top.sdc"
    ("eval" body line 1)
    invoked from within
"eval "uplevel #0 $::syn2ambit::source_cmd $::syn2ambit::tcl_file_G"".

WARNING (CTE-25): Line: 7 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: input


WARNING (CTE-25): Line: 4 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: B<0>


WARNING (CTE-25): Line: 9 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: output


WARNING (CTE-25): Line: 6, 11 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: PRODUCT<2>


WARNING (CTE-25): Line: 8 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: B<2>


WARNING (CTE-25): Line: 5, 10 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: PRODUCT<7>


WARNING (CTE-25): Line: 3 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: A<3>


WARNING (CTE-25): Line: 2 of File ../Synthesized/polynomial_top.sdc : Skipped unsupported command: module


**ERROR: (IMPCTE-2):	Scripts terminated prematurely. Turning off message_verbosity.
**ERROR: (IMPCTE-27):	read_dc_script terminated prematurely 
Total number of combinational cells: 318
Total number of sequential cells: 144
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPEXT-2662          1  Cap table %s does not have the EXTENDED ...
WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPCTE-2             1  Scripts terminated prematurely. Turning ...
ERROR     IMPCTE-27            1  read_dc_script terminated prematurely %s...
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
*** Message Summary: 80 warning(s), 2 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.1 0.7 20 20 20 20
Adjusting Core to Bottom to: 20.3000.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 1 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.1 0.7 20.0 20 20.0 20
Adjusting Core to Bottom to: 20.3000.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 2 bottom 2 left 2 right 2} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Wed Mar 12 15:25:23 2025
viaInitial ends at Wed Mar 12 15:25:23 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1594.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via1  |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 2 -spacing 1 -set_to_set_distance 100 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1598.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1598.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1598.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1598.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1598.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       24       |        0       |
| Metal2 |       12       |       NA       |
+--------+----------------+----------------+
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal2(2) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Wed Mar 12 15:27:52 2025 ***
SPECIAL ROUTE ran on directory: /home/users/aakarsh1/ECE403_Lab3_Polynomial/Innovus
SPECIAL ROUTE ran on machine: 5013-w38 (Linux 4.18.0-477.27.1.el8_8.x86_64 x86_64 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 2
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3062.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 592 macros, 24 used
Read in 59 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
  38 pad components: 0 unplaced, 38 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 34 logical pins
Read in 34 nets
Read in 2 special nets, 2 routed
Read in 118 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 2.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 352
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 20
  Number of Followpin connections: 176
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3103.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 550 wires.
ViaGen created 354 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       528      |       NA       |
|  Via1  |       354      |        0       |
| Metal2 |        2       |       NA       |
| Metal4 |       20       |       NA       |
+--------+----------------+----------------+
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:39.3/0:08:04.4 (0.1), mem = 1637.8M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 6 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=1750.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.2 mem=1750.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1755.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 425 (75.5%) nets
3		: 90 (16.0%) nets
4     -	14	: 45 (8.0%) nets
15    -	39	: 3 (0.5%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=422 (0 fixed + 422 movable) #buf cell=0 #inv cell=53 #block=0 (0 floating + 0 preplaced)
#ioInst=42 #net=563 #term=1520 #term/net=2.70, #fixedIo=42, #floatIo=0, #fixedPin=34, #floatPin=0
stdCell: 422 single + 0 double + 0 multi
Total standard cell length = 0.6172 (mm), area = 0.0011 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.007.
Density for the design = 0.007.
       = stdcell_area 3086 sites (1055 um^2) / alloc_area 468000 sites (160056 um^2).
Pin Density = 0.003193.
            = total # of pins 1520 / total area 476000.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.373e+04 (9.11e+03 4.63e+03)
              Est.  stn bbox = 1.514e+04 (1.02e+04 4.90e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1982.7M
Iteration  2: Total net bbox = 1.373e+04 (9.11e+03 4.63e+03)
              Est.  stn bbox = 1.514e+04 (1.02e+04 4.90e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1982.7M
Iteration  3: Total net bbox = 1.555e+04 (9.55e+03 6.00e+03)
              Est.  stn bbox = 1.814e+04 (1.14e+04 6.70e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.1M
Active setup views:
    Slow
Iteration  4: Total net bbox = 1.555e+04 (9.50e+03 6.05e+03)
              Est.  stn bbox = 1.816e+04 (1.14e+04 6.75e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2001.1M
Iteration  5: Total net bbox = 1.503e+04 (8.97e+03 6.07e+03)
              Est.  stn bbox = 1.761e+04 (1.08e+04 6.78e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2001.1M
Iteration  6: Total net bbox = 1.384e+04 (8.19e+03 5.65e+03)
              Est.  stn bbox = 1.616e+04 (9.91e+03 6.25e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 2018.1M
Iteration  7: Total net bbox = 1.405e+04 (8.43e+03 5.62e+03)
              Est.  stn bbox = 1.637e+04 (1.01e+04 6.22e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2018.1M
Iteration  8: Total net bbox = 1.405e+04 (8.43e+03 5.62e+03)
              Est.  stn bbox = 1.637e+04 (1.01e+04 6.22e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2018.1M
Iteration  9: Total net bbox = 1.272e+04 (7.93e+03 4.80e+03)
              Est.  stn bbox = 1.466e+04 (9.53e+03 5.13e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2018.1M
Iteration 10: Total net bbox = 1.272e+04 (7.93e+03 4.80e+03)
              Est.  stn bbox = 1.466e+04 (9.53e+03 5.13e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2018.1M
Iteration 11: Total net bbox = 1.289e+04 (7.95e+03 4.94e+03)
              Est.  stn bbox = 1.483e+04 (9.54e+03 5.29e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2020.5M
Iteration 12: Total net bbox = 1.289e+04 (7.95e+03 4.94e+03)
              Est.  stn bbox = 1.483e+04 (9.54e+03 5.29e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2020.5M
Iteration 13: Total net bbox = 1.347e+04 (8.48e+03 4.99e+03)
              Est.  stn bbox = 1.546e+04 (1.01e+04 5.33e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2026.9M
Iteration 14: Total net bbox = 1.347e+04 (8.48e+03 4.99e+03)
              Est.  stn bbox = 1.546e+04 (1.01e+04 5.33e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2026.9M
Iteration 15: Total net bbox = 1.347e+04 (8.48e+03 4.99e+03)
              Est.  stn bbox = 1.546e+04 (1.01e+04 5.33e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2026.9M
*** cost = 1.347e+04 (8.48e+03 4.99e+03) (cpu for global=0:00:01.4) real=0:00:03.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
Core Placement runtime cpu: 0:00:00.6 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:41.9 mem=2026.9M) ***
Total net bbox length = 1.347e+04 (8.480e+03 4.986e+03) (ext = 7.556e+03)
Move report: Detail placement moves 422 insts, mean move: 1.43 um, max move: 9.05 um 
	Max move on inst (polynomialCore/mult_55/U52): (632.12, 326.81) --> (629.00, 332.73)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1998.0MB
Summary Report:
Instances move: 422 (out of 422 movable)
Instances flipped: 0
Mean displacement: 1.43 um
Max displacement: 9.05 um (Instance: polynomialCore/mult_55/U52) (632.123, 326.805) -> (629, 332.73)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.379e+04 (8.523e+03 5.271e+03) (ext = 7.559e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1998.0MB
*** Finished refinePlace (0:00:41.9 mem=1998.0M) ***
*** End of Placement (cpu=0:00:02.3, real=0:00:03.0, mem=1992.0M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 564 )
Density distribution unevenness ratio = 95.294%
*** Free Virtual Timing Model ...(mem=2008.0M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 424 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1324
[NR-eGR] #PG Blockages       : 424
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 563 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 529
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.424430e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2052.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1418 
[NR-eGR]  Metal2   (2V)          2589  1918 
[NR-eGR]  Metal3   (3H)          8141    81 
[NR-eGR]  Metal4   (4V)          3123     4 
[NR-eGR]  Metal5   (5H)           645     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        14499  3421 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13801um
[NR-eGR] Total length: 14499um, number of vias: 3421
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 2052.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 2005.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:02.9/0:00:03.9 (0.7), totSession cpu/real = 0:00:42.2/0:08:08.4 (0.1), mem = 2005.9M
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0.1 -holdTargetSlack 0.1 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                          preRoute
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setOptMode -allEndPoints                          false
setOptMode -drcMargin                             0
setOptMode -effort                                high
setOptMode -fixCap                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -holdTargetSlack                       0.1
setOptMode -leakageToDynamicRatio                 1
setOptMode -maxDensity                            0.95
setOptMode -powerEffort                           none
setOptMode -reclaimArea                           true
setOptMode -setupTargetSlack                      0.1
setOptMode -simplifyNetlist                       true
setOptMode -usefulSkew                            true
setPlaceMode -place_design_floorplan_mode         false
setAnalysisMode -analysisType                     single
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:45.0/0:08:56.8 (0.1), mem = 2010.0M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:45.0/0:08:56.8 (0.1), mem = 2006.0M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:45.0/0:08:56.8 (0.1), mem = 2006.0M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1688.5M, totSessionCpu=0:00:45 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:45.0/0:08:56.9 (0.1), mem = 2006.0M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2014.01 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1699.0M, totSessionCpu=0:00:45 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.1; extra slack 0.0
Hold Target Slack: user slack 0.1
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2014.01 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 424 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1324
[NR-eGR] #PG Blockages       : 424
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 563 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 529
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.426995e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1418 
[NR-eGR]  Metal2   (2V)          2595  1934 
[NR-eGR]  Metal3   (3H)          8174    77 
[NR-eGR]  Metal4   (4V)          3109     4 
[NR-eGR]  Metal5   (5H)           645     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        14523  3433 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13795um
[NR-eGR] Total length: 14523um, number of vias: 3433
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2073.20 MB )
Extraction called for design 'polynomial_top' of instances=464 and nets=579 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design polynomial_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2073.203M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2071.2)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 565
End delay calculation. (MEM=2198.73 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2198.73 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:46.1 mem=2190.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     15 (46)      |   -0.791   |     15 (46)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.659%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1761.0M, totSessionCpu=0:00:46 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:00:46.1/0:08:58.0 (0.1), mem = 2137.7M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2137.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2137.7M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.2/0:08:58.1 (0.1), mem = 2137.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:46.4/0:08:58.3 (0.1), mem = 2339.3M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.4/0:08:58.3 (0.1), mem = 2339.3M
Info: 34 io nets excluded

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:47.1/0:08:58.9 (0.1), mem = 2261.3M
Info: 34 io nets excluded
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.1/0:08:59.0 (0.1), mem = 2318.5M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.66
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.66%|        -|   0.100|   0.000|   0:00:00.0| 2318.5M|
Info: 34 io nets excluded
|    0.66%|        0|   0.100|   0.000|   0:00:00.0| 2318.5M|
|    0.66%|        1|   0.100|   0.000|   0:00:00.0| 2340.6M|
|    0.66%|        0|   0.100|   0.000|   0:00:00.0| 2340.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.66
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:47.5/0:08:59.3 (0.1), mem = 2340.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2262.52M, totSessionCpu=0:00:47).
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.5/0:08:59.4 (0.1), mem = 2262.5M
Info: 34 io nets excluded
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:47.8/0:08:59.7 (0.1), mem = 2264.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.8/0:08:59.7 (0.1), mem = 2264.7M
Info: 34 io nets excluded
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    30|   124|    -0.85|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.66%|          |         |
|     1|     1|    -0.02|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       1|      48|       5|  0.69%| 0:00:00.0|  2365.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       1|  0.69%| 0:00:00.0|  2365.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2365.6M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:48.0/0:08:59.9 (0.1), mem = 2274.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1879.8M, totSessionCpu=0:00:48 **

Active setup views:
 Slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 34 io nets excluded
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.0/0:08:59.9 (0.1), mem = 2312.7M
*info: 34 io nets excluded
*info: 14 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.100  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+--------+---------+------------+--------+----------+---------+---------------+
|   0.100|   0.000|    0.69%|   0:00:00.0| 2350.9M|      Slow|       NA| NA            |
+--------+--------+---------+------------+--------+----------+---------+---------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2350.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2350.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.100  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:48.4/0:09:00.3 (0.1), mem = 2280.8M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Info: 34 io nets excluded
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.5/0:09:00.3 (0.1), mem = 2338.0M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.69%|        -|   0.100|   0.000|   0:00:00.0| 2340.0M|
Info: 34 io nets excluded
|    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2341.0M|
|    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2341.0M|
|    0.69%|        1|   0.100|   0.000|   0:00:00.0| 2361.1M|
|    0.69%|        3|   0.100|   0.000|   0:00:01.0| 2365.6M|
|    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2365.6M|
|    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2365.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.69
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:48.8/0:09:00.7 (0.1), mem = 2365.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2283.55M, totSessionCpu=0:00:49).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.9/0:09:00.8 (0.1), mem = 2283.6M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  Slow
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 424 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1324
[NR-eGR] #PG Blockages       : 424
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 610 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 576
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 576 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.424259e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2335.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  7: Total net bbox = 1.238e+04 (7.62e+03 4.76e+03)
              Est.  stn bbox = 1.428e+04 (9.21e+03 5.08e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2296.9M
Iteration  8: Total net bbox = 1.259e+04 (7.63e+03 4.96e+03)
              Est.  stn bbox = 1.452e+04 (9.22e+03 5.30e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2288.9M
Iteration  9: Total net bbox = 1.275e+04 (7.81e+03 4.94e+03)
              Est.  stn bbox = 1.468e+04 (9.41e+03 5.27e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2288.9M
Iteration 10: Total net bbox = 1.286e+04 (7.93e+03 4.92e+03)
              Est.  stn bbox = 1.480e+04 (9.55e+03 5.25e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2309.0M
Iteration 11: Total net bbox = 1.340e+04 (8.40e+03 5.01e+03)
              Est.  stn bbox = 1.538e+04 (1.00e+04 5.33e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2302.0M
Move report: Timing Driven Placement moves 468 insts, mean move: 8.20 um, max move: 232.42 um 
	Max move on inst (polynomialCore/U47): (609.40, 297.37) --> (377.95, 296.40)

Finished Incremental Placement (cpu=0:00:01.2, real=0:00:01.0, mem=2302.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:00:50.3 mem=2302.0M) ***
Total net bbox length = 1.357e+04 (8.586e+03 4.981e+03) (ext = 4.489e+03)
Move report: Detail placement moves 468 insts, mean move: 1.27 um, max move: 5.55 um 
	Max move on inst (polynomialCore/mult_55/U28): (650.72, 305.33) --> (646.00, 304.50)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2273.0MB
Summary Report:
Instances move: 468 (out of 468 movable)
Instances flipped: 0
Mean displacement: 1.27 um
Max displacement: 5.55 um (Instance: polynomialCore/mult_55/U28) (650.722, 305.33) -> (646, 304.5)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.382e+04 (8.658e+03 5.165e+03) (ext = 4.492e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2273.0MB
*** Finished refinePlace (0:00:50.3 mem=2273.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 424 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1324
[NR-eGR] #PG Blockages       : 424
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 610 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 576
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 576 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.437084e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2326.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1509 
[NR-eGR]  Metal2   (2V)          3722  1882 
[NR-eGR]  Metal3   (3H)          8797    89 
[NR-eGR]  Metal4   (4V)          1918     2 
[NR-eGR]  Metal5   (5H)           138     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        14575  3482 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13824um
[NR-eGR] Total length: 14575um, number of vias: 3482
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 2347.8M
Tdgp not successfully inited but do clear! skip clearing

*** Finished incrementalPlace (cpu=0:00:01.7, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2277.8M)
Extraction called for design 'polynomial_top' of instances=510 and nets=626 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design polynomial_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2277.766M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1873.6M, totSessionCpu=0:00:51 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2271.86)
Total number of fetched objects 611
End delay calculation. (MEM=2307.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2307.07 CPU=0:00:00.0 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:50.8/0:09:02.7 (0.1), mem = 2307.1M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.8/0:09:02.7 (0.1), mem = 2323.1M
Info: 34 io nets excluded
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    12|    -0.65|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       2|       4|       2|  0.69%| 0:00:00.0|  2385.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%| 0:00:00.0|  2385.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2385.2M) ***

*** Starting refinePlace (0:00:51.2 mem=2383.2M) ***
Total net bbox length = 1.382e+04 (8.657e+03 5.167e+03) (ext = 4.492e+03)
Move report: Detail placement moves 4 insts, mean move: 0.60 um, max move: 0.60 um 
	Max move on inst (polynomialCore/FE_OFC51_N60): (434.80, 292.95) --> (434.20, 292.95)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2367.2MB
Summary Report:
Instances move: 4 (out of 474 movable)
Instances flipped: 0
Mean displacement: 0.60 um
Max displacement: 0.60 um (Instance: polynomialCore/FE_OFC51_N60) (434.8, 292.95) -> (434.2, 292.95)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.383e+04 (8.659e+03 5.167e+03) (ext = 4.492e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2367.2MB
*** Finished refinePlace (0:00:51.2 mem=2367.2M) ***
*** maximum move = 0.60 um ***
*** Finished re-routing un-routed nets (2367.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2383.2M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:51.2/0:09:03.2 (0.1), mem = 2303.1M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=2303.1M)
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.693%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1902.3M, totSessionCpu=0:00:51 **
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 34 io nets excluded
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.3/0:09:03.2 (0.1), mem = 2303.3M
*info: 34 io nets excluded
*info: 14 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.162 TNS Slack 0.000 Density 0.69
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2360.5M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:51.7/0:09:03.6 (0.1), mem = 2301.5M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Info: 34 io nets excluded
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.7/0:09:03.7 (0.1), mem = 2354.7M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.69%|        -|   0.100|   0.000|   0:00:00.0| 2360.7M|
|    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2360.7M|
|    0.69%|        1|   0.100|   0.000|   0:00:00.0| 2379.8M|
|    0.69%|        1|   0.100|   0.000|   0:00:00.0| 2384.3M|
|    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2384.3M|
|    0.69%|        0|   0.100|   0.000|   0:00:00.0| 2384.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.69
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:52.1 mem=2384.3M) ***
Total net bbox length = 1.383e+04 (8.665e+03 5.164e+03) (ext = 4.492e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2368.3MB
Summary Report:
Instances move: 0 (out of 473 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.383e+04 (8.665e+03 5.164e+03) (ext = 4.492e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2368.3MB
*** Finished refinePlace (0:00:52.1 mem=2368.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2368.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2384.3M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:52.2/0:09:04.1 (0.1), mem = 2384.3M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2304.25M, totSessionCpu=0:00:52).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.2/0:09:04.1 (0.1), mem = 2304.2M
Info: 34 io nets excluded
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%| 0:00:00.0|  2361.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2361.5M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:52.3/0:09:04.2 (0.1), mem = 2304.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:52.3 mem=2304.4M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2304.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2272.4MB
Summary Report:
Instances move: 0 (out of 473 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2272.4MB
*** Finished refinePlace (0:00:52.3 mem=2272.4M) ***
GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 615 nets : 

Active setup views:
 Slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'polynomial_top' of instances=515 and nets=631 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design polynomial_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2333.047M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2323.05)
Total number of fetched objects 616
End delay calculation. (MEM=2309.09 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2309.09 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:52.5 mem=2309.1M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 424 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1324
[NR-eGR] #PG Blockages       : 424
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 615 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 581
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 581 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.437255e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2331.20 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1912.4M, totSessionCpu=0:00:53 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.692%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1914.1M, totSessionCpu=0:00:53 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2188.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6166          3  Capacitance table file(s) without the EX...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
*** Message Summary: 11 warning(s), 2 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:07.8/0:00:08.5 (0.9), totSession cpu/real = 0:00:52.8/0:09:05.3 (0.1), mem = 2188.4M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:54.1/0:09:26.8 (0.1), mem = 2192.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2188.5M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Density: 0.692%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Reported timing to dir timingReports
Total CPU time: 0.11 sec
Total Real time: 0.0 sec
Total Memory Usage: 2188.625 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.1/0:00:00.6 (0.2), totSession cpu/real = 0:00:54.2/0:09:27.5 (0.1), mem = 2188.6M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_preCTS -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:01:01.8/0:11:45.0 (0.1), mem = 2192.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2188.7M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Density: 0.692%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Reported timing to dir timingReports
Total CPU time: 0.1 sec
Total Real time: 1.0 sec
Total Memory Usage: 2188.882812 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.1), totSession cpu/real = 0:01:01.9/0:11:45.7 (0.1), mem = 2188.9M
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): Slow
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
**ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
<CMD> ccopt_design
#% Begin ccopt_design (date=03/12 15:34:51, mem=1773.2M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:11.9/0:14:49.1 (0.1), mem = 2173.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire       1
setNanoRouteMode -droutePostRouteWidenWireRule    LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible     false
setNanoRouteMode -grouteExpTdStdDelay             41.6
setNanoRouteMode -timingEngine                    {}
setExtractRCMode -engine                          preRoute
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { Slow }
setOptMode -activeSetupViews                      { Slow }
setOptMode -allEndPoints                          false
setOptMode -autoSetupViews                        { Slow}
setOptMode -autoTDGRSetupViews                    { Slow}
setOptMode -drcMargin                             0
setOptMode -effort                                high
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -holdTargetSlack                       0.1
setOptMode -leakageToDynamicRatio                 1
setOptMode -maxDensity                            0.95
setOptMode -optimizeFF                            true
setOptMode -powerEffort                           none
setOptMode -preserveAllSequential                 true
setOptMode -reclaimArea                           true
setOptMode -setupTargetSlack                      0.1
setOptMode -simplifyNetlist                       true
setOptMode -usefulSkew                            true
setPlaceMode -place_design_floorplan_mode         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): Slow
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
**ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
*** Message Summary: 0 warning(s), 3 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:12.0/0:14:49.2 (0.1), mem = 2179.2M
#% End ccopt_design (date=03/12 15:34:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1774.9M, current mem=1774.9M)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix polynomial_top_postCTS -outDir timingReports
*** timeDesign #3 [begin] : totSession cpu/real = 0:01:15.4/0:15:48.1 (0.1), mem = 2179.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2175.3M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2179.34)
Total number of fetched objects 616
End delay calculation. (MEM=2214.55 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2214.55 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:16 mem=2214.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 Slow 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Density: 0.692%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Reported timing to dir timingReports
Total CPU time: 0.2 sec
Total Real time: 0.0 sec
Total Memory Usage: 2151.039062 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:01:15.6/0:15:48.4 (0.1), mem = 2151.0M
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.84 (MB), peak = 1980.36 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           41.6
setNanoRouteMode -routeWithSiDriven             false
setNanoRouteMode -routeWithTimingDriven         false
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=2151.1M, init mem=2151.1M)
TechSite Violation:	3
*info: Placed = 473           
*info: Unplaced = 0           
Placement Density:0.69%(1107/160056)
Placement Density (including fixed std cells):0.69%(1107/160056)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2151.1M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2151.1M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Mar 12 15:37:46 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_21 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_21 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=631)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Total number of trivial nets (e.g. < 2 pins) = 50 (skipped).
#Total number of routable nets = 581.
#Total number of nets in the design = 631.
#581 routable nets do not have any wires.
#581 nets will be global routed.
#Start routing data preparation on Wed Mar 12 15:37:46 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 629 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.38 (MB), peak = 1980.36 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1793.20 (MB), peak = 1980.36 (MB)
#
#Finished routing data preparation on Wed Mar 12 15:37:46 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.14 (MB)
#Total memory = 1793.20 (MB)
#Peak memory = 1980.36 (MB)
#
#
#Start global routing on Wed Mar 12 15:37:46 2025
#
#
#Start global routing initialization on Wed Mar 12 15:37:46 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 12 15:37:46 2025
#
#Start routing resource analysis on Wed Mar 12 15:37:46 2025
#
#Routing resource analysis is done on Wed Mar 12 15:37:47 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         677        3428      126862    77.60%
#  Metal2         V        1479        5121      126862    76.45%
#  Metal3         H         998        3107      126862    75.52%
#  Metal4         V        1593        5007      126862    75.82%
#  Metal5         H         998        3107      126862    75.52%
#  Metal6         V        1593        5007      126862    75.82%
#  Metal7         H         998        3107      126862    75.52%
#  Metal8         V        1593        5007      126862    75.82%
#  Metal9         H         998        3107      126862    75.52%
#  Metal10        V         637        2002      126862    75.82%
#  Metal11        H         398        1243      126862    75.52%
#  --------------------------------------------------------------
#  Total                  11965      76.63%     1395482    75.90%
#
#
#
#
#Global routing data preparation is done on Wed Mar 12 15:37:47 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.14 (MB), peak = 1980.36 (MB)
#
#
#Global routing initialization is done on Wed Mar 12 15:37:47 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.40 (MB), peak = 1980.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.46 (MB), peak = 1980.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.46 (MB), peak = 1980.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 50 (skipped).
#Total number of routable nets = 581.
#Total number of nets in the design = 631.
#
#581 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             581  
#-----------------------------
#        Total             581  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             581  
#-----------------------------
#        Total             581  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        4(0.01%)      1(0.00%)   (0.02%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 13894 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 1439 um.
#Total wire length on LAYER Metal2 = 5113 um.
#Total wire length on LAYER Metal3 = 7307 um.
#Total wire length on LAYER Metal4 = 34 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2502
#Up-Via Summary (total 2502):
#           
#-----------------------
# Metal1           1534
# Metal2            964
# Metal3              4
#-----------------------
#                  2502 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 25.50 (MB)
#Total memory = 1818.69 (MB)
#Peak memory = 1980.36 (MB)
#
#Finished global routing on Wed Mar 12 15:37:47 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.04 (MB), peak = 1980.36 (MB)
#Start Track Assignment.
#Done with 660 horizontal wires in 9 hboxes and 611 vertical wires in 15 hboxes.
#Done with 115 horizontal wires in 9 hboxes and 120 vertical wires in 15 hboxes.
#Done with 9 horizontal wires in 9 hboxes and 15 vertical wires in 15 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1      1436.80 	  0.00%  	  0.00% 	  0.00%
# Metal2      5136.23 	  0.02%  	  0.00% 	  0.00%
# Metal3      7277.85 	  0.06%  	  0.00% 	  0.00%
# Metal4        35.31 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       13886.19  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 13833 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 1434 um.
#Total wire length on LAYER Metal2 = 5109 um.
#Total wire length on LAYER Metal3 = 7254 um.
#Total wire length on LAYER Metal4 = 35 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2502
#Up-Via Summary (total 2502):
#           
#-----------------------
# Metal1           1534
# Metal2            964
# Metal3              4
#-----------------------
#                  2502 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.37 (MB), peak = 1980.36 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.32 (MB)
#Total memory = 1798.37 (MB)
#Peak memory = 1980.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1823.74 (MB)
#    completing 20% with 5 violations
#    elapsed time = 00:00:00, memory = 1838.25 (MB)
#    completing 30% with 5 violations
#    elapsed time = 00:00:00, memory = 1838.77 (MB)
#    completing 40% with 6 violations
#    elapsed time = 00:00:01, memory = 1838.35 (MB)
#    completing 50% with 6 violations
#    elapsed time = 00:00:01, memory = 1838.01 (MB)
#    completing 60% with 6 violations
#    elapsed time = 00:00:01, memory = 1836.67 (MB)
#    completing 70% with 7 violations
#    elapsed time = 00:00:01, memory = 1837.65 (MB)
#    completing 80% with 7 violations
#    elapsed time = 00:00:01, memory = 1837.65 (MB)
#    completing 90% with 6 violations
#    elapsed time = 00:00:01, memory = 1838.44 (MB)
#    completing 100% with 6 violations
#    elapsed time = 00:00:01, memory = 1837.50 (MB)
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        3        4
#	Metal2        2        0        2
#	Totals        3        3        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1806.80 (MB), peak = 1980.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.37 (MB), peak = 1980.36 (MB)
#Complete Detail Routing.
#Total wire length = 14367 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2017 um.
#Total wire length on LAYER Metal2 = 5485 um.
#Total wire length on LAYER Metal3 = 6801 um.
#Total wire length on LAYER Metal4 = 63 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2679
#Up-Via Summary (total 2679):
#           
#-----------------------
# Metal1           1823
# Metal2            841
# Metal3             15
#-----------------------
#                  2679 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (MB)
#Total memory = 1806.37 (MB)
#Peak memory = 1980.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.80 (MB), peak = 1980.36 (MB)
#
#Total wire length = 14367 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2017 um.
#Total wire length on LAYER Metal2 = 5469 um.
#Total wire length on LAYER Metal3 = 6774 um.
#Total wire length on LAYER Metal4 = 79 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2711
#Up-Via Summary (total 2711):
#           
#-----------------------
# Metal1           1823
# Metal2            847
# Metal3             31
# Metal4             10
#-----------------------
#                  2711 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 14367 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2017 um.
#Total wire length on LAYER Metal2 = 5469 um.
#Total wire length on LAYER Metal3 = 6774 um.
#Total wire length on LAYER Metal4 = 79 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2711
#Up-Via Summary (total 2711):
#           
#-----------------------
# Metal1           1823
# Metal2            847
# Metal3             31
# Metal4             10
#-----------------------
#                  2711 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.15 (MB), peak = 1980.36 (MB)
#CELL_VIEW polynomial_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 12 15:37:49 2025
#
#
#Start Post Route Wire Spread.
#Done with 149 horizontal wires in 17 hboxes and 90 vertical wires in 29 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 14465 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2034 um.
#Total wire length on LAYER Metal2 = 5504 um.
#Total wire length on LAYER Metal3 = 6821 um.
#Total wire length on LAYER Metal4 = 79 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2711
#Up-Via Summary (total 2711):
#           
#-----------------------
# Metal1           1823
# Metal2            847
# Metal3             31
# Metal4             10
#-----------------------
#                  2711 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.82 (MB), peak = 1980.36 (MB)
#CELL_VIEW polynomial_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1806.82 (MB), peak = 1980.36 (MB)
#CELL_VIEW polynomial_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 14465 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2034 um.
#Total wire length on LAYER Metal2 = 5504 um.
#Total wire length on LAYER Metal3 = 6821 um.
#Total wire length on LAYER Metal4 = 79 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2711
#Up-Via Summary (total 2711):
#           
#-----------------------
# Metal1           1823
# Metal2            847
# Metal3             31
# Metal4             10
#-----------------------
#                  2711 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.45 (MB)
#Total memory = 1806.82 (MB)
#Peak memory = 1980.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 31.82 (MB)
#Total memory = 1806.79 (MB)
#Peak memory = 1980.36 (MB)
#Number of warnings = 22
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 15:37:49 2025
#
#Default setup view is reset to Slow.
#Default setup view is reset to Slow.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1800.89 (MB), peak = 1980.36 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
*** Message Summary: 51 warning(s), 1 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1801.0M, totSessionCpu=0:01:29 **
*** optDesign #1 [begin] : totSession cpu/real = 0:01:28.6/0:18:35.4 (0.1), mem = 2164.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:28.6/0:18:35.4 (0.1), mem = 2164.5M
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { Slow }
setOptMode -activeSetupViews                                    { Slow }
setOptMode -allEndPoints                                        false
setOptMode -autoSetupViews                                      { Slow}
setOptMode -autoTDGRSetupViews                                  { Slow}
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -holdTargetSlack                                     0.1
setOptMode -leakageToDynamicRatio                               1
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         none
setOptMode -preserveAllSequential                               false
setOptMode -reclaimArea                                         true
setOptMode -setupTargetSlack                                    0.1
setOptMode -simplifyNetlist                                     true
setOptMode -usefulSkew                                          true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1818.4M, totSessionCpu=0:01:29 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2178.5M, init mem=2178.5M)
TechSite Violation:	3
*info: Placed = 473           
*info: Unplaced = 0           
Placement Density:0.69%(1107/160056)
Placement Density (including fixed std cells):0.69%(1107/160056)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2178.5M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.1
Hold Target Slack: user slack 0.1
Opt: RC extraction mode changed to 'detail'
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:29.1/0:18:35.9 (0.1), mem = 2178.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'polynomial_top' of instances=515 and nets=631 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design polynomial_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
Process corner(s) are loaded.
 Corner: basic
extractDetailRC Option : -outfile /tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2178.5M)
Extracted 10.0312% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Extracted 20.0364% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Extracted 30.0416% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Extracted 40.0468% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Extracted 50.052% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Extracted 60.0312% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Extracted 70.0364% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Extracted 80.0416% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Extracted 90.0468% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 2222.5M)
Number of Extracted Resistors     : 6942
Number of Extracted Ground Cap.   : 7187
Number of Extracted Coupling Cap. : 7320
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: basic
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2198.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2198.508M)
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2236.66 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:29.3/0:18:36.2 (0.1), mem = 2236.7M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2234.66 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2234.66)
Total number of fetched objects 616
End delay calculation. (MEM=2306.7 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2306.7 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:29 mem=2298.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:29 mem=2298.7M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2294.98)
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2290.59 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2290.59 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2290.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2290.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2233.7)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  4.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2278.39 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2278.39 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:30 mem=2278.4M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.692%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 0:01:29.8/0:18:36.8 (0.1), mem = 2294.4M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1854.5M, totSessionCpu=0:01:30 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 2252.39M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:29.8/0:18:36.8 (0.1), mem = 2252.4M
Info: 34 io nets excluded
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.69%| 0:00:00.0|  2490.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2490.6M) ***

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:30.4/0:18:37.4 (0.1), mem = 2393.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1983.0M, totSessionCpu=0:01:30 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2393.52M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=2393.5M)
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.692%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1983.0M, totSessionCpu=0:01:30 **
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 34 io nets excluded
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:30.5/0:18:37.4 (0.1), mem = 2431.8M
*info: 34 io nets excluded
*info: 14 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 0.69
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2470.0M) ***
*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:30.9/0:18:37.9 (0.1), mem = 2400.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 34 io nets excluded
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:30.9/0:18:37.9 (0.1), mem = 2400.9M
*info: 34 io nets excluded
*info: 14 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 0.69
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS - TNS 0.000ns; Real time 0:03:49

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2461.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS - TNS 0.000ns; Real time 0:03:49
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2461.2M) ***
*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.5 (1.0), totSession cpu/real = 0:01:31.3/0:18:38.3 (0.1), mem = 2402.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1989.1M, totSessionCpu=0:01:31 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2402.23M, totSessionCpu=0:01:31).
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1989.1M, totSessionCpu=0:01:31 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:31 mem=2440.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2408.4MB
Summary Report:
Instances move: 0 (out of 473 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2408.4MB
*** Finished refinePlace (0:01:31 mem=2408.4M) ***
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(1.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 631.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(629) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(1.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 631.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.300ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.692%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1879.6M, totSessionCpu=0:01:32 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:31.7/0:18:38.6 (0.1), mem = 2288.9M

globalDetailRoute

#Start globalDetailRoute on Wed Mar 12 15:38:40 2025
#
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance inpX_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance inpX_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_23 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_22 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_21 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_21 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance outpY_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance outpY_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=631)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 50 (skipped).
#Total number of routable nets = 581.
#Total number of nets in the design = 631.
#581 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Wed Mar 12 15:38:40 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 629 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.05 (MB), peak = 1996.47 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.62 (MB), peak = 1996.47 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 12 15:38:41 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.59 (MB)
#Total memory = 1887.62 (MB)
#Peak memory = 1996.47 (MB)
#
#
#Start global routing on Wed Mar 12 15:38:41 2025
#
#
#Start global routing initialization on Wed Mar 12 15:38:41 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.59 (MB)
#Total memory = 1887.62 (MB)
#Peak memory = 1996.47 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1887.87 (MB)
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.87 (MB), peak = 1996.47 (MB)
#Complete Detail Routing.
#Total wire length = 14465 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2034 um.
#Total wire length on LAYER Metal2 = 5504 um.
#Total wire length on LAYER Metal3 = 6821 um.
#Total wire length on LAYER Metal4 = 79 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2711
#Up-Via Summary (total 2711):
#           
#-----------------------
# Metal1           1823
# Metal2            847
# Metal3             31
# Metal4             10
#-----------------------
#                  2711 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.49 (MB)
#Total memory = 1888.11 (MB)
#Peak memory = 1996.47 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1888.04 (MB), peak = 1996.47 (MB)
#
#Total wire length = 14465 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2034 um.
#Total wire length on LAYER Metal2 = 5504 um.
#Total wire length on LAYER Metal3 = 6821 um.
#Total wire length on LAYER Metal4 = 79 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2711
#Up-Via Summary (total 2711):
#           
#-----------------------
# Metal1           1823
# Metal2            847
# Metal3             31
# Metal4             10
#-----------------------
#                  2711 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 14465 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2034 um.
#Total wire length on LAYER Metal2 = 5504 um.
#Total wire length on LAYER Metal3 = 6821 um.
#Total wire length on LAYER Metal4 = 79 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2711
#Up-Via Summary (total 2711):
#           
#-----------------------
# Metal1           1823
# Metal2            847
# Metal3             31
# Metal4             10
#-----------------------
#                  2711 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 12 15:38:41 2025
#
#
#Start Post Route Wire Spread.
#Done with 7 horizontal wires in 17 hboxes and 9 vertical wires in 29 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 14467 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2034 um.
#Total wire length on LAYER Metal2 = 5504 um.
#Total wire length on LAYER Metal3 = 6822 um.
#Total wire length on LAYER Metal4 = 79 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2711
#Up-Via Summary (total 2711):
#           
#-----------------------
# Metal1           1823
# Metal2            847
# Metal3             31
# Metal4             10
#-----------------------
#                  2711 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1888.70 (MB), peak = 1996.47 (MB)
#CELL_VIEW polynomial_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 14467 um.
#Total half perimeter of net bounding box = 14459 um.
#Total wire length on LAYER Metal1 = 2034 um.
#Total wire length on LAYER Metal2 = 5504 um.
#Total wire length on LAYER Metal3 = 6822 um.
#Total wire length on LAYER Metal4 = 79 um.
#Total wire length on LAYER Metal5 = 27 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2711
#Up-Via Summary (total 2711):
#           
#-----------------------
# Metal1           1823
# Metal2            847
# Metal3             31
# Metal4             10
#-----------------------
#                  2711 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.07 (MB)
#Total memory = 1888.70 (MB)
#Peak memory = 1996.47 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.15 (MB)
#Total memory = 1881.74 (MB)
#Peak memory = 1996.47 (MB)
#Number of warnings = 22
#Total number of warnings = 46
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 15:38:41 2025
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:32.3/0:18:39.2 (0.1), mem = 2277.9M
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1881.9M, totSessionCpu=0:01:32 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #5 PostEcoSummary
Extraction called for design 'polynomial_top' of instances=515 and nets=631 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design polynomial_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
Process corner(s) are loaded.
 Corner: basic
extractDetailRC Option : -outfile /tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_HrU95j.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2277.9M)
Extracted 10.0334% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Extracted 20.0412% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Extracted 30.0489% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Extracted 40.0309% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Extracted 50.0386% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Extracted 60.0463% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Extracted 70.0283% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Extracted 80.036% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Extracted 90.0437% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 2333.9M)
Number of Extracted Resistors     : 6981
Number of Extracted Ground Cap.   : 7226
Number of Extracted Coupling Cap. : 7356
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: basic
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2309.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2313.859M)
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1847.0M, totSessionCpu=0:01:32 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2262.15)
Initializing multi-corner resistance tables ...
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2291.45 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2291.45 CPU=0:00:00.1 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2291.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2291.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2256.57)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  4.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2299.25 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2299.25 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:33 mem=2299.2M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.692%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.5M, totSessionCpu=0:01:33 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Check timing (0:00:00.0)
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.5M, totSessionCpu=0:01:33 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2273.56M, totSessionCpu=0:01:33).
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.6M, totSessionCpu=0:01:33 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.2M, totSessionCpu=0:01:33 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.692%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1879.7M, totSessionCpu=0:01:33 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:04.3/0:00:05.2 (0.8), totSession cpu/real = 0:01:33.0/0:18:40.6 (0.1), mem = 2272.9M
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 7135 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 145 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 86 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 127 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 146 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 167 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 173 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 7979 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 7979 new insts, basic
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design polynomial_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
Process corner(s) are loaded.
 Corner: basic
extractDetailRC Option : -outfile /tmp/innovus_temp_429646_5013-w38_aakarsh1_PsKvzj/polynomial_top_429646_YfFfVr.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2262.8M)
Extracted 10.0334% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Extracted 20.0412% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Extracted 30.0489% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Extracted 40.0309% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Extracted 50.0386% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Extracted 60.0463% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Extracted 70.0283% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Extracted 80.036% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Extracted 90.0437% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 2326.8M)
Number of Extracted Resistors     : 6981
Number of Extracted Ground Cap.   : 7226
Number of Extracted Coupling Cap. : 7356
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: basic
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2310.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2310.754M)
<CMD> rcOut -spef polynomial_top.spef -rc_corner basic
RC Out has the following PVT Info:
   RC:basic, Operating temperature 125 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2293.0M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix polynomial_top_signOff -outDir timingReports
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
*** timeDesign #4 [begin] : totSession cpu/real = 0:01:56.1/0:25:35.9 (0.1), mem = 2293.0M
Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=2264.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[15:45:39.405737] Periodic Lic check successful
[15:45:39.405744] Feature usage summary:
[15:45:39.405744] Innovus_Impl_System
[15:45:39.405745] Tempus_Timing_Signoff_XL

This command "timeDesign -signoff -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2254.41)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Initializing multi-corner resistance tables ...
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2308.79 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2308.79 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2300.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2300.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2239.91)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2280.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2280.07 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:56 mem=2280.1M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2246.4)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2294.09 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2294.09 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2286.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2286.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2247.09)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2287.26 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2287.26 CPU=0:00:00.0 REAL=0:00:00.0)
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: polynomial_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'polynomial_top' of instances=8494 and nets=631 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2287.26)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2293.79 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2293.79 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2285.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2285.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2250.79)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2290.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2290.95 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2300.65 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2294.81 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2304.51 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2297.67 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2307.37 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2302.53 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2312.23 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2307.39 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-5072):	Quantus QRC extraction failed because the executable 'qrc' could not be found.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2418.78 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View Slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Slow -- Total Number of Nets Analyzed = 616. 
Total number of fetched objects 616
AAE_INFO-618: Total number of nets in the design is 631,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2413.95 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Density: 0.692%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Total CPU time: 1.77 sec
Total Real time: 4.0 sec
Total Memory Usage: 2290.40625 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
*** timeDesign #4 [finish] : cpu/real = 0:00:01.8/0:00:03.9 (0.5), totSession cpu/real = 0:01:57.9/0:25:39.8 (0.1), mem = 2272.7M
<CMD> set dbgLefDefOutVersion 5.8
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -routing polynomial_top.def
Writing DEF file 'polynomial_top.def', current time is Wed Mar 12 15:46:23 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'polynomial_top.def' is written, current time is Wed Mar 12 15:46:23 2025 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
<CMD> saveNetlist polynomial_top.v
Writing Netlist "polynomial_top.v" ...
<CMD> zoomBox 139.85300 -80.85300 1188.92300 858.28850
<CMD> zoomBox 316.71550 -33.62450 1074.66850 644.90500
<CMD> zoomBox 80.29950 -183.73200 1314.50050 921.14150

--------------------------------------------------------------------------------
Exiting Innovus on Wed Mar 12 15:57:14 2025
  Total CPU time:     0:02:38
  Total real time:    0:37:15
  Peak memory (main): 1925.08MB


*** Memory Usage v#1 (Current mem = 2276.773M, initial mem = 486.898M) ***
*** Message Summary: 252 warning(s), 34 error(s)

--- Ending "Innovus" (totcpu=0:02:35, real=0:37:14, mem=2276.8M) ---
