// Seed: 2816608101
module module_0;
  assign id_1 = id_1;
  always @(negedge id_1) begin
    $display(1);
    id_1 <= 1;
  end
  assign id_1 = id_1 - 1 ? id_1 : id_1 ? 1 : !id_1;
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri1 id_6,
    output tri0 id_7
);
  wire id_9;
  module_0(); id_10(
      .id_0()
  );
endmodule
