Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Oct 14 21:14:40 2022
| Host         : csl-01 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 128 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.652    -3584.456                    306               232294        0.029        0.000                      0               232278        3.100        0.000                       0                 97453  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 50.000}       100.000         10.000          
clk_fpga_1                                                                                  {0.000 3.500}        7.000           142.857         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                       84.633        0.000                      0               195119        0.029        0.000                      0               195119       49.232        0.000                       0                 95700  
clk_fpga_1                                                                                      -13.652    -3357.849                    256                 1269        0.094        0.000                      0                 1269        3.100        0.000                       0                  1270  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.980        0.000                      0                  928        0.045        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                                                                                  clk_fpga_0                                                                                       -4.850     -226.607                     50                   50        0.074        0.000                      0                   50  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       32.317        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_fpga_1                                                                                      -11.220    -2771.705                    256                  256        0.209        0.000                      0                  256  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       99.343        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                       90.032        0.000                      0                34853        0.269        0.000                      0                34853  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.945        0.000                      0                  100        0.291        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       84.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.633ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.618ns  (logic 1.517ns (11.139%)  route 12.101ns (88.861%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.123    13.077    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y216        LUT6 (Prop_lut6_I3_O)        0.138    13.215 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___90_i_2/O
                         net (fo=110, routed)         3.508    16.723    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[1]_0
    SLICE_X41Y262        LUT6 (Prop_lut6_I3_O)        0.043    16.766 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/pipe_spt2cvt_dat_pd[61]_i_1/O
                         net (fo=1, routed)           0.000    16.766    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_1[61]
    SLICE_X41Y262        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.362   102.686    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X41Y262        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[61]/C
                         clock pessimism              0.181   102.867    
                         clock uncertainty           -1.500   101.367    
    SLICE_X41Y262        FDRE (Setup_fdre_C_D)        0.033   101.400    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[61]
  -------------------------------------------------------------------
                         required time                        101.400    
                         arrival time                         -16.766    
  -------------------------------------------------------------------
                         slack                                 84.633    

Slack (MET) :             84.639ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.613ns  (logic 1.517ns (11.143%)  route 12.096ns (88.857%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.123    13.077    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y216        LUT6 (Prop_lut6_I3_O)        0.138    13.215 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___90_i_2/O
                         net (fo=110, routed)         3.503    16.718    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[1]_0
    SLICE_X41Y262        LUT6 (Prop_lut6_I3_O)        0.043    16.761 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/pipe_spt2cvt_dat_pd[52]_i_1/O
                         net (fo=1, routed)           0.000    16.761    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_1[52]
    SLICE_X41Y262        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.362   102.686    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X41Y262        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[52]/C
                         clock pessimism              0.181   102.867    
                         clock uncertainty           -1.500   101.367    
    SLICE_X41Y262        FDRE (Setup_fdre_C_D)        0.034   101.401    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[52]
  -------------------------------------------------------------------
                         required time                        101.401    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                 84.639    

Slack (MET) :             84.711ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.541ns  (logic 1.517ns (11.203%)  route 12.024ns (88.797%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.123    13.077    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y216        LUT6 (Prop_lut6_I3_O)        0.138    13.215 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___90_i_2/O
                         net (fo=110, routed)         3.431    16.646    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[1]_0
    SLICE_X40Y263        LUT6 (Prop_lut6_I3_O)        0.043    16.689 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/pipe_spt2cvt_dat_pd[48]_i_1/O
                         net (fo=1, routed)           0.000    16.689    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_1[48]
    SLICE_X40Y263        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.362   102.686    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X40Y263        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[48]/C
                         clock pessimism              0.181   102.867    
                         clock uncertainty           -1.500   101.367    
    SLICE_X40Y263        FDRE (Setup_fdre_C_D)        0.034   101.401    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[48]
  -------------------------------------------------------------------
                         required time                        101.401    
                         arrival time                         -16.689    
  -------------------------------------------------------------------
                         slack                                 84.711    

Slack (MET) :             84.715ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.536ns  (logic 1.517ns (11.207%)  route 12.019ns (88.793%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.123    13.077    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y216        LUT6 (Prop_lut6_I3_O)        0.138    13.215 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___90_i_2/O
                         net (fo=110, routed)         3.426    16.641    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[1]_0
    SLICE_X40Y263        LUT6 (Prop_lut6_I3_O)        0.043    16.684 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/pipe_spt2cvt_dat_pd[49]_i_1/O
                         net (fo=1, routed)           0.000    16.684    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_1[49]
    SLICE_X40Y263        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.362   102.686    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X40Y263        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[49]/C
                         clock pessimism              0.181   102.867    
                         clock uncertainty           -1.500   101.367    
    SLICE_X40Y263        FDRE (Setup_fdre_C_D)        0.033   101.400    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[49]
  -------------------------------------------------------------------
                         required time                        101.400    
                         arrival time                         -16.684    
  -------------------------------------------------------------------
                         slack                                 84.715    

Slack (MET) :             84.734ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.518ns  (logic 1.517ns (11.222%)  route 12.001ns (88.778%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 102.685 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.123    13.077    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y216        LUT6 (Prop_lut6_I3_O)        0.138    13.215 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___90_i_2/O
                         net (fo=110, routed)         3.408    16.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[1]_0
    SLICE_X40Y264        LUT6 (Prop_lut6_I3_O)        0.043    16.666 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/pipe_spt2cvt_dat_pd[55]_i_1/O
                         net (fo=1, routed)           0.000    16.666    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_1[55]
    SLICE_X40Y264        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.361   102.685    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X40Y264        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[55]/C
                         clock pessimism              0.181   102.866    
                         clock uncertainty           -1.500   101.366    
    SLICE_X40Y264        FDRE (Setup_fdre_C_D)        0.034   101.400    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[55]
  -------------------------------------------------------------------
                         required time                        101.400    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 84.734    

Slack (MET) :             84.804ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 1.517ns (11.280%)  route 11.931ns (88.720%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.123    13.077    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y216        LUT6 (Prop_lut6_I3_O)        0.138    13.215 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___90_i_2/O
                         net (fo=110, routed)         3.338    16.553    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[1]_0
    SLICE_X40Y263        LUT6 (Prop_lut6_I3_O)        0.043    16.596 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/pipe_spt2cvt_dat_pd[63]_i_1/O
                         net (fo=1, routed)           0.000    16.596    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_1[63]
    SLICE_X40Y263        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.362   102.686    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X40Y263        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[63]/C
                         clock pessimism              0.181   102.867    
                         clock uncertainty           -1.500   101.367    
    SLICE_X40Y263        FDRE (Setup_fdre_C_D)        0.034   101.401    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[63]
  -------------------------------------------------------------------
                         required time                        101.401    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                 84.804    

Slack (MET) :             84.811ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.440ns  (logic 1.517ns (11.287%)  route 11.923ns (88.713%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 102.685 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.123    13.077    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y216        LUT6 (Prop_lut6_I3_O)        0.138    13.215 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___90_i_2/O
                         net (fo=110, routed)         3.330    16.545    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[1]_0
    SLICE_X40Y264        LUT6 (Prop_lut6_I3_O)        0.043    16.588 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/pipe_spt2cvt_dat_pd[60]_i_1/O
                         net (fo=1, routed)           0.000    16.588    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_1[60]
    SLICE_X40Y264        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.361   102.685    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X40Y264        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[60]/C
                         clock pessimism              0.181   102.866    
                         clock uncertainty           -1.500   101.366    
    SLICE_X40Y264        FDRE (Setup_fdre_C_D)        0.033   101.399    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[60]
  -------------------------------------------------------------------
                         required time                        101.399    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                 84.811    

Slack (MET) :             84.851ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 1.560ns (11.849%)  route 11.606ns (88.151%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 102.685 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.371    13.325    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y214        LUT4 (Prop_lut4_I0_O)        0.138    13.463 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt[2]_i_2/O
                         net (fo=11, routed)          1.280    14.743    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/arb_gnts[2]
    SLICE_X57Y248        LUT4 (Prop_lut4_I2_O)        0.043    14.786 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___93_i_1/O
                         net (fo=1, routed)           0.295    15.081    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_107
    SLICE_X57Y248        LUT6 (Prop_lut6_I5_O)        0.043    15.124 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___93/O
                         net (fo=65, routed)          1.191    16.314    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_0[0]
    SLICE_X40Y264        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.361   102.685    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X40Y264        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[55]/C
                         clock pessimism              0.181   102.866    
                         clock uncertainty           -1.500   101.366    
    SLICE_X40Y264        FDRE (Setup_fdre_C_CE)      -0.201   101.165    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[55]
  -------------------------------------------------------------------
                         required time                        101.165    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 84.851    

Slack (MET) :             84.851ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 1.560ns (11.849%)  route 11.606ns (88.151%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 102.685 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.371    13.325    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y214        LUT4 (Prop_lut4_I0_O)        0.138    13.463 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt[2]_i_2/O
                         net (fo=11, routed)          1.280    14.743    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/arb_gnts[2]
    SLICE_X57Y248        LUT4 (Prop_lut4_I2_O)        0.043    14.786 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___93_i_1/O
                         net (fo=1, routed)           0.295    15.081    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_107
    SLICE_X57Y248        LUT6 (Prop_lut6_I5_O)        0.043    15.124 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___93/O
                         net (fo=65, routed)          1.191    16.314    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_0[0]
    SLICE_X40Y264        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.361   102.685    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X40Y264        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[60]/C
                         clock pessimism              0.181   102.866    
                         clock uncertainty           -1.500   101.366    
    SLICE_X40Y264        FDRE (Setup_fdre_C_CE)      -0.201   101.165    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[60]
  -------------------------------------------------------------------
                         required time                        101.165    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 84.851    

Slack (MET) :             84.853ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.165ns  (logic 1.560ns (11.850%)  route 11.605ns (88.150%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.716     3.148    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X66Y300        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y300        FDCE (Prop_fdce_C_Q)         0.259     3.407 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          3.561     6.968    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X69Y197        LUT4 (Prop_lut4_I1_O)        0.043     7.011 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_74
    SLICE_X69Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.270 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.270    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X69Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.381 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[0]
                         net (fo=3, routed)           0.530     7.911    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[0]
    SLICE_X70Y197        LUT4 (Prop_lut4_I3_O)        0.124     8.035 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.035    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_26
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     8.281 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     8.357 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.941    10.298    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X58Y256        LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i___135_i_1/O
                         net (fo=7, routed)           0.688    11.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_86
    SLICE_X49Y256        LUT2 (Prop_lut2_I0_O)        0.043    11.153 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___135/O
                         net (fo=18, routed)          0.751    11.903    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_1
    SLICE_X58Y248        LUT3 (Prop_lut3_I1_O)        0.051    11.954 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/wrr_gnt[2]_i_3/O
                         net (fo=7, routed)           1.371    13.325    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt_reg[0]_3
    SLICE_X58Y214        LUT4 (Prop_lut4_I0_O)        0.138    13.463 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wrr_gnt[2]_i_2/O
                         net (fo=11, routed)          1.280    14.743    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/arb_gnts[2]
    SLICE_X57Y248        LUT4 (Prop_lut4_I2_O)        0.043    14.786 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/i___93_i_1/O
                         net (fo=1, routed)           0.295    15.081    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write_n_107
    SLICE_X57Y248        LUT6 (Prop_lut6_I5_O)        0.043    15.124 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___93/O
                         net (fo=65, routed)          1.190    16.313    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[64]_0[0]
    SLICE_X41Y262        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.362   102.686    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/core_clk
    SLICE_X41Y262        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[52]/C
                         clock pessimism              0.181   102.867    
                         clock uncertainty           -1.500   101.367    
    SLICE_X41Y262        FDRE (Setup_fdre_C_CE)      -0.201   101.166    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[52]
  -------------------------------------------------------------------
                         required time                        101.166    
                         arrival time                         -16.313    
  -------------------------------------------------------------------
                         slack                                 84.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.097%)  route 0.162ns (57.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.551     1.302    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/core_clk
    SLICE_X36Y150        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDRE (Prop_fdre_C_Q)         0.118     1.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg[57]/Q
                         net (fo=1, routed)           0.162     1.582    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_0_in44_in[1]
    SLICE_X36Y149        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.770     1.569    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/core_clk
    SLICE_X36Y149        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data_reg[57]/C
                         clock pessimism             -0.048     1.521    
    SLICE_X36Y149        FDRE (Hold_fdre_C_D)         0.032     1.553    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.526%)  route 0.136ns (51.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.598     1.349    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/core_clk
    SLICE_X91Y99         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.100     1.449 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[53]/Q
                         net (fo=1, routed)           0.136     1.585    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cvt_wr_data_d1_reg[63][53]
    SLICE_X90Y100        LUT4 (Prop_lut4_I2_O)        0.028     1.613 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cvt_wr_data_d1[53]_i_1/O
                         net (fo=1, routed)           0.000     1.613    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[63]_0[53]
    SLICE_X90Y100        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.747     1.546    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/core_clk
    SLICE_X90Y100        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[53]/C
                         clock pessimism             -0.056     1.490    
    SLICE_X90Y100        FDRE (Hold_fdre_C_D)         0.087     1.577    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.680%)  route 0.158ns (55.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.550     1.301    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/core_clk
    SLICE_X83Y149        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.100     1.401 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd_reg[14]/Q
                         net (fo=1, routed)           0.158     1.559    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd[14]
    SLICE_X83Y150        LUT3 (Prop_lut3_I2_O)        0.028     1.587 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd[14]_i_1/O
                         net (fo=1, routed)           0.000     1.587    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_dma2bpt_req_pd[14]
    SLICE_X83Y150        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.738     1.537    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/core_clk
    SLICE_X83Y150        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd_reg[14]/C
                         clock pessimism             -0.048     1.489    
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.060     1.549    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.147ns (41.071%)  route 0.211ns (58.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.542     1.293    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/core_clk
    SLICE_X100Y150       FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.118     1.411 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd_reg[5]/Q
                         net (fo=1, routed)           0.211     1.622    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd[5]
    SLICE_X100Y149       LUT3 (Prop_lut3_I1_O)        0.029     1.651 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_dmaif_rd_req_pd[5]
    SLICE_X100Y149       FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.761     1.560    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/core_clk
    SLICE_X100Y149       FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]/C
                         clock pessimism             -0.048     1.512    
    SLICE_X100Y149       FDRE (Hold_fdre_C_D)         0.096     1.608    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.730%)  route 0.146ns (53.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.598     1.349    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/core_clk
    SLICE_X91Y99         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.100     1.449 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[49]/Q
                         net (fo=1, routed)           0.146     1.595    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cvt_wr_data_d1_reg[63][49]
    SLICE_X90Y100        LUT4 (Prop_lut4_I2_O)        0.028     1.623 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cvt_wr_data_d1[49]_i_1/O
                         net (fo=1, routed)           0.000     1.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[63]_0[49]
    SLICE_X90Y100        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.747     1.546    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/core_clk
    SLICE_X90Y100        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[49]/C
                         clock pessimism             -0.056     1.490    
    SLICE_X90Y100        FDRE (Hold_fdre_C_D)         0.087     1.577    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_data_d1_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.195%)  route 0.149ns (55.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.606     1.357    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X54Y79         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDCE (Prop_fdce_C_Q)         0.118     1.475 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_wr_addr_d2_reg[0]/Q
                         net (fo=2, routed)           0.149     1.624    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/Q[0]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.851     1.650    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/core_clk
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg/CLKBWRCLK
                         clock pessimism             -0.255     1.395    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.578    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/pipe_skid_cdp_dp2wdma_pd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.939%)  route 0.109ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.710     1.461    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/core_clk
    SLICE_X117Y250       FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/pipe_skid_cdp_dp2wdma_pd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y250       FDRE (Prop_fdre_C_Q)         0.100     1.561 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/pipe_skid_cdp_dp2wdma_pd_reg[10]/Q
                         net (fo=5, routed)           0.109     1.670    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/Q[2]
    SLICE_X118Y249       FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.858     1.657    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/core_clk
    SLICE_X118Y249       FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff3_reg[2]/C
                         clock pessimism             -0.076     1.581    
    SLICE_X118Y249       FDRE (Hold_fdre_C_D)         0.040     1.621    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff2_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.141%)  route 0.283ns (68.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.548     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/core_clk
    SLICE_X53Y199        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff2_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y199        FDRE (Prop_fdre_C_Q)         0.100     1.399 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff2_reg[54]/Q
                         net (fo=1, routed)           0.283     1.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff2[54]
    SLICE_X53Y200        LUT6 (Prop_lut6_I5_O)        0.028     1.710 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/pipe_dma_pd[54]_i_1/O
                         net (fo=1, routed)           0.000     1.710    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/D[54]
    SLICE_X53Y200        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.854     1.653    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/core_clk
    SLICE_X53Y200        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[54]/C
                         clock pessimism             -0.056     1.597    
    SLICE_X53Y200        FDRE (Hold_fdre_C_D)         0.061     1.658    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l1group24_data_rd1_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group6_data_rd1_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.599%)  route 0.161ns (52.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.597     1.348    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X90Y53         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l1group24_data_rd1_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.118     1.466 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l1group24_data_rd1_data_reg[13]/Q
                         net (fo=1, routed)           0.161     1.627    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l1group24_data_rd1_data[13]
    SLICE_X89Y52         LUT4 (Prop_lut4_I1_O)        0.028     1.655 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group6_data_rd1_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.655    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group6_data_rd1_data_w[13]
    SLICE_X89Y52         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group6_data_rd1_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.818     1.617    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X89Y52         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group6_data_rd1_data_reg[13]/C
                         clock pessimism             -0.076     1.541    
    SLICE_X89Y52         FDRE (Hold_fdre_C_D)         0.060     1.601    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group6_data_rd1_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/skid_flop_dma2bpt_req_pd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.091ns (36.408%)  route 0.159ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.520     1.271    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/core_clk
    SLICE_X84Y180        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDRE (Prop_fdre_C_Q)         0.091     1.362 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11]/Q
                         net (fo=2, routed)           0.159     1.521    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/skid_flop_dma2bpt_req_pd_reg[46]_0[8]
    SLICE_X93Y181        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/skid_flop_dma2bpt_req_pd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.724     1.523    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/core_clk
    SLICE_X93Y181        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/skid_flop_dma2bpt_req_pd_reg[11]/C
                         clock pessimism             -0.056     1.467    
    SLICE_X93Y181        FDRE (Hold_fdre_C_D)         0.000     1.467    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/skid_flop_dma2bpt_req_pd_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X3Y42     design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X4Y47     design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X3Y40     design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X4Y42     design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X4Y48     design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X3Y37     design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X3Y36     design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X3Y41     design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X6Y98     design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         100.000     97.660     RAMB36_X7Y53    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y319  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y319  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y319  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y319  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y319  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y319  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y319  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y319  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y321  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y321  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y320  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y320  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y320  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y320  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y320  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y320  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y320  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y320  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y321  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X152Y321  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :          256  Failing Endpoints,  Worst Slack      -13.652ns,  Total Violation    -3357.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.652ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.786ns  (logic 5.810ns (29.364%)  route 13.976ns (70.636%))
  Logic Levels:           65  (BUFG=1 CARRY4=8 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 9.811 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.831     6.763    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     6.806 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     6.806    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.174     6.980 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.150     7.129    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     7.172 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     7.172    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X51Y307        LDCE (DToQ_ldce_D_Q)         0.171     7.343 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.327     7.670    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     7.713 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.713    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.172     7.885 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276     8.161    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     8.204 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.204    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.172     8.376 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.157     8.533    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     8.576 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.576    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X51Y307        LDCE (DToQ_ldce_D_Q)         0.171     8.747 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.211     8.958    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     9.001 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.109     9.110    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.248     9.358 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.100     9.458    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     9.501 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.298     9.799    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X51Y306        LDCE (DToQ_ldce_D_Q)         0.236    10.035 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.111    10.145    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X50Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.188 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    10.188    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X50Y306        LDCE (DToQ_ldce_D_Q)         0.172    10.360 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.282    10.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    10.685 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.685    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.174    10.859 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.279    11.138    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.181 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.181    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.173    11.354 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.245    11.599    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.642 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.172    11.814 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.101    11.914    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X51Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.957 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    11.957    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X51Y308        LDCE (DToQ_ldce_D_Q)         0.172    12.129 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.199    12.328    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X48Y308        LUT1 (Prop_lut1_I0_O)        0.043    12.371 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.371    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X48Y308        LDCE (DToQ_ldce_D_Q)         0.172    12.543 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.152    12.695    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X49Y308        LUT1 (Prop_lut1_I0_O)        0.043    12.738 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    12.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X49Y308        LDCE (DToQ_ldce_D_Q)         0.171    12.909 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107    13.015    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X48Y308        LUT1 (Prop_lut1_I0_O)        0.043    13.058 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    13.058    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X48Y308        LDCE (DToQ_ldce_D_Q)         0.173    13.231 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.234    13.465    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X49Y308        LUT1 (Prop_lut1_I0_O)        0.043    13.508 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X49Y308        LDCE (DToQ_ldce_D_Q)         0.172    13.680 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.314    13.994    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X49Y307        LUT1 (Prop_lut1_I0_O)        0.043    14.037 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    14.037    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X49Y307        MUXF7 (Prop_muxf7_I1_O)      0.108    14.145 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.145    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X49Y307        MUXF8 (Prop_muxf8_I1_O)      0.043    14.188 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.841    15.029    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.126    15.155 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.576    15.731    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    15.774 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.438    16.212    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.255 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    16.486    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.529 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.301    16.830    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.873 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164    17.037    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.080 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106    17.185    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.228 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    17.473    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.516 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.185    17.700    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.743 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.893    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.936 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.035    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    18.078 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    18.310    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    18.353 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.190    18.543    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.586 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.159    18.745    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.788 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.104    18.892    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.935 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.239    19.174    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.217 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.217    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X44Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.325 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.325    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X44Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.368 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.252    20.620    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X47Y308        LUT1 (Prop_lut1_I0_O)        0.126    20.746 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X47Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    20.854 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.854    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X47Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    20.897 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.648    22.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X45Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370    22.915 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.915    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X45Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.968 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.968    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X45Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.021 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.021    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X45Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.074 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.074    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X45Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.127 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.127    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X45Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.180 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.180    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X45Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.233 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.233    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.286 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/delay_path/CO[3]
                         net (fo=1, routed)           0.000    23.286    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/carry_s[3]
    SLICE_X45Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.487     9.811    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X45Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000     9.811    
                         clock uncertainty           -0.111     9.700    
    SLICE_X45Y318        FDCE (Setup_fdce_C_D)       -0.066     9.634    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                         -23.286    
  -------------------------------------------------------------------
                         slack                                -13.652    

Slack (VIOLATED) :        -13.650ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.785ns  (logic 5.790ns (29.264%)  route 13.995ns (70.735%))
  Logic Levels:           65  (BUFG=1 CARRY4=8 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 9.812 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        2.076     7.008    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.051 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     7.051    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.171     7.222 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.211     7.432    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.475 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     7.475    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.172     7.647 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107     7.754    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X38Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.797 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.797    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X38Y306        LDCE (DToQ_ldce_D_Q)         0.172     7.969 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.103     8.072    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     8.115 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.115    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.171     8.286 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.281     8.566    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X36Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.609 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.609    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X36Y305        LDCE (DToQ_ldce_D_Q)         0.174     8.783 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.150     8.933    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X37Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.976 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     8.976    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X37Y305        LDCE (DToQ_ldce_D_Q)         0.171     9.147 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.182     9.329    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X37Y305        LUT1 (Prop_lut1_I0_O)        0.043     9.372 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.330     9.701    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X37Y305        LDCE (DToQ_ldce_D_Q)         0.224     9.925 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.199    10.125    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X38Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.168 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.193    10.361    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X38Y306        LDCE (DToQ_ldce_D_Q)         0.248    10.609 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.195    10.804    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.847 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.847    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.174    11.021 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.279    11.299    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    11.342 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.342    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.173    11.515 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.245    11.760    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    11.803 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.803    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.172    11.975 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276    12.251    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    12.294 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    12.294    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.172    12.466 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.272    12.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X34Y306        LUT1 (Prop_lut1_I0_O)        0.043    12.781 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.781    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X34Y306        LDCE (DToQ_ldce_D_Q)         0.172    12.953 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.101    13.053    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X35Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.096 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    13.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X35Y306        LDCE (DToQ_ldce_D_Q)         0.172    13.268 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.111    13.379    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X34Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.422 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    13.422    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X34Y306        LDCE (DToQ_ldce_D_Q)         0.172    13.594 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.152    13.746    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X35Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.789 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.789    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X35Y306        LDCE (DToQ_ldce_D_Q)         0.171    13.960 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.203    14.163    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X37Y306        LUT1 (Prop_lut1_I0_O)        0.043    14.206 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    14.206    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X37Y306        MUXF7 (Prop_muxf7_I1_O)      0.108    14.314 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.314    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X37Y306        MUXF8 (Prop_muxf8_I1_O)      0.043    14.357 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.793    15.150    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.126    15.276 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.601    15.876    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    15.919 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.438    16.358    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.401 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    16.645    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.688 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.185    16.873    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.916 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.065    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.108 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    17.207    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.250 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    17.482    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.525 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.277    17.802    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    17.845 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.995    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.038 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.137    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.180 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    18.411    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.454 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.194    18.648    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.691 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    18.841    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.884 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.983    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.026 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    19.258    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.301 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.301    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X39Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.409 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X39Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.452 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.232    20.684    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X38Y309        LUT1 (Prop_lut1_I0_O)        0.126    20.810 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.810    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X38Y309        MUXF7 (Prop_muxf7_I1_O)      0.103    20.913 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.913    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X38Y309        MUXF8 (Prop_muxf8_I1_O)      0.043    20.956 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.589    22.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X39Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.369    22.914 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.914    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X39Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.967 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.967    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X39Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.020 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.020    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.073 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.073    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X39Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.126 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.126    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X39Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.179 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.179    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X39Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.232 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.232    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X39Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.285 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/delay_path/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/carry_s[3]
    SLICE_X39Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488     9.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X39Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000     9.812    
                         clock uncertainty           -0.111     9.701    
    SLICE_X39Y318        FDCE (Setup_fdce_C_D)       -0.066     9.635    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                          9.635    
                         arrival time                         -23.285    
  -------------------------------------------------------------------
                         slack                                -13.650    

Slack (VIOLATED) :        -13.625ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.872ns  (logic 5.896ns (29.670%)  route 13.976ns (70.330%))
  Logic Levels:           65  (BUFG=1 CARRY4=8 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 9.811 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.831     6.763    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     6.806 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     6.806    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.174     6.980 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.150     7.129    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     7.172 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     7.172    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X51Y307        LDCE (DToQ_ldce_D_Q)         0.171     7.343 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.327     7.670    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     7.713 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.713    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.172     7.885 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276     8.161    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     8.204 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.204    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.172     8.376 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.157     8.533    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     8.576 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.576    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X51Y307        LDCE (DToQ_ldce_D_Q)         0.171     8.747 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.211     8.958    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     9.001 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.109     9.110    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.248     9.358 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.100     9.458    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     9.501 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.298     9.799    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X51Y306        LDCE (DToQ_ldce_D_Q)         0.236    10.035 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.111    10.145    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X50Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.188 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    10.188    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X50Y306        LDCE (DToQ_ldce_D_Q)         0.172    10.360 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.282    10.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    10.685 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.685    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.174    10.859 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.279    11.138    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.181 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.181    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.173    11.354 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.245    11.599    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.642 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.172    11.814 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.101    11.914    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X51Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.957 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    11.957    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X51Y308        LDCE (DToQ_ldce_D_Q)         0.172    12.129 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.199    12.328    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X48Y308        LUT1 (Prop_lut1_I0_O)        0.043    12.371 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.371    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X48Y308        LDCE (DToQ_ldce_D_Q)         0.172    12.543 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.152    12.695    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X49Y308        LUT1 (Prop_lut1_I0_O)        0.043    12.738 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    12.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X49Y308        LDCE (DToQ_ldce_D_Q)         0.171    12.909 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107    13.015    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X48Y308        LUT1 (Prop_lut1_I0_O)        0.043    13.058 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    13.058    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X48Y308        LDCE (DToQ_ldce_D_Q)         0.173    13.231 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.234    13.465    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X49Y308        LUT1 (Prop_lut1_I0_O)        0.043    13.508 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X49Y308        LDCE (DToQ_ldce_D_Q)         0.172    13.680 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.314    13.994    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X49Y307        LUT1 (Prop_lut1_I0_O)        0.043    14.037 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    14.037    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X49Y307        MUXF7 (Prop_muxf7_I1_O)      0.108    14.145 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.145    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X49Y307        MUXF8 (Prop_muxf8_I1_O)      0.043    14.188 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.841    15.029    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.126    15.155 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.576    15.731    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    15.774 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.438    16.212    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.255 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    16.486    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.529 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.301    16.830    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.873 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164    17.037    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.080 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106    17.185    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.228 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    17.473    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.516 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.185    17.700    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.743 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.893    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.936 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.035    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    18.078 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    18.310    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    18.353 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.190    18.543    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.586 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.159    18.745    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.788 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.104    18.892    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.935 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.239    19.174    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.217 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.217    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X44Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.325 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.325    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X44Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.368 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.252    20.620    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X47Y308        LUT1 (Prop_lut1_I0_O)        0.126    20.746 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X47Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    20.854 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.854    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X47Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    20.897 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.648    22.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X45Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370    22.915 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.915    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X45Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.968 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.968    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X45Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.021 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.021    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X45Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.074 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.074    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X45Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.127 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.127    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X45Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.180 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.180    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X45Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.233 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.233    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.372 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/delay_path/CO[0]
                         net (fo=1, routed)           0.000    23.372    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/carry_s[0]
    SLICE_X45Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.487     9.811    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X45Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/C
                         clock pessimism              0.000     9.811    
                         clock uncertainty           -0.111     9.700    
    SLICE_X45Y318        FDCE (Setup_fdce_C_D)        0.047     9.747    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                         -23.372    
  -------------------------------------------------------------------
                         slack                                -13.625    

Slack (VIOLATED) :        -13.623ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.871ns  (logic 5.876ns (29.571%)  route 13.995ns (70.429%))
  Logic Levels:           65  (BUFG=1 CARRY4=8 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 9.812 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        2.076     7.008    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.051 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     7.051    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.171     7.222 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.211     7.432    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.475 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     7.475    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.172     7.647 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107     7.754    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X38Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.797 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.797    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X38Y306        LDCE (DToQ_ldce_D_Q)         0.172     7.969 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.103     8.072    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     8.115 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.115    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.171     8.286 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.281     8.566    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X36Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.609 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.609    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X36Y305        LDCE (DToQ_ldce_D_Q)         0.174     8.783 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.150     8.933    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X37Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.976 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     8.976    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X37Y305        LDCE (DToQ_ldce_D_Q)         0.171     9.147 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.182     9.329    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X37Y305        LUT1 (Prop_lut1_I0_O)        0.043     9.372 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.330     9.701    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X37Y305        LDCE (DToQ_ldce_D_Q)         0.224     9.925 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.199    10.125    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X38Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.168 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.193    10.361    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X38Y306        LDCE (DToQ_ldce_D_Q)         0.248    10.609 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.195    10.804    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.847 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.847    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.174    11.021 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.279    11.299    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    11.342 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.342    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.173    11.515 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.245    11.760    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    11.803 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.803    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.172    11.975 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276    12.251    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    12.294 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    12.294    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.172    12.466 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.272    12.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X34Y306        LUT1 (Prop_lut1_I0_O)        0.043    12.781 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.781    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X34Y306        LDCE (DToQ_ldce_D_Q)         0.172    12.953 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.101    13.053    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X35Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.096 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    13.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X35Y306        LDCE (DToQ_ldce_D_Q)         0.172    13.268 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.111    13.379    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X34Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.422 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    13.422    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X34Y306        LDCE (DToQ_ldce_D_Q)         0.172    13.594 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.152    13.746    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X35Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.789 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.789    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X35Y306        LDCE (DToQ_ldce_D_Q)         0.171    13.960 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.203    14.163    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X37Y306        LUT1 (Prop_lut1_I0_O)        0.043    14.206 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    14.206    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X37Y306        MUXF7 (Prop_muxf7_I1_O)      0.108    14.314 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.314    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X37Y306        MUXF8 (Prop_muxf8_I1_O)      0.043    14.357 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.793    15.150    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.126    15.276 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.601    15.876    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    15.919 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.438    16.358    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.401 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    16.645    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.688 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.185    16.873    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.916 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.065    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.108 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    17.207    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.250 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    17.482    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.525 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.277    17.802    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    17.845 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.995    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.038 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.137    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.180 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    18.411    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.454 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.194    18.648    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.691 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    18.841    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.884 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.983    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.026 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    19.258    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.301 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.301    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X39Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.409 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X39Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.452 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.232    20.684    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X38Y309        LUT1 (Prop_lut1_I0_O)        0.126    20.810 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.810    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X38Y309        MUXF7 (Prop_muxf7_I1_O)      0.103    20.913 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.913    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X38Y309        MUXF8 (Prop_muxf8_I1_O)      0.043    20.956 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.589    22.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X39Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.369    22.914 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.914    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X39Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.967 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.967    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X39Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.020 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.020    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.073 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.073    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X39Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.126 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.126    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X39Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.179 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.179    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X39Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.232 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.232    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X39Y318        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.371 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/delay_path/CO[0]
                         net (fo=1, routed)           0.000    23.371    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/carry_s[0]
    SLICE_X39Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488     9.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X39Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/C
                         clock pessimism              0.000     9.812    
                         clock uncertainty           -0.111     9.701    
    SLICE_X39Y318        FDCE (Setup_fdce_C_D)        0.047     9.748    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                         -23.371    
  -------------------------------------------------------------------
                         slack                                -13.623    

Slack (VIOLATED) :        -13.620ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.755ns  (logic 5.789ns (29.304%)  route 13.966ns (70.696%))
  Logic Levels:           65  (BUFG=1 CARRY4=8 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 9.812 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.965     6.897    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X44Y305        LUT1 (Prop_lut1_I0_O)        0.043     6.940 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X44Y305        LDCE (DToQ_ldce_D_Q)         0.171     7.111 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.270     7.381    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X44Y305        LUT1 (Prop_lut1_I0_O)        0.043     7.424 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.109     7.533    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X45Y305        LDCE (DToQ_ldce_D_Q)         0.236     7.769 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.105     7.873    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X44Y305        LUT1 (Prop_lut1_I0_O)        0.043     7.916 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X44Y305        LDCE (DToQ_ldce_D_Q)         0.171     8.087 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.269     8.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X44Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.399 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.399    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X44Y305        LDCE (DToQ_ldce_D_Q)         0.171     8.570 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.238     8.809    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X45Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.852 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X45Y305        LDCE (DToQ_ldce_D_Q)         0.171     9.023 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.182     9.204    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X45Y305        LUT1 (Prop_lut1_I0_O)        0.043     9.247 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.109     9.357    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X44Y305        LDCE (DToQ_ldce_D_Q)         0.236     9.593 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.101     9.693    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X45Y305        LUT1 (Prop_lut1_I0_O)        0.043     9.736 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     9.736    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X45Y305        LDCE (DToQ_ldce_D_Q)         0.171     9.907 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.213    10.120    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X45Y305        LUT1 (Prop_lut1_I0_O)        0.043    10.163 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    10.163    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X45Y305        LDCE (DToQ_ldce_D_Q)         0.171    10.334 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.265    10.599    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y305        LUT1 (Prop_lut1_I0_O)        0.043    10.642 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X42Y305        LDCE (DToQ_ldce_D_Q)         0.174    10.816 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.151    10.967    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X43Y305        LUT1 (Prop_lut1_I0_O)        0.043    11.010 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.010    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X43Y305        LDCE (DToQ_ldce_D_Q)         0.172    11.182 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107    11.289    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y305        LUT1 (Prop_lut1_I0_O)        0.043    11.332 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X42Y305        LDCE (DToQ_ldce_D_Q)         0.172    11.504 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276    11.779    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y305        LUT1 (Prop_lut1_I0_O)        0.043    11.822 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    11.822    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X42Y305        LDCE (DToQ_ldce_D_Q)         0.172    11.994 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.240    12.235    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X43Y305        LUT1 (Prop_lut1_I0_O)        0.043    12.278 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.278    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X43Y305        LDCE (DToQ_ldce_D_Q)         0.171    12.449 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.163    12.611    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X42Y305        LUT1 (Prop_lut1_I0_O)        0.043    12.654 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    12.654    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X42Y305        LDCE (DToQ_ldce_D_Q)         0.173    12.827 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.100    12.927    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X43Y305        LUT1 (Prop_lut1_I0_O)        0.043    12.970 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    12.970    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X43Y305        LDCE (DToQ_ldce_D_Q)         0.171    13.141 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.213    13.354    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X43Y305        LUT1 (Prop_lut1_I0_O)        0.043    13.397 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.397    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X43Y305        LDCE (DToQ_ldce_D_Q)         0.171    13.568 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.317    13.884    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X41Y305        LUT1 (Prop_lut1_I0_O)        0.043    13.927 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.927    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X41Y305        MUXF7 (Prop_muxf7_I1_O)      0.108    14.035 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.035    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X41Y305        MUXF8 (Prop_muxf8_I1_O)      0.043    14.078 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.795    14.873    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.126    14.999 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.578    15.576    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043    15.619 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.456    16.075    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.118 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    16.350    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.393 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.193    16.585    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.628 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164    16.792    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.835 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106    16.941    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.984 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    17.228    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043    17.271 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.259    17.530    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.573 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.164    17.737    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.780 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.106    17.885    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.928 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    18.173    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043    18.216 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.327    18.543    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.586 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    18.736    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.779 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.878    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.921 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    19.153    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.196 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.196    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X45Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.304 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.304    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X45Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.347 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.308    20.654    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X44Y309        LUT1 (Prop_lut1_I0_O)        0.126    20.780 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.780    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_I1_O)      0.108    20.888 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.888    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I1_O)      0.043    20.931 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.582    22.514    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370    22.884 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.884    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.937 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.937    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.990 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.990    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.043 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.043    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.096 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X43Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.149 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.149    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X43Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.202 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.202    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X43Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.255 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delay_path/CO[3]
                         net (fo=1, routed)           0.000    23.255    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/carry_s[3]
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488     9.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000     9.812    
                         clock uncertainty           -0.111     9.701    
    SLICE_X43Y317        FDCE (Setup_fdce_C_D)       -0.066     9.635    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                          9.635    
                         arrival time                         -23.255    
  -------------------------------------------------------------------
                         slack                                -13.620    

Slack (VIOLATED) :        -13.598ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.733ns  (logic 5.757ns (29.174%)  route 13.976ns (70.826%))
  Logic Levels:           64  (BUFG=1 CARRY4=7 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 9.812 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.831     6.763    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     6.806 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     6.806    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.174     6.980 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.150     7.129    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     7.172 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     7.172    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X51Y307        LDCE (DToQ_ldce_D_Q)         0.171     7.343 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.327     7.670    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     7.713 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.713    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.172     7.885 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276     8.161    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     8.204 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.204    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.172     8.376 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.157     8.533    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     8.576 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.576    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X51Y307        LDCE (DToQ_ldce_D_Q)         0.171     8.747 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.211     8.958    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     9.001 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.109     9.110    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.248     9.358 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.100     9.458    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     9.501 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.298     9.799    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X51Y306        LDCE (DToQ_ldce_D_Q)         0.236    10.035 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.111    10.145    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X50Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.188 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    10.188    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X50Y306        LDCE (DToQ_ldce_D_Q)         0.172    10.360 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.282    10.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    10.685 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.685    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.174    10.859 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.279    11.138    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.181 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.181    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.173    11.354 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.245    11.599    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.642 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.172    11.814 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.101    11.914    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X51Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.957 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    11.957    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X51Y308        LDCE (DToQ_ldce_D_Q)         0.172    12.129 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.199    12.328    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X48Y308        LUT1 (Prop_lut1_I0_O)        0.043    12.371 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.371    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X48Y308        LDCE (DToQ_ldce_D_Q)         0.172    12.543 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.152    12.695    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X49Y308        LUT1 (Prop_lut1_I0_O)        0.043    12.738 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    12.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X49Y308        LDCE (DToQ_ldce_D_Q)         0.171    12.909 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107    13.015    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X48Y308        LUT1 (Prop_lut1_I0_O)        0.043    13.058 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    13.058    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X48Y308        LDCE (DToQ_ldce_D_Q)         0.173    13.231 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.234    13.465    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X49Y308        LUT1 (Prop_lut1_I0_O)        0.043    13.508 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X49Y308        LDCE (DToQ_ldce_D_Q)         0.172    13.680 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.314    13.994    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X49Y307        LUT1 (Prop_lut1_I0_O)        0.043    14.037 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    14.037    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X49Y307        MUXF7 (Prop_muxf7_I1_O)      0.108    14.145 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.145    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X49Y307        MUXF8 (Prop_muxf8_I1_O)      0.043    14.188 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.841    15.029    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.126    15.155 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.576    15.731    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    15.774 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.438    16.212    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.255 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    16.486    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.529 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.301    16.830    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.873 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164    17.037    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.080 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106    17.185    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.228 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    17.473    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.516 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.185    17.700    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.743 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.893    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.936 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.035    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    18.078 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    18.310    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    18.353 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.190    18.543    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.586 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.159    18.745    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.788 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.104    18.892    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.935 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.239    19.174    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.217 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.217    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X44Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.325 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.325    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X44Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.368 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.252    20.620    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X47Y308        LUT1 (Prop_lut1_I0_O)        0.126    20.746 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X47Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    20.854 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.854    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X47Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    20.897 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.648    22.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X45Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370    22.915 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.915    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X45Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.968 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.968    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X45Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.021 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.021    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X45Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.074 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.074    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X45Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.127 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.127    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X45Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.180 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.180    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X45Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.233 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.233    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/carry_s[3]
    SLICE_X45Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488     9.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/clock_i
    SLICE_X45Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000     9.812    
                         clock uncertainty           -0.111     9.701    
    SLICE_X45Y317        FDCE (Setup_fdce_C_D)       -0.066     9.635    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                          9.635    
                         arrival time                         -23.233    
  -------------------------------------------------------------------
                         slack                                -13.598    

Slack (VIOLATED) :        -13.596ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.843ns  (logic 5.867ns (29.567%)  route 13.976ns (70.433%))
  Logic Levels:           65  (BUFG=1 CARRY4=8 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 9.811 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.831     6.763    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     6.806 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     6.806    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.174     6.980 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.150     7.129    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     7.172 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     7.172    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X51Y307        LDCE (DToQ_ldce_D_Q)         0.171     7.343 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.327     7.670    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     7.713 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.713    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.172     7.885 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276     8.161    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X50Y307        LUT1 (Prop_lut1_I0_O)        0.043     8.204 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.204    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.172     8.376 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.157     8.533    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     8.576 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.576    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X51Y307        LDCE (DToQ_ldce_D_Q)         0.171     8.747 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.211     8.958    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     9.001 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.109     9.110    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X50Y307        LDCE (DToQ_ldce_D_Q)         0.248     9.358 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.100     9.458    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X51Y307        LUT1 (Prop_lut1_I0_O)        0.043     9.501 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.298     9.799    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X51Y306        LDCE (DToQ_ldce_D_Q)         0.236    10.035 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.111    10.145    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X50Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.188 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    10.188    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X50Y306        LDCE (DToQ_ldce_D_Q)         0.172    10.360 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.282    10.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    10.685 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.685    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.174    10.859 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.279    11.138    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.181 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.181    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.173    11.354 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.245    11.599    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X50Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.642 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X50Y308        LDCE (DToQ_ldce_D_Q)         0.172    11.814 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.101    11.914    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X51Y308        LUT1 (Prop_lut1_I0_O)        0.043    11.957 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    11.957    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X51Y308        LDCE (DToQ_ldce_D_Q)         0.172    12.129 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.199    12.328    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X48Y308        LUT1 (Prop_lut1_I0_O)        0.043    12.371 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.371    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X48Y308        LDCE (DToQ_ldce_D_Q)         0.172    12.543 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.152    12.695    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X49Y308        LUT1 (Prop_lut1_I0_O)        0.043    12.738 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    12.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X49Y308        LDCE (DToQ_ldce_D_Q)         0.171    12.909 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107    13.015    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X48Y308        LUT1 (Prop_lut1_I0_O)        0.043    13.058 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    13.058    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X48Y308        LDCE (DToQ_ldce_D_Q)         0.173    13.231 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.234    13.465    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X49Y308        LUT1 (Prop_lut1_I0_O)        0.043    13.508 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X49Y308        LDCE (DToQ_ldce_D_Q)         0.172    13.680 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.314    13.994    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X49Y307        LUT1 (Prop_lut1_I0_O)        0.043    14.037 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    14.037    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X49Y307        MUXF7 (Prop_muxf7_I1_O)      0.108    14.145 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.145    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X49Y307        MUXF8 (Prop_muxf8_I1_O)      0.043    14.188 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.841    15.029    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.126    15.155 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.576    15.731    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    15.774 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.438    16.212    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.255 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    16.486    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.529 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.301    16.830    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    16.873 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164    17.037    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.080 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106    17.185    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.228 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    17.473    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.516 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.185    17.700    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.743 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.893    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    17.936 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.035    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    18.078 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    18.310    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043    18.353 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.190    18.543    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.586 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.159    18.745    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.788 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.104    18.892    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.935 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.239    19.174    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.217 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.217    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X44Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.325 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.325    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X44Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.368 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.252    20.620    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X47Y308        LUT1 (Prop_lut1_I0_O)        0.126    20.746 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.746    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X47Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    20.854 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.854    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X47Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    20.897 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.648    22.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X45Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370    22.915 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.915    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X45Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.968 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.968    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X45Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.021 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.021    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X45Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.074 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.074    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X45Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.127 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.127    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X45Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.180 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.180    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X45Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.233 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.233    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    23.343 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/delay_path/CO[2]
                         net (fo=1, routed)           0.000    23.343    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/carry_s[2]
    SLICE_X45Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.487     9.811    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X45Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/C
                         clock pessimism              0.000     9.811    
                         clock uncertainty           -0.111     9.700    
    SLICE_X45Y318        FDCE (Setup_fdce_C_D)        0.047     9.747    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                         -23.343    
  -------------------------------------------------------------------
                         slack                                -13.596    

Slack (VIOLATED) :        -13.596ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.732ns  (logic 5.737ns (29.074%)  route 13.995ns (70.925%))
  Logic Levels:           64  (BUFG=1 CARRY4=7 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 9.813 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        2.076     7.008    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.051 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     7.051    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.171     7.222 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.211     7.432    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.475 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     7.475    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.172     7.647 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107     7.754    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X38Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.797 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.797    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X38Y306        LDCE (DToQ_ldce_D_Q)         0.172     7.969 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.103     8.072    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     8.115 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.115    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.171     8.286 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.281     8.566    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X36Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.609 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.609    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X36Y305        LDCE (DToQ_ldce_D_Q)         0.174     8.783 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.150     8.933    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X37Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.976 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     8.976    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X37Y305        LDCE (DToQ_ldce_D_Q)         0.171     9.147 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.182     9.329    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X37Y305        LUT1 (Prop_lut1_I0_O)        0.043     9.372 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.330     9.701    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X37Y305        LDCE (DToQ_ldce_D_Q)         0.224     9.925 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.199    10.125    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X38Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.168 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.193    10.361    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X38Y306        LDCE (DToQ_ldce_D_Q)         0.248    10.609 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.195    10.804    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.847 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.847    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.174    11.021 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.279    11.299    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    11.342 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.342    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.173    11.515 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.245    11.760    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    11.803 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.803    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.172    11.975 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276    12.251    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    12.294 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    12.294    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.172    12.466 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.272    12.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X34Y306        LUT1 (Prop_lut1_I0_O)        0.043    12.781 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.781    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X34Y306        LDCE (DToQ_ldce_D_Q)         0.172    12.953 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.101    13.053    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X35Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.096 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    13.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X35Y306        LDCE (DToQ_ldce_D_Q)         0.172    13.268 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.111    13.379    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X34Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.422 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    13.422    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X34Y306        LDCE (DToQ_ldce_D_Q)         0.172    13.594 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.152    13.746    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X35Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.789 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.789    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X35Y306        LDCE (DToQ_ldce_D_Q)         0.171    13.960 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.203    14.163    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X37Y306        LUT1 (Prop_lut1_I0_O)        0.043    14.206 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    14.206    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X37Y306        MUXF7 (Prop_muxf7_I1_O)      0.108    14.314 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.314    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X37Y306        MUXF8 (Prop_muxf8_I1_O)      0.043    14.357 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.793    15.150    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.126    15.276 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.601    15.876    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    15.919 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.438    16.358    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.401 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    16.645    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.688 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.185    16.873    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.916 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.065    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.108 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    17.207    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.250 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    17.482    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.525 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.277    17.802    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    17.845 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.995    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.038 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.137    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.180 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    18.411    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.454 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.194    18.648    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.691 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    18.841    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.884 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.983    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.026 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    19.258    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.301 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.301    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X39Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.409 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X39Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.452 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.232    20.684    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X38Y309        LUT1 (Prop_lut1_I0_O)        0.126    20.810 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.810    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X38Y309        MUXF7 (Prop_muxf7_I1_O)      0.103    20.913 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.913    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X38Y309        MUXF8 (Prop_muxf8_I1_O)      0.043    20.956 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.589    22.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X39Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.369    22.914 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.914    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X39Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.967 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.967    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X39Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.020 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.020    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.073 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.073    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X39Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.126 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.126    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X39Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.179 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.179    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X39Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.232 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.232    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/carry_s[3]
    SLICE_X39Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.489     9.813    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/clock_i
    SLICE_X39Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000     9.813    
                         clock uncertainty           -0.111     9.702    
    SLICE_X39Y317        FDCE (Setup_fdce_C_D)       -0.066     9.636    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                         -23.232    
  -------------------------------------------------------------------
                         slack                                -13.596    

Slack (VIOLATED) :        -13.594ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.842ns  (logic 5.847ns (29.468%)  route 13.995ns (70.532%))
  Logic Levels:           65  (BUFG=1 CARRY4=8 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 9.812 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        2.076     7.008    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.051 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     7.051    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.171     7.222 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.211     7.432    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.475 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     7.475    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.172     7.647 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107     7.754    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X38Y306        LUT1 (Prop_lut1_I0_O)        0.043     7.797 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.797    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X38Y306        LDCE (DToQ_ldce_D_Q)         0.172     7.969 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.103     8.072    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X39Y306        LUT1 (Prop_lut1_I0_O)        0.043     8.115 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.115    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X39Y306        LDCE (DToQ_ldce_D_Q)         0.171     8.286 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.281     8.566    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X36Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.609 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.609    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X36Y305        LDCE (DToQ_ldce_D_Q)         0.174     8.783 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.150     8.933    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X37Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.976 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.000     8.976    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X37Y305        LDCE (DToQ_ldce_D_Q)         0.171     9.147 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.182     9.329    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X37Y305        LUT1 (Prop_lut1_I0_O)        0.043     9.372 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.330     9.701    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X37Y305        LDCE (DToQ_ldce_D_Q)         0.224     9.925 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.199    10.125    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X38Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.168 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.193    10.361    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X38Y306        LDCE (DToQ_ldce_D_Q)         0.248    10.609 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.195    10.804    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    10.847 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.847    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.174    11.021 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.279    11.299    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    11.342 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.342    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.173    11.515 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.245    11.760    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    11.803 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.803    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.172    11.975 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276    12.251    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X36Y306        LUT1 (Prop_lut1_I0_O)        0.043    12.294 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    12.294    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X36Y306        LDCE (DToQ_ldce_D_Q)         0.172    12.466 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.272    12.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X34Y306        LUT1 (Prop_lut1_I0_O)        0.043    12.781 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.781    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X34Y306        LDCE (DToQ_ldce_D_Q)         0.172    12.953 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.101    13.053    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X35Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.096 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    13.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X35Y306        LDCE (DToQ_ldce_D_Q)         0.172    13.268 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.111    13.379    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X34Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.422 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    13.422    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X34Y306        LDCE (DToQ_ldce_D_Q)         0.172    13.594 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.152    13.746    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X35Y306        LUT1 (Prop_lut1_I0_O)        0.043    13.789 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.789    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X35Y306        LDCE (DToQ_ldce_D_Q)         0.171    13.960 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.203    14.163    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X37Y306        LUT1 (Prop_lut1_I0_O)        0.043    14.206 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    14.206    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X37Y306        MUXF7 (Prop_muxf7_I1_O)      0.108    14.314 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.314    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X37Y306        MUXF8 (Prop_muxf8_I1_O)      0.043    14.357 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.793    15.150    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.126    15.276 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.601    15.876    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    15.919 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.438    16.358    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.401 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    16.645    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X36Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.688 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.185    16.873    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    16.916 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.065    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.108 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    17.207    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.250 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    17.482    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X39Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.525 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.277    17.802    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    17.845 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    17.995    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.038 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.137    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.180 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    18.411    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X41Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.454 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.194    18.648    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.691 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    18.841    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.884 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.983    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.026 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    19.258    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X39Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.301 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.301    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X39Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.409 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X39Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.452 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.232    20.684    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X38Y309        LUT1 (Prop_lut1_I0_O)        0.126    20.810 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.810    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X38Y309        MUXF7 (Prop_muxf7_I1_O)      0.103    20.913 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.913    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X38Y309        MUXF8 (Prop_muxf8_I1_O)      0.043    20.956 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.589    22.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X39Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.369    22.914 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.914    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X39Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.967 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.967    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X39Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.020 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.020    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X39Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.073 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.073    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X39Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.126 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.126    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X39Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.179 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.179    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X39Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.232 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.232    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X39Y318        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    23.342 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/delay_path/CO[2]
                         net (fo=1, routed)           0.000    23.342    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/carry_s[2]
    SLICE_X39Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488     9.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X39Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/C
                         clock pessimism              0.000     9.812    
                         clock uncertainty           -0.111     9.701    
    SLICE_X39Y318        FDCE (Setup_fdce_C_D)        0.047     9.748    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                         -23.342    
  -------------------------------------------------------------------
                         slack                                -13.594    

Slack (VIOLATED) :        -13.593ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 fall@3.500ns)
  Data Path Delay:        19.841ns  (logic 5.875ns (29.611%)  route 13.966ns (70.389%))
  Logic Levels:           65  (BUFG=1 CARRY4=8 LDCE=16 LUT1=34 MUXF7=3 MUXF8=3)
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 9.812 - 7.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.500 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     4.839    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.932 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.965     6.897    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/lut_s[0]
    SLICE_X44Y305        LUT1 (Prop_lut1_I0_O)        0.043     6.940 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     6.940    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/latch_s[0]
    SLICE_X44Y305        LDCE (DToQ_ldce_D_Q)         0.171     7.111 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[0].latch/Q
                         net (fo=1, routed)           0.270     7.381    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/lut_s[1]
    SLICE_X44Y305        LUT1 (Prop_lut1_I0_O)        0.043     7.424 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=1, routed)           0.109     7.533    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/latch_s[1]
    SLICE_X45Y305        LDCE (DToQ_ldce_D_Q)         0.236     7.769 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[1].latch/Q
                         net (fo=1, routed)           0.105     7.873    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/lut_s[2]
    SLICE_X44Y305        LUT1 (Prop_lut1_I0_O)        0.043     7.916 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     7.916    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/latch_s[2]
    SLICE_X44Y305        LDCE (DToQ_ldce_D_Q)         0.171     8.087 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[2].latch/Q
                         net (fo=1, routed)           0.269     8.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/lut_s[3]
    SLICE_X44Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.399 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=1, routed)           0.000     8.399    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/latch_s[3]
    SLICE_X44Y305        LDCE (DToQ_ldce_D_Q)         0.171     8.570 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_0/delay_path[3].latch/Q
                         net (fo=2, routed)           0.238     8.809    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/lut_s[0]
    SLICE_X45Y305        LUT1 (Prop_lut1_I0_O)        0.043     8.852 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=1, routed)           0.000     8.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/latch_s[0]
    SLICE_X45Y305        LDCE (DToQ_ldce_D_Q)         0.171     9.023 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[0].latch/Q
                         net (fo=1, routed)           0.182     9.204    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/lut_s[1]
    SLICE_X45Y305        LUT1 (Prop_lut1_I0_O)        0.043     9.247 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=1, routed)           0.109     9.357    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/latch_s[1]
    SLICE_X44Y305        LDCE (DToQ_ldce_D_Q)         0.236     9.593 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[1].latch/Q
                         net (fo=1, routed)           0.101     9.693    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/lut_s[2]
    SLICE_X45Y305        LUT1 (Prop_lut1_I0_O)        0.043     9.736 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=1, routed)           0.000     9.736    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/latch_s[2]
    SLICE_X45Y305        LDCE (DToQ_ldce_D_Q)         0.171     9.907 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[2].latch/Q
                         net (fo=1, routed)           0.213    10.120    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/lut_s[3]
    SLICE_X45Y305        LUT1 (Prop_lut1_I0_O)        0.043    10.163 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    10.163    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/latch_s[3]
    SLICE_X45Y305        LDCE (DToQ_ldce_D_Q)         0.171    10.334 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_1/delay_path[3].latch/Q
                         net (fo=2, routed)           0.265    10.599    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y305        LUT1 (Prop_lut1_I0_O)        0.043    10.642 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    10.642    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/latch_s[0]
    SLICE_X42Y305        LDCE (DToQ_ldce_D_Q)         0.174    10.816 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[0].latch/Q
                         net (fo=1, routed)           0.151    10.967    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/lut_s[1]
    SLICE_X43Y305        LUT1 (Prop_lut1_I0_O)        0.043    11.010 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    11.010    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/latch_s[1]
    SLICE_X43Y305        LDCE (DToQ_ldce_D_Q)         0.172    11.182 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[1].latch/Q
                         net (fo=1, routed)           0.107    11.289    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y305        LUT1 (Prop_lut1_I0_O)        0.043    11.332 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    11.332    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/latch_s[2]
    SLICE_X42Y305        LDCE (DToQ_ldce_D_Q)         0.172    11.504 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[2].latch/Q
                         net (fo=1, routed)           0.276    11.779    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y305        LUT1 (Prop_lut1_I0_O)        0.043    11.822 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    11.822    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/latch_s[3]
    SLICE_X42Y305        LDCE (DToQ_ldce_D_Q)         0.172    11.994 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_2/delay_path[3].latch/Q
                         net (fo=2, routed)           0.240    12.235    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/lut_s[0]
    SLICE_X43Y305        LUT1 (Prop_lut1_I0_O)        0.043    12.278 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=1, routed)           0.000    12.278    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/latch_s[0]
    SLICE_X43Y305        LDCE (DToQ_ldce_D_Q)         0.171    12.449 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[0].latch/Q
                         net (fo=1, routed)           0.163    12.611    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/lut_s[1]
    SLICE_X42Y305        LUT1 (Prop_lut1_I0_O)        0.043    12.654 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=1, routed)           0.000    12.654    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/latch_s[1]
    SLICE_X42Y305        LDCE (DToQ_ldce_D_Q)         0.173    12.827 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[1].latch/Q
                         net (fo=1, routed)           0.100    12.927    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/lut_s[2]
    SLICE_X43Y305        LUT1 (Prop_lut1_I0_O)        0.043    12.970 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=1, routed)           0.000    12.970    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/latch_s[2]
    SLICE_X43Y305        LDCE (DToQ_ldce_D_Q)         0.171    13.141 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[2].latch/Q
                         net (fo=1, routed)           0.213    13.354    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/lut_s[3]
    SLICE_X43Y305        LUT1 (Prop_lut1_I0_O)        0.043    13.397 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.397    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/latch_s[3]
    SLICE_X43Y305        LDCE (DToQ_ldce_D_Q)         0.171    13.568 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].block_3/delay_path[3].latch/Q
                         net (fo=1, routed)           0.317    13.884    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/clocks_i[3]
    SLICE_X41Y305        LUT1 (Prop_lut1_I0_O)        0.043    13.927 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    13.927    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/lut_s[3]
    SLICE_X41Y305        MUXF7 (Prop_muxf7_I1_O)      0.108    14.035 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    14.035    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X41Y305        MUXF8 (Prop_muxf8_I1_O)      0.043    14.078 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.795    14.873    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.126    14.999 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.578    15.576    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043    15.619 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.456    16.075    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.118 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    16.350    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.393 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.193    16.585    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.628 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164    16.792    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.835 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106    16.941    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043    16.984 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    17.228    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043    17.271 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.259    17.530    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.573 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.164    17.737    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.780 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.106    17.885    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043    17.928 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.244    18.173    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043    18.216 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.327    18.543    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.586 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150    18.736    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.779 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099    18.878    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043    18.921 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232    19.153    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043    19.196 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    19.196    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X45Y308        MUXF7 (Prop_muxf7_I1_O)      0.108    19.304 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000    19.304    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X45Y308        MUXF8 (Prop_muxf8_I1_O)      0.043    19.347 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.308    20.654    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X44Y309        LUT1 (Prop_lut1_I0_O)        0.126    20.780 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000    20.780    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_I1_O)      0.108    20.888 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000    20.888    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I1_O)      0.043    20.931 f  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.582    22.514    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370    22.884 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.884    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.937 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.937    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.990 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    22.990    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.043 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.043    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.096 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X43Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.149 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.149    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X43Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.202 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000    23.202    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X43Y317        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.341 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delay_path/CO[0]
                         net (fo=1, routed)           0.000    23.341    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/carry_s[0]
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     8.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488     9.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/C
                         clock pessimism              0.000     9.812    
                         clock uncertainty           -0.111     9.701    
    SLICE_X43Y317        FDCE (Setup_fdce_C_D)        0.047     9.748    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                         -23.341    
  -------------------------------------------------------------------
                         slack                                -13.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][39][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][19][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.524%)  route 0.064ns (33.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.777     1.528    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X37Y325        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][39][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y325        FDRE (Prop_fdre_C_Q)         0.100     1.628 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][39][1]/Q
                         net (fo=3, routed)           0.064     1.692    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][39]_193[1]
    SLICE_X36Y325        LUT6 (Prop_lut6_I3_O)        0.028     1.720 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[3][19][2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[3][19]_200[2]
    SLICE_X36Y325        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.040     1.839    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X36Y325        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][19][2]/C
                         clock pessimism             -0.300     1.539    
    SLICE_X36Y325        FDRE (Hold_fdre_C_D)         0.087     1.626    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][19][2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][63][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][31][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.530%)  route 0.070ns (35.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.778     1.529    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X33Y323        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y323        FDRE (Prop_fdre_C_Q)         0.100     1.629 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][63][0]/Q
                         net (fo=4, routed)           0.070     1.699    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][63]_5[0]
    SLICE_X32Y323        LUT6 (Prop_lut6_I2_O)        0.028     1.727 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[3][31][3]_i_1/O
                         net (fo=1, routed)           0.000     1.727    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[3][31]_12[3]
    SLICE_X32Y323        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][31][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.041     1.840    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X32Y323        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][31][3]/C
                         clock pessimism             -0.300     1.540    
    SLICE_X32Y323        FDRE (Hold_fdre_C_D)         0.087     1.627    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][31][3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][63][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][31][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.207%)  route 0.071ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.778     1.529    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X33Y323        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y323        FDRE (Prop_fdre_C_Q)         0.100     1.629 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][63][0]/Q
                         net (fo=4, routed)           0.071     1.700    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][63]_5[0]
    SLICE_X32Y323        LUT6 (Prop_lut6_I0_O)        0.028     1.728 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[3][31][2]_i_1/O
                         net (fo=1, routed)           0.000     1.728    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[3][31]_12[2]
    SLICE_X32Y323        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][31][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.041     1.840    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X32Y323        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][31][2]/C
                         clock pessimism             -0.300     1.540    
    SLICE_X32Y323        FDRE (Hold_fdre_C_D)         0.087     1.627    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][31][2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][23][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.812%)  route 0.073ns (36.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.779     1.530    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X49Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y320        FDRE (Prop_fdre_C_Q)         0.100     1.630 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][23][0]/Q
                         net (fo=4, routed)           0.073     1.703    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][23]_321[0]
    SLICE_X48Y320        LUT6 (Prop_lut6_I2_O)        0.028     1.731 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[3][11][3]_i_1/O
                         net (fo=1, routed)           0.000     1.731    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[3][11]_328[3]
    SLICE_X48Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.043     1.842    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X48Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][11][3]/C
                         clock pessimism             -0.301     1.541    
    SLICE_X48Y320        FDRE (Hold_fdre_C_D)         0.087     1.628    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][11][3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][18][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][9][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.812%)  route 0.073ns (36.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.784     1.535    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X51Y313        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y313        FDRE (Prop_fdre_C_Q)         0.100     1.635 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][18][0]/Q
                         net (fo=4, routed)           0.073     1.708    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][18]_357[0]
    SLICE_X50Y313        LUT6 (Prop_lut6_I3_O)        0.028     1.736 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[3][9][3]_i_1/O
                         net (fo=1, routed)           0.000     1.736    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[3][9]_358[3]
    SLICE_X50Y313        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.049     1.848    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X50Y313        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][9][3]/C
                         clock pessimism             -0.302     1.546    
    SLICE_X50Y313        FDRE (Hold_fdre_C_D)         0.087     1.633    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][9][3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.787     1.538    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X51Y309        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][0][0]/Q
                         net (fo=2, routed)           0.081     1.719    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][0]_539
    SLICE_X50Y309        LUT2 (Prop_lut2_I1_O)        0.030     1.749 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[1][0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.749    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[1][0]_494[1]
    SLICE_X50Y309        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.053     1.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X50Y309        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][0][1]/C
                         clock pessimism             -0.303     1.549    
    SLICE_X50Y309        FDRE (Hold_fdre_C_D)         0.096     1.645    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][202][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][101][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.802     1.553    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X27Y318        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][202][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y318        FDRE (Prop_fdre_C_Q)         0.100     1.653 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][202][0]/Q
                         net (fo=2, routed)           0.081     1.734    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][202]_721
    SLICE_X26Y318        LUT2 (Prop_lut2_I1_O)        0.030     1.764 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[1][101][1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[1][101]_98[1]
    SLICE_X26Y318        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][101][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.067     1.866    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X26Y318        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][101][1]/C
                         clock pessimism             -0.302     1.564    
    SLICE_X26Y318        FDRE (Hold_fdre_C_D)         0.096     1.660    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][101][1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][244][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][122][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.780     1.531    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X33Y321        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][244][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y321        FDRE (Prop_fdre_C_Q)         0.100     1.631 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][244][0]/Q
                         net (fo=2, routed)           0.081     1.712    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][244]_743
    SLICE_X32Y321        LUT2 (Prop_lut2_I1_O)        0.030     1.742 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[1][122][1]_i_1/O
                         net (fo=1, routed)           0.000     1.742    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[1][122]_16[1]
    SLICE_X32Y321        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][122][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.044     1.843    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X32Y321        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][122][1]/C
                         clock pessimism             -0.301     1.542    
    SLICE_X32Y321        FDRE (Hold_fdre_C_D)         0.096     1.638    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][122][1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][246][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][123][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.780     1.531    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X35Y321        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][246][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y321        FDRE (Prop_fdre_C_Q)         0.100     1.631 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][246][0]/Q
                         net (fo=2, routed)           0.081     1.712    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][246]_741
    SLICE_X34Y321        LUT2 (Prop_lut2_I1_O)        0.030     1.742 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[1][123][1]_i_1/O
                         net (fo=1, routed)           0.000     1.742    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[1][123]_14[1]
    SLICE_X34Y321        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][123][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.044     1.843    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X34Y321        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][123][1]/C
                         clock pessimism             -0.301     1.542    
    SLICE_X34Y321        FDRE (Hold_fdre_C_D)         0.096     1.638    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][123][1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][26][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][13][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.778     1.529    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X53Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y320        FDRE (Prop_fdre_C_Q)         0.100     1.629 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][26][0]/Q
                         net (fo=2, routed)           0.081     1.710    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][26]_513
    SLICE_X52Y320        LUT2 (Prop_lut2_I1_O)        0.030     1.740 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s[1][13][1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/next_sums_s[1][13]_448[1]
    SLICE_X52Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.042     1.841    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/clock_i
    SLICE_X52Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][13][1]/C
                         clock pessimism             -0.301     1.540    
    SLICE_X52Y320        FDRE (Hold_fdre_C_D)         0.096     1.636    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][13][1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         7.000       5.592      BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            0.750         7.000       6.250      SLICE_X47Y314   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][106][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         7.000       6.250      SLICE_X47Y314   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][107][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         7.000       6.250      SLICE_X55Y313   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][10][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         7.000       6.250      SLICE_X40Y320   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][112][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         7.000       6.250      SLICE_X40Y320   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][113][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         7.000       6.250      SLICE_X41Y320   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][114][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         7.000       6.250      SLICE_X41Y320   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][115][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         7.000       6.250      SLICE_X42Y321   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][117][0]/C
Min Period        n/a     FDRE/C   n/a            0.750         7.000       6.250      SLICE_X41Y321   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][118][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X45Y321   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[0][120][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X57Y313   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][21][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X55Y318   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][28][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X45Y321   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[1][60][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X45Y321   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[2][30][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X44Y321   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[3][14][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X54Y318   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[4][3][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X46Y321   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[4][7][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X46Y321   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[4][7][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         3.500       3.100      SLICE_X57Y313   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/sum/curr_sums_s_reg[5][1][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X46Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X46Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[7].block_n/sampling_path[1].reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X46Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X46Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X43Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X43Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[1].reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X43Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X43Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X45Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/sampling_path[0].reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.500       3.150      SLICE_X45Y317   design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/sampling_path[1].reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.705ns (23.518%)  route 2.293ns (76.482%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 37.890 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y318       FDRE (Prop_fdre_C_Q)         0.204     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.859     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y316       LUT4 (Prop_lut4_I1_O)        0.126     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.542     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X167Y317       LUT6 (Prop_lut6_I3_O)        0.043     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X167Y317       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y318       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.640     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X162Y318       LUT5 (Prop_lut5_I1_O)        0.043     8.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.252     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X162Y318       LUT6 (Prop_lut6_I2_O)        0.043     8.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X162Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553    37.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X162Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.806    38.696    
                         clock uncertainty           -0.035    38.661    
    SLICE_X162Y318       FDRE (Setup_fdre_C_D)        0.034    38.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 29.980    

Slack (MET) :             30.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.705ns (23.660%)  route 2.275ns (76.340%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 37.890 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y318       FDRE (Prop_fdre_C_Q)         0.204     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.859     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y316       LUT4 (Prop_lut4_I1_O)        0.126     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.542     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X167Y317       LUT6 (Prop_lut6_I3_O)        0.043     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X167Y317       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y318       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.640     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X162Y318       LUT5 (Prop_lut5_I1_O)        0.043     8.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.234     8.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X160Y318       LUT3 (Prop_lut3_I1_O)        0.043     8.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X160Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553    37.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X160Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.780    38.670    
                         clock uncertainty           -0.035    38.635    
    SLICE_X160Y318       FDRE (Setup_fdre_C_D)        0.066    38.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 30.004    

Slack (MET) :             30.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.705ns (23.676%)  route 2.273ns (76.324%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 37.890 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y318       FDRE (Prop_fdre_C_Q)         0.204     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.859     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y316       LUT4 (Prop_lut4_I1_O)        0.126     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.542     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X167Y317       LUT6 (Prop_lut6_I3_O)        0.043     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X167Y317       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y318       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.640     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X162Y318       LUT5 (Prop_lut5_I1_O)        0.043     8.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.232     8.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X160Y318       LUT3 (Prop_lut3_I1_O)        0.043     8.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X160Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553    37.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X160Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.780    38.670    
                         clock uncertainty           -0.035    38.635    
    SLICE_X160Y318       FDRE (Setup_fdre_C_D)        0.064    38.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 30.004    

Slack (MET) :             30.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.705ns (23.692%)  route 2.271ns (76.308%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 37.890 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y318       FDRE (Prop_fdre_C_Q)         0.204     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.859     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y316       LUT4 (Prop_lut4_I1_O)        0.126     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.542     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X167Y317       LUT6 (Prop_lut6_I3_O)        0.043     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X167Y317       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y318       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.640     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X162Y318       LUT5 (Prop_lut5_I1_O)        0.043     8.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.230     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X160Y318       LUT3 (Prop_lut3_I1_O)        0.043     8.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X160Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553    37.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X160Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.780    38.670    
                         clock uncertainty           -0.035    38.635    
    SLICE_X160Y318       FDRE (Setup_fdre_C_D)        0.065    38.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 30.007    

Slack (MET) :             30.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.705ns (23.692%)  route 2.271ns (76.308%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 37.890 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y318       FDRE (Prop_fdre_C_Q)         0.204     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.859     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y316       LUT4 (Prop_lut4_I1_O)        0.126     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.542     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X167Y317       LUT6 (Prop_lut6_I3_O)        0.043     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X167Y317       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y318       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.640     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X162Y318       LUT5 (Prop_lut5_I1_O)        0.043     8.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.230     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X160Y318       LUT3 (Prop_lut3_I1_O)        0.043     8.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.693    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X160Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553    37.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X160Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.780    38.670    
                         clock uncertainty           -0.035    38.635    
    SLICE_X160Y318       FDRE (Setup_fdre_C_D)        0.066    38.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 30.008    

Slack (MET) :             30.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.705ns (23.732%)  route 2.266ns (76.268%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 37.891 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y318       FDRE (Prop_fdre_C_Q)         0.204     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.859     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y316       LUT4 (Prop_lut4_I1_O)        0.126     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.542     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X167Y317       LUT6 (Prop_lut6_I3_O)        0.043     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X167Y317       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y318       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.640     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X162Y318       LUT5 (Prop_lut5_I1_O)        0.043     8.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.225     8.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X160Y317       LUT3 (Prop_lut3_I1_O)        0.043     8.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X160Y317       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554    37.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X160Y317       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.780    38.671    
                         clock uncertainty           -0.035    38.636    
    SLICE_X160Y317       FDRE (Setup_fdre_C_D)        0.064    38.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 30.012    

Slack (MET) :             30.015ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.705ns (23.748%)  route 2.264ns (76.252%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 37.891 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y318       FDRE (Prop_fdre_C_Q)         0.204     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.859     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y316       LUT4 (Prop_lut4_I1_O)        0.126     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.542     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X167Y317       LUT6 (Prop_lut6_I3_O)        0.043     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X167Y317       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y318       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.640     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X162Y318       LUT5 (Prop_lut5_I1_O)        0.043     8.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.223     8.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X160Y317       LUT3 (Prop_lut3_I1_O)        0.043     8.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X160Y317       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554    37.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X160Y317       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.780    38.671    
                         clock uncertainty           -0.035    38.636    
    SLICE_X160Y317       FDRE (Setup_fdre_C_D)        0.065    38.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                 30.015    

Slack (MET) :             30.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.705ns (24.013%)  route 2.231ns (75.987%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 37.890 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.827ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y318       FDRE (Prop_fdre_C_Q)         0.204     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.859     6.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y316       LUT4 (Prop_lut4_I1_O)        0.126     6.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.542     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X167Y317       LUT6 (Prop_lut6_I3_O)        0.043     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X167Y317       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y318       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.475     8.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X163Y318       LUT6 (Prop_lut6_I5_O)        0.043     8.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.355     8.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X163Y318       LUT6 (Prop_lut6_I5_O)        0.043     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.553    37.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X163Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.827    38.717    
                         clock uncertainty           -0.035    38.682    
    SLICE_X163Y318       FDRE (Setup_fdre_C_D)        0.033    38.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 30.062    

Slack (MET) :             30.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.388ns (14.454%)  route 2.296ns (85.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 37.881 - 33.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.776     5.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X158Y323       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y323       FDRE (Prop_fdre_C_Q)         0.259     5.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.174     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X149Y320       LUT3 (Prop_lut3_I2_O)        0.043     7.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.378     7.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X149Y322       LUT6 (Prop_lut6_I1_O)        0.043     7.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.348     7.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X151Y322       LUT4 (Prop_lut4_I3_O)        0.043     7.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.397     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X149Y322       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544    37.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X149Y322       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.780    38.661    
                         clock uncertainty           -0.035    38.626    
    SLICE_X149Y322       FDPE (Setup_fdpe_C_D)       -0.019    38.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         38.607    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                 30.212    

Slack (MET) :             30.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.395ns (16.380%)  route 2.016ns (83.620%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 37.938 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     6.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT5 (Prop_lut5_I3_O)        0.043     6.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.535     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X159Y321       LUT4 (Prop_lut4_I1_O)        0.043     7.374 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.247     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X160Y322       LUT5 (Prop_lut5_I4_O)        0.043     7.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.464     8.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X165Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.601    37.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X165Y322       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.780    38.718    
                         clock uncertainty           -0.035    38.683    
    SLICE_X165Y322       FDRE (Setup_fdre_C_R)       -0.304    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.379    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 30.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.832%)  route 0.109ns (52.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X155Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y315       FDCE (Prop_fdce_C_Q)         0.100     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.109     3.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.597     2.986    
    SLICE_X156Y315       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X157Y316       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y316       FDCE (Prop_fdce_C_Q)         0.100     3.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.096     3.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X156Y316       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.090     3.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X156Y316       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.618     2.964    
    SLICE_X156Y316       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y330       FDRE (Prop_fdre_C_Q)         0.100     3.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/Q
                         net (fo=1, routed)           0.054     3.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[4]
    SLICE_X158Y330       LUT2 (Prop_lut2_I1_O)        0.028     3.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1/O
                         net (fo=1, routed)           0.000     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1_n_0
    SLICE_X158Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.087     3.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X158Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/C
                         clock pessimism             -0.618     2.961    
    SLICE_X158Y330       FDRE (Hold_fdre_C_D)         0.087     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.495%)  route 0.186ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X156Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y314       FDCE (Prop_fdce_C_Q)         0.107     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.617     2.966    
    SLICE_X156Y315       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.495%)  route 0.186ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X156Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y314       FDCE (Prop_fdce_C_Q)         0.107     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.617     2.966    
    SLICE_X156Y315       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.495%)  route 0.186ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X156Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y314       FDCE (Prop_fdce_C_Q)         0.107     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.617     2.966    
    SLICE_X156Y315       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.495%)  route 0.186ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X156Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y314       FDCE (Prop_fdce_C_Q)         0.107     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.617     2.966    
    SLICE_X156Y315       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.495%)  route 0.186ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X156Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y314       FDCE (Prop_fdce_C_Q)         0.107     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.617     2.966    
    SLICE_X156Y315       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.495%)  route 0.186ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X156Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y314       FDCE (Prop_fdce_C_Q)         0.107     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y315       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.617     2.966    
    SLICE_X156Y315       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.495%)  route 0.186ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X156Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y314       FDCE (Prop_fdce_C_Q)         0.107     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X156Y315       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X156Y315       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.617     2.966    
    SLICE_X156Y315       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y16  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X152Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X159Y328  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X157Y327  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X156Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X157Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X156Y328  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X155Y328  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X154Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X158Y328  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X156Y315  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X156Y315  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X154Y316  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X156Y315  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X156Y315  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :           50  Failing Endpoints,  Worst Slack       -4.850ns,  Total Violation     -226.607ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        4.053ns  (logic 0.653ns (16.110%)  route 3.400ns (83.890%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 402.817 - 400.000 ) 
    Source Clock Delay      (SCD):    3.157ns = ( 402.157 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.725   402.157    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X38Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y310        FDCE (Prop_fdce_C_Q)         0.259   402.416 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/Q
                         net (fo=2, routed)           1.711   404.127    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[226]
    SLICE_X41Y310        LUT6 (Prop_lut6_I0_O)        0.043   404.170 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[2]_i_6/O
                         net (fo=1, routed)           0.000   404.170    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[2]_i_6_n_0
    SLICE_X41Y310        MUXF7 (Prop_muxf7_I1_O)      0.122   404.292 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[2]_i_4/O
                         net (fo=1, routed)           1.689   405.981    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[2]
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.122   406.103 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.000   406.103    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X41Y310        MUXF7 (Prop_muxf7_I0_O)      0.107   406.210 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000   406.210    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[2]
    SLICE_X41Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.493   402.817    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000   402.817    
                         clock uncertainty           -1.504   401.313    
    SLICE_X41Y310        FDRE (Setup_fdre_C_D)        0.048   401.361    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        401.361    
                         arrival time                        -406.210    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[6].sensors/sampling/delay_line[1].block_n/sampling_path[1].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        4.009ns  (logic 0.606ns (15.115%)  route 3.403ns (84.885%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 402.816 - 400.000 ) 
    Source Clock Delay      (SCD):    3.187ns = ( 402.187 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.755   402.187    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[6].sensors/sampling/delay_line[1].block_n/clock_i
    SLICE_X31Y314        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[6].sensors/sampling/delay_line[1].block_n/sampling_path[1].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y314        FDCE (Prop_fdce_C_Q)         0.223   402.410 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[6].sensors/sampling/delay_line[1].block_n/sampling_path[1].reg/Q
                         net (fo=2, routed)           1.865   404.275    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[197]
    SLICE_X42Y311        LUT6 (Prop_lut6_I1_O)        0.043   404.318 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[5]_i_6/O
                         net (fo=1, routed)           0.000   404.318    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[5]_i_6_n_0
    SLICE_X42Y311        MUXF7 (Prop_muxf7_I1_O)      0.117   404.435 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[5]_i_4/O
                         net (fo=1, routed)           1.538   405.973    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[5]
    SLICE_X42Y311        LUT6 (Prop_lut6_I3_O)        0.122   406.095 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.000   406.095    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X42Y311        MUXF7 (Prop_muxf7_I0_O)      0.101   406.196 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000   406.196    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[5]
    SLICE_X42Y311        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.492   402.816    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y311        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000   402.816    
                         clock uncertainty           -1.504   401.312    
    SLICE_X42Y311        FDRE (Setup_fdre_C_D)        0.076   401.388    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        401.388    
                         arrival time                        -406.196    
  -------------------------------------------------------------------
                         slack                                 -4.808    

Slack (VIOLATED) :        -4.777ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[5].sensors/sampling/delay_line[0].block_n/sampling_path[3].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        4.010ns  (logic 0.625ns (15.587%)  route 3.385ns (84.413%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 402.817 - 400.000 ) 
    Source Clock Delay      (SCD):    3.156ns = ( 402.156 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.724   402.156    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[5].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X37Y311        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[5].sensors/sampling/delay_line[0].block_n/sampling_path[3].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y311        FDCE (Prop_fdce_C_Q)         0.223   402.379 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[5].sensors/sampling/delay_line[0].block_n/sampling_path[3].reg/Q
                         net (fo=2, routed)           1.828   404.207    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[163]
    SLICE_X40Y310        LUT6 (Prop_lut6_I3_O)        0.043   404.250 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[3]_i_6/O
                         net (fo=1, routed)           0.000   404.250    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[3]_i_6_n_0
    SLICE_X40Y310        MUXF7 (Prop_muxf7_I1_O)      0.122   404.372 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[3]_i_4/O
                         net (fo=1, routed)           1.557   405.929    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[3]
    SLICE_X42Y310        LUT6 (Prop_lut6_I3_O)        0.122   406.051 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000   406.051    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X42Y310        MUXF7 (Prop_muxf7_I0_O)      0.115   406.166 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   406.166    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[3]
    SLICE_X42Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.493   402.817    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000   402.817    
                         clock uncertainty           -1.504   401.313    
    SLICE_X42Y310        FDRE (Setup_fdre_C_D)        0.076   401.389    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        401.389    
                         arrival time                        -406.166    
  -------------------------------------------------------------------
                         slack                                 -4.777    

Slack (VIOLATED) :        -4.761ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[1].block_n/sampling_path[2].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        3.965ns  (logic 0.653ns (16.468%)  route 3.312ns (83.532%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 402.816 - 400.000 ) 
    Source Clock Delay      (SCD):    3.156ns = ( 402.156 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.724   402.156    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[1].block_n/clock_i
    SLICE_X38Y311        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[1].block_n/sampling_path[2].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y311        FDCE (Prop_fdce_C_Q)         0.259   402.415 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[1].block_n/sampling_path[2].reg/Q
                         net (fo=2, routed)           1.807   404.222    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[230]
    SLICE_X41Y311        LUT6 (Prop_lut6_I0_O)        0.043   404.265 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[6]_i_6/O
                         net (fo=1, routed)           0.000   404.265    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[6]_i_6_n_0
    SLICE_X41Y311        MUXF7 (Prop_muxf7_I1_O)      0.122   404.387 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[6]_i_4/O
                         net (fo=1, routed)           1.505   405.892    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[6]
    SLICE_X41Y311        LUT6 (Prop_lut6_I3_O)        0.122   406.014 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.000   406.014    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X41Y311        MUXF7 (Prop_muxf7_I0_O)      0.107   406.121 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000   406.121    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[6]
    SLICE_X41Y311        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.492   402.816    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y311        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000   402.816    
                         clock uncertainty           -1.504   401.312    
    SLICE_X41Y311        FDRE (Setup_fdre_C_D)        0.048   401.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        401.360    
                         arrival time                        -406.121    
  -------------------------------------------------------------------
                         slack                                 -4.761    

Slack (VIOLATED) :        -4.731ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/sampling_path[3].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        3.937ns  (logic 0.615ns (15.623%)  route 3.322ns (84.377%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 402.816 - 400.000 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 402.154 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.722   402.154    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/clock_i
    SLICE_X45Y313        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/sampling_path[3].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y313        FDCE (Prop_fdce_C_Q)         0.223   402.377 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/sampling_path[3].reg/Q
                         net (fo=2, routed)           1.709   404.086    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[75]
    SLICE_X40Y313        LUT6 (Prop_lut6_I1_O)        0.043   404.129 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[11]_i_5/O
                         net (fo=1, routed)           0.000   404.129    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[11]_i_5_n_0
    SLICE_X40Y313        MUXF7 (Prop_muxf7_I0_O)      0.120   404.249 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[11]_i_4/O
                         net (fo=1, routed)           1.612   405.861    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[11]
    SLICE_X40Y313        LUT5 (Prop_lut5_I4_O)        0.122   405.983 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[11]_i_2/O
                         net (fo=1, routed)           0.000   405.983    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[11]_i_2_n_0
    SLICE_X40Y313        MUXF7 (Prop_muxf7_I0_O)      0.107   406.090 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000   406.090    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[11]
    SLICE_X40Y313        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.492   402.816    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y313        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000   402.816    
                         clock uncertainty           -1.504   401.312    
    SLICE_X40Y313        FDRE (Setup_fdre_C_D)        0.048   401.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                        401.360    
                         arrival time                        -406.091    
  -------------------------------------------------------------------
                         slack                                 -4.731    

Slack (VIOLATED) :        -4.679ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[1].block_n/sampling_path[3].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        3.883ns  (logic 0.653ns (16.818%)  route 3.230ns (83.182%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 402.816 - 400.000 ) 
    Source Clock Delay      (SCD):    3.156ns = ( 402.156 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.724   402.156    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[1].block_n/clock_i
    SLICE_X38Y311        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[1].block_n/sampling_path[3].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y311        FDCE (Prop_fdce_C_Q)         0.259   402.415 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[1].block_n/sampling_path[3].reg/Q
                         net (fo=2, routed)           1.736   404.151    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[231]
    SLICE_X40Y312        LUT6 (Prop_lut6_I0_O)        0.043   404.194 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[7]_i_6/O
                         net (fo=1, routed)           0.000   404.194    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[7]_i_6_n_0
    SLICE_X40Y312        MUXF7 (Prop_muxf7_I1_O)      0.122   404.316 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[7]_i_4/O
                         net (fo=1, routed)           1.493   405.810    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[7]
    SLICE_X40Y312        LUT6 (Prop_lut6_I3_O)        0.122   405.932 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.000   405.932    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X40Y312        MUXF7 (Prop_muxf7_I0_O)      0.107   406.039 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000   406.039    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[7]
    SLICE_X40Y312        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.492   402.816    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y312        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000   402.816    
                         clock uncertainty           -1.504   401.312    
    SLICE_X40Y312        FDRE (Setup_fdre_C_D)        0.048   401.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        401.360    
                         arrival time                        -406.039    
  -------------------------------------------------------------------
                         slack                                 -4.679    

Slack (VIOLATED) :        -4.673ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/sampling_path[3].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        3.908ns  (logic 0.604ns (15.454%)  route 3.304ns (84.546%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 402.814 - 400.000 ) 
    Source Clock Delay      (SCD):    3.151ns = ( 402.151 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.719   402.151    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/clock_i
    SLICE_X43Y315        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/sampling_path[3].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y315        FDCE (Prop_fdce_C_Q)         0.223   402.374 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/sampling_path[3].reg/Q
                         net (fo=2, routed)           1.678   404.052    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[55]
    SLICE_X42Y315        LUT6 (Prop_lut6_I3_O)        0.043   404.095 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[23]_i_5/O
                         net (fo=1, routed)           0.000   404.095    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[23]_i_5_n_0
    SLICE_X42Y315        MUXF7 (Prop_muxf7_I0_O)      0.115   404.210 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[23]_i_4/O
                         net (fo=1, routed)           1.627   405.836    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[23]
    SLICE_X42Y315        LUT5 (Prop_lut5_I4_O)        0.122   405.958 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[23]_i_2/O
                         net (fo=1, routed)           0.000   405.958    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[23]_i_2_n_0
    SLICE_X42Y315        MUXF7 (Prop_muxf7_I0_O)      0.101   406.059 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000   406.059    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[23]
    SLICE_X42Y315        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.490   402.814    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y315        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000   402.814    
                         clock uncertainty           -1.504   401.310    
    SLICE_X42Y315        FDRE (Setup_fdre_C_D)        0.076   401.386    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                        401.386    
                         arrival time                        -406.059    
  -------------------------------------------------------------------
                         slack                                 -4.673    

Slack (VIOLATED) :        -4.664ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[6].sensors/sampling/delay_line[3].block_n/sampling_path[3].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        3.868ns  (logic 0.606ns (15.667%)  route 3.262ns (84.333%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 402.817 - 400.000 ) 
    Source Clock Delay      (SCD):    3.185ns = ( 402.185 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.753   402.185    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[6].sensors/sampling/delay_line[3].block_n/clock_i
    SLICE_X31Y316        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[6].sensors/sampling/delay_line[3].block_n/sampling_path[3].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y316        FDCE (Prop_fdce_C_Q)         0.223   402.408 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[6].sensors/sampling/delay_line[3].block_n/sampling_path[3].reg/Q
                         net (fo=2, routed)           1.782   404.190    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[207]
    SLICE_X36Y312        LUT6 (Prop_lut6_I1_O)        0.043   404.233 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[15]_i_6/O
                         net (fo=1, routed)           0.000   404.233    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[15]_i_6_n_0
    SLICE_X36Y312        MUXF7 (Prop_muxf7_I1_O)      0.117   404.350 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[15]_i_4/O
                         net (fo=1, routed)           1.480   405.830    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[15]
    SLICE_X36Y312        LUT5 (Prop_lut5_I4_O)        0.122   405.952 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000   405.952    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[15]_i_2_n_0
    SLICE_X36Y312        MUXF7 (Prop_muxf7_I0_O)      0.101   406.053 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000   406.053    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[15]
    SLICE_X36Y312        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.493   402.817    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y312        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000   402.817    
                         clock uncertainty           -1.504   401.313    
    SLICE_X36Y312        FDRE (Setup_fdre_C_D)        0.076   401.389    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                        401.389    
                         arrival time                        -406.053    
  -------------------------------------------------------------------
                         slack                                 -4.664    

Slack (VIOLATED) :        -4.660ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/sampling_path[0].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        3.865ns  (logic 0.617ns (15.965%)  route 3.248ns (84.035%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 402.812 - 400.000 ) 
    Source Clock Delay      (SCD):    3.151ns = ( 402.151 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.719   402.151    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/clock_i
    SLICE_X35Y316        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/sampling_path[0].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDCE (Prop_fdce_C_Q)         0.223   402.374 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/sampling_path[0].reg/Q
                         net (fo=2, routed)           1.775   404.149    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[148]
    SLICE_X41Y317        LUT6 (Prop_lut6_I5_O)        0.043   404.192 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[20]_i_6/O
                         net (fo=1, routed)           0.000   404.192    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[20]_i_6_n_0
    SLICE_X41Y317        MUXF7 (Prop_muxf7_I1_O)      0.122   404.314 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[20]_i_4/O
                         net (fo=1, routed)           1.473   405.787    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[20]
    SLICE_X41Y317        LUT5 (Prop_lut5_I4_O)        0.122   405.909 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.000   405.909    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[20]_i_2_n_0
    SLICE_X41Y317        MUXF7 (Prop_muxf7_I0_O)      0.107   406.016 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000   406.016    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[20]
    SLICE_X41Y317        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.488   402.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y317        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000   402.812    
                         clock uncertainty           -1.504   401.308    
    SLICE_X41Y317        FDRE (Setup_fdre_C_D)        0.048   401.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                        401.356    
                         arrival time                        -406.016    
  -------------------------------------------------------------------
                         slack                                 -4.660    

Slack (VIOLATED) :        -4.658ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@400.000ns - clk_fpga_1 rise@399.000ns)
  Data Path Delay:        3.794ns  (logic 0.223ns (5.878%)  route 3.571ns (94.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 402.808 - 400.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 402.146 - 399.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    399.000   399.000 r  
    PS7_X0Y0             PS7                          0.000   399.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339   400.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   400.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.714   402.146    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/clock_i
    SLICE_X60Y312        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y312        FDRE (Prop_fdre_C_Q)         0.223   402.369 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[3]/Q
                         net (fo=3, routed)           3.571   405.940    design_1_i/ila_0/inst/ila_core_inst/probe1[3]
    SLICE_X58Y312        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    400.000   400.000 r  
    PS7_X0Y0             PS7                          0.000   400.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   401.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   401.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.484   402.808    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X58Y312        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000   402.808    
                         clock uncertainty           -1.504   401.304    
    SLICE_X58Y312        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022   401.282    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                        401.282    
                         arrival time                        -405.940    
  -------------------------------------------------------------------
                         slack                                 -4.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.178ns (9.031%)  route 1.793ns (90.969%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.776     1.527    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/clock_i
    SLICE_X60Y313        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y313        FDRE (Prop_fdre_C_Q)         0.100     1.627 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[7]/Q
                         net (fo=3, routed)           1.793     3.420    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/data_o[7]
    SLICE_X40Y312        LUT6 (Prop_lut6_I5_O)        0.028     3.448 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     3.448    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[7]_i_2_n_0
    SLICE_X40Y312        MUXF7 (Prop_muxf7_I0_O)      0.050     3.498 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.498    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[7]
    SLICE_X40Y312        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.051     1.850    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y312        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.850    
                         clock uncertainty            1.504     3.354    
    SLICE_X40Y312        FDRE (Hold_fdre_C_D)         0.070     3.424    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/sampling_path[2].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.304ns (15.523%)  route 1.654ns (84.477%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.784     1.535    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/clock_i
    SLICE_X39Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/sampling_path[2].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y317        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[6].block_n/sampling_path[2].reg/Q
                         net (fo=2, routed)           0.847     2.482    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[122]
    SLICE_X41Y318        LUT6 (Prop_lut6_I0_O)        0.028     2.510 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[26]_i_5/O
                         net (fo=1, routed)           0.000     2.510    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[26]_i_5_n_0
    SLICE_X41Y318        MUXF7 (Prop_muxf7_I0_O)      0.059     2.569 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[26]_i_4/O
                         net (fo=1, routed)           0.808     3.376    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[26]
    SLICE_X41Y318        LUT5 (Prop_lut5_I4_O)        0.067     3.443 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           0.000     3.443    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[26]_i_2_n_0
    SLICE_X41Y318        MUXF7 (Prop_muxf7_I0_O)      0.050     3.493 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     3.493    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[26]
    SLICE_X41Y318        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.046     1.845    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y318        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000     1.845    
                         clock uncertainty            1.504     3.349    
    SLICE_X41Y318        FDRE (Hold_fdre_C_D)         0.070     3.419    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.419    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.128ns (6.552%)  route 1.826ns (93.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.776     1.527    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/clock_i
    SLICE_X60Y314        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y314        FDRE (Prop_fdre_C_Q)         0.100     1.627 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[8]/Q
                         net (fo=3, routed)           1.826     3.453    design_1_i/ila_0/inst/ila_core_inst/probe1[8]
    SLICE_X61Y314        LUT3 (Prop_lut3_I1_O)        0.028     3.481 r  design_1_i/ila_0/inst/ila_core_inst/probeDelay1[8]_i_1/O
                         net (fo=1, routed)           0.000     3.481    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[8]
    SLICE_X61Y314        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.041     1.840    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X61Y314        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000     1.840    
                         clock uncertainty            1.504     3.344    
    SLICE_X61Y314        FDRE (Hold_fdre_C_D)         0.060     3.404    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[5].sensors/sampling/delay_line[5].block_n/sampling_path[1].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.304ns (15.492%)  route 1.658ns (84.508%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.785     1.536    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[5].sensors/sampling/delay_line[5].block_n/clock_i
    SLICE_X37Y316        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[5].sensors/sampling/delay_line[5].block_n/sampling_path[1].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y316        FDCE (Prop_fdce_C_Q)         0.100     1.636 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[5].sensors/sampling/delay_line[5].block_n/sampling_path[1].reg/Q
                         net (fo=2, routed)           0.825     2.461    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[181]
    SLICE_X40Y316        LUT6 (Prop_lut6_I3_O)        0.028     2.489 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[21]_i_6/O
                         net (fo=1, routed)           0.000     2.489    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[21]_i_6_n_0
    SLICE_X40Y316        MUXF7 (Prop_muxf7_I1_O)      0.059     2.548 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[21]_i_4/O
                         net (fo=1, routed)           0.833     3.381    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[21]
    SLICE_X40Y316        LUT5 (Prop_lut5_I4_O)        0.067     3.448 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.000     3.448    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[21]_i_2_n_0
    SLICE_X40Y316        MUXF7 (Prop_muxf7_I0_O)      0.050     3.498 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     3.498    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[21]
    SLICE_X40Y316        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.048     1.847    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y316        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000     1.847    
                         clock uncertainty            1.504     3.351    
    SLICE_X40Y316        FDRE (Hold_fdre_C_D)         0.070     3.421    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.128ns (6.543%)  route 1.828ns (93.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.776     1.527    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/clock_i
    SLICE_X60Y313        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y313        FDRE (Prop_fdre_C_Q)         0.100     1.627 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[5]/Q
                         net (fo=3, routed)           1.828     3.455    design_1_i/ila_0/inst/ila_core_inst/probe1[5]
    SLICE_X59Y313        LUT3 (Prop_lut3_I1_O)        0.028     3.483 r  design_1_i/ila_0/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     3.483    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X59Y313        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.042     1.841    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X59Y313        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     1.841    
                         clock uncertainty            1.504     3.345    
    SLICE_X59Y313        FDRE (Hold_fdre_C_D)         0.060     3.405    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[1].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.304ns (15.491%)  route 1.658ns (84.509%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.783     1.534    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X39Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[1].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y318        FDCE (Prop_fdce_C_Q)         0.100     1.634 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[3].sensors/sampling/delay_line[7].block_n/sampling_path[1].reg/Q
                         net (fo=2, routed)           0.831     2.465    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[125]
    SLICE_X39Y320        LUT6 (Prop_lut6_I0_O)        0.028     2.493 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[29]_i_5/O
                         net (fo=1, routed)           0.000     2.493    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[29]_i_5_n_0
    SLICE_X39Y320        MUXF7 (Prop_muxf7_I0_O)      0.059     2.552 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[29]_i_4/O
                         net (fo=1, routed)           0.827     3.379    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[29]
    SLICE_X39Y320        LUT5 (Prop_lut5_I4_O)        0.067     3.446 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.000     3.446    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[29]_i_2_n_0
    SLICE_X39Y320        MUXF7 (Prop_muxf7_I0_O)      0.050     3.496 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     3.496    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[29]
    SLICE_X39Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.045     1.844    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000     1.844    
                         clock uncertainty            1.504     3.348    
    SLICE_X39Y320        FDRE (Hold_fdre_C_D)         0.070     3.418    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[0].reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.291ns (14.664%)  route 1.693ns (85.336%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.784     1.535    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/clock_i
    SLICE_X43Y316        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[0].reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y316        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[0].reg/Q
                         net (fo=2, routed)           0.880     2.515    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/state_i[56]
    SLICE_X36Y320        LUT6 (Prop_lut6_I3_O)        0.028     2.543 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[24]_i_5/O
                         net (fo=1, routed)           0.000     2.543    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata[24]_i_5_n_0
    SLICE_X36Y320        MUXF7 (Prop_muxf7_I0_O)      0.053     2.596 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/axi_rdata_reg[24]_i_4/O
                         net (fo=1, routed)           0.814     3.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/state_s[24]
    SLICE_X36Y320        LUT5 (Prop_lut5_I4_O)        0.067     3.476 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.000     3.476    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[24]_i_2_n_0
    SLICE_X36Y320        MUXF7 (Prop_muxf7_I0_O)      0.043     3.519 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     3.519    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[24]
    SLICE_X36Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.045     1.844    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y320        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     1.844    
                         clock uncertainty            1.504     3.348    
    SLICE_X36Y320        FDRE (Hold_fdre_C_D)         0.092     3.440    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.128ns (6.535%)  route 1.831ns (93.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.776     1.527    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/clock_i
    SLICE_X60Y313        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y313        FDRE (Prop_fdre_C_Q)         0.100     1.627 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[4]/Q
                         net (fo=3, routed)           1.831     3.458    design_1_i/ila_0/inst/ila_core_inst/probe1[4]
    SLICE_X64Y313        LUT3 (Prop_lut3_I1_O)        0.028     3.486 r  design_1_i/ila_0/inst/ila_core_inst/probeDelay1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.486    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[4]
    SLICE_X64Y313        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.040     1.839    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X64Y313        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     1.839    
                         clock uncertainty            1.504     3.343    
    SLICE_X64Y313        FDRE (Hold_fdre_C_D)         0.061     3.404    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.171ns (8.531%)  route 1.834ns (91.469%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.777     1.528    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/clock_i
    SLICE_X60Y312        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y312        FDRE (Prop_fdre_C_Q)         0.100     1.628 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[0]/Q
                         net (fo=3, routed)           1.834     3.462    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/data_o[0]
    SLICE_X38Y308        LUT6 (Prop_lut6_I5_O)        0.028     3.490 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000     3.490    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X38Y308        MUXF7 (Prop_muxf7_I0_O)      0.043     3.533 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.533    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/reg_data_out[0]
    SLICE_X38Y308        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.055     1.854    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X38Y308        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.854    
                         clock uncertainty            1.504     3.358    
    SLICE_X38Y308        FDRE (Hold_fdre_C_D)         0.092     3.450    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.128ns (6.532%)  route 1.832ns (93.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        0.777     1.528    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/clock_i
    SLICE_X60Y312        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y312        FDRE (Prop_fdre_C_Q)         0.100     1.628 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/outputs/curr_weight_s_reg[3]/Q
                         net (fo=3, routed)           1.832     3.460    design_1_i/ila_0/inst/ila_core_inst/probe1[3]
    SLICE_X61Y312        LUT3 (Prop_lut3_I1_O)        0.028     3.488 r  design_1_i/ila_0/inst/ila_core_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.488    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X61Y312        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.042     1.841    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X61Y312        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000     1.841    
                         clock uncertainty            1.504     3.345    
    SLICE_X61Y312        FDRE (Hold_fdre_C_D)         0.060     3.405    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.317ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.593ns  (logic 0.236ns (39.788%)  route 0.357ns (60.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y314                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X158Y314       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.357     0.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X159Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X159Y315       FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                 32.317    

Slack (MET) :             32.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.522ns  (logic 0.223ns (42.726%)  route 0.299ns (57.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y322                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X151Y322       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.299     0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X152Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X152Y322       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 32.499    

Slack (MET) :             32.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.489ns  (logic 0.223ns (45.628%)  route 0.266ns (54.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y314                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X159Y314       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.266     0.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X159Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X159Y315       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 32.501    

Slack (MET) :             32.523ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.652%)  route 0.276ns (55.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y322                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X151Y322       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.276     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X152Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X152Y322       FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 32.523    

Slack (MET) :             32.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.385ns  (logic 0.204ns (52.997%)  route 0.181ns (47.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y321                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X151Y321       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.181     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X153Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X153Y321       FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 32.526    

Slack (MET) :             32.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.448ns  (logic 0.259ns (57.853%)  route 0.189ns (42.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y314                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X158Y314       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.189     0.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X158Y313       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X158Y313       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                 32.573    

Slack (MET) :             32.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.407ns  (logic 0.223ns (54.834%)  route 0.184ns (45.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y321                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X151Y321       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.184     0.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X153Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X153Y321       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                 32.583    

Slack (MET) :             32.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.431ns  (logic 0.223ns (51.685%)  route 0.208ns (48.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X157Y315       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.208     0.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X158Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X158Y315       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                 32.590    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :          256  Failing Endpoints,  Worst Slack      -11.220ns,  Total Violation    -2771.705ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.220ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.303ns  (logic 2.371ns (23.012%)  route 7.932ns (76.988%))
  Logic Levels:           31  (CARRY4=8 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 303.812 - 301.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 303.159 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.727   303.159    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y305        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y305        FDRE (Prop_fdre_C_Q)         0.223   303.382 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           0.696   304.078    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X41Y305        MUXF7 (Prop_muxf7_S_O)       0.163   304.241 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000   304.241    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/mux_s[0]
    SLICE_X41Y305        MUXF8 (Prop_muxf8_I0_O)      0.045   304.286 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.795   305.080    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.126   305.206 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.578   305.784    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   305.827 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.456   306.282    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.325 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   306.557    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.600 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.193   306.793    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.836 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   306.999    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.042 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.148    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.191 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.435    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.478 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.259   307.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.781 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.944    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.987 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   308.093    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.136 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   308.380    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.423 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.327   308.750    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.793 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.943    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.986 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   309.085    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.128 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   309.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.403 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.403    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X45Y308        MUXF7 (Prop_muxf7_I1_O)      0.108   309.511 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.511    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X45Y308        MUXF8 (Prop_muxf8_I1_O)      0.043   309.554 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.308   310.862    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X44Y309        LUT1 (Prop_lut1_I0_O)        0.126   310.988 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.988    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_I1_O)      0.108   311.096 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   311.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I1_O)      0.043   311.139 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.582   312.721    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370   313.091 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.091    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.144 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.144    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.197 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.197    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.250 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.250    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.303 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.303    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X43Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.356 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X43Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.409 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X43Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.462 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delay_path/CO[3]
                         net (fo=1, routed)           0.000   313.462    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/carry_s[3]
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488   303.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000   303.812    
                         clock uncertainty           -1.504   302.308    
    SLICE_X43Y317        FDCE (Setup_fdce_C_D)       -0.066   302.242    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                        302.242    
                         arrival time                        -313.462    
  -------------------------------------------------------------------
                         slack                                -11.220    

Slack (VIOLATED) :        -11.193ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.389ns  (logic 2.457ns (23.650%)  route 7.932ns (76.350%))
  Logic Levels:           31  (CARRY4=8 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 303.812 - 301.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 303.159 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.727   303.159    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y305        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y305        FDRE (Prop_fdre_C_Q)         0.223   303.382 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           0.696   304.078    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X41Y305        MUXF7 (Prop_muxf7_S_O)       0.163   304.241 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000   304.241    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/mux_s[0]
    SLICE_X41Y305        MUXF8 (Prop_muxf8_I0_O)      0.045   304.286 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.795   305.080    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.126   305.206 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.578   305.784    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   305.827 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.456   306.282    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.325 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   306.557    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.600 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.193   306.793    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.836 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   306.999    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.042 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.148    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.191 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.435    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.478 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.259   307.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.781 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.944    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.987 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   308.093    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.136 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   308.380    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.423 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.327   308.750    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.793 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.943    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.986 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   309.085    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.128 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   309.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.403 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.403    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X45Y308        MUXF7 (Prop_muxf7_I1_O)      0.108   309.511 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.511    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X45Y308        MUXF8 (Prop_muxf8_I1_O)      0.043   309.554 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.308   310.862    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X44Y309        LUT1 (Prop_lut1_I0_O)        0.126   310.988 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.988    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_I1_O)      0.108   311.096 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   311.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I1_O)      0.043   311.139 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.582   312.721    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370   313.091 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.091    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.144 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.144    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.197 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.197    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.250 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.250    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.303 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.303    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X43Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.356 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X43Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.409 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X43Y317        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139   313.548 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delay_path/CO[0]
                         net (fo=1, routed)           0.000   313.548    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/carry_s[0]
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488   303.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/C
                         clock pessimism              0.000   303.812    
                         clock uncertainty           -1.504   302.308    
    SLICE_X43Y317        FDCE (Setup_fdce_C_D)        0.047   302.355    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg
  -------------------------------------------------------------------
                         required time                        302.355    
                         arrival time                        -313.548    
  -------------------------------------------------------------------
                         slack                                -11.193    

Slack (VIOLATED) :        -11.171ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.221ns  (logic 2.347ns (22.961%)  route 7.874ns (77.038%))
  Logic Levels:           31  (CARRY4=8 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 303.812 - 301.000 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 303.191 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.759   303.191    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X29Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y310        FDRE (Prop_fdre_C_Q)         0.223   303.414 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[8]/Q
                         net (fo=3, routed)           0.713   304.127    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X29Y310        MUXF7 (Prop_muxf7_S_O)       0.147   304.274 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   304.274    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X29Y310        MUXF8 (Prop_muxf8_I1_O)      0.043   304.317 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.794   305.111    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.126   305.237 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.527   305.764    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.043   305.807 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.461   306.267    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.043   306.310 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   306.555    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.043   306.598 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.390   306.988    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.031 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.195    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.238 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.343    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.386 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.631    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.674 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.230   307.903    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.946 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.139 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   308.238    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.281 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   308.513    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.556 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.194   308.750    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.793 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.943    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.986 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   309.085    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   309.128 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   309.359    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   309.402 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.402    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X33Y309        MUXF7 (Prop_muxf7_I1_O)      0.108   309.510 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.510    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X33Y309        MUXF8 (Prop_muxf8_I1_O)      0.043   309.553 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.238   310.791    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X34Y310        LUT1 (Prop_lut1_I0_O)        0.126   310.917 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.917    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X34Y310        MUXF7 (Prop_muxf7_I1_O)      0.103   311.020 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   311.020    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X34Y310        MUXF8 (Prop_muxf8_I1_O)      0.043   311.063 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.609   312.672    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X35Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.369   313.041 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.041    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X35Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.094 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.094    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X35Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.147 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.147    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X35Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.201 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.201    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X35Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.254 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.254    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X35Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.307 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.307    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X35Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.360 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X35Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.413 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/delay_path/CO[3]
                         net (fo=1, routed)           0.000   313.413    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/carry_s[3]
    SLICE_X35Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488   303.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X35Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000   303.812    
                         clock uncertainty           -1.504   302.308    
    SLICE_X35Y318        FDCE (Setup_fdce_C_D)       -0.066   302.242    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                        302.242    
                         arrival time                        -313.412    
  -------------------------------------------------------------------
                         slack                                -11.171    

Slack (VIOLATED) :        -11.166ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.250ns  (logic 2.318ns (22.614%)  route 7.932ns (77.386%))
  Logic Levels:           30  (CARRY4=7 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 303.813 - 301.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 303.159 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.727   303.159    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y305        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y305        FDRE (Prop_fdre_C_Q)         0.223   303.382 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           0.696   304.078    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X41Y305        MUXF7 (Prop_muxf7_S_O)       0.163   304.241 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000   304.241    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/mux_s[0]
    SLICE_X41Y305        MUXF8 (Prop_muxf8_I0_O)      0.045   304.286 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.795   305.080    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.126   305.206 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.578   305.784    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   305.827 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.456   306.282    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.325 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   306.557    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.600 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.193   306.793    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.836 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   306.999    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.042 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.148    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.191 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.435    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.478 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.259   307.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.781 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.944    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.987 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   308.093    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.136 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   308.380    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.423 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.327   308.750    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.793 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.943    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.986 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   309.085    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.128 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   309.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.403 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.403    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X45Y308        MUXF7 (Prop_muxf7_I1_O)      0.108   309.511 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.511    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X45Y308        MUXF8 (Prop_muxf8_I1_O)      0.043   309.554 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.308   310.862    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X44Y309        LUT1 (Prop_lut1_I0_O)        0.126   310.988 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.988    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_I1_O)      0.108   311.096 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   311.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I1_O)      0.043   311.139 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.582   312.721    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370   313.091 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.091    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.144 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.144    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.197 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.197    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.250 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.250    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.303 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.303    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X43Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.356 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X43Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.409 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/carry_s[3]
    SLICE_X43Y316        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.489   303.813    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/clock_i
    SLICE_X43Y316        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000   303.813    
                         clock uncertainty           -1.504   302.309    
    SLICE_X43Y316        FDCE (Setup_fdce_C_D)       -0.066   302.243    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                        302.243    
                         arrival time                        -313.409    
  -------------------------------------------------------------------
                         slack                                -11.166    

Slack (VIOLATED) :        -11.164ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.360ns  (logic 2.428ns (23.436%)  route 7.932ns (76.564%))
  Logic Levels:           31  (CARRY4=8 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 303.812 - 301.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 303.159 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.727   303.159    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y305        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y305        FDRE (Prop_fdre_C_Q)         0.223   303.382 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           0.696   304.078    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X41Y305        MUXF7 (Prop_muxf7_S_O)       0.163   304.241 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000   304.241    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/mux_s[0]
    SLICE_X41Y305        MUXF8 (Prop_muxf8_I0_O)      0.045   304.286 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.795   305.080    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.126   305.206 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.578   305.784    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   305.827 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.456   306.282    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.325 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   306.557    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.600 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.193   306.793    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.836 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   306.999    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.042 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.148    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.191 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.435    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.478 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.259   307.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.781 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.944    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.987 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   308.093    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.136 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   308.380    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.423 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.327   308.750    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.793 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.943    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.986 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   309.085    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.128 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   309.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.403 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.403    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X45Y308        MUXF7 (Prop_muxf7_I1_O)      0.108   309.511 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.511    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X45Y308        MUXF8 (Prop_muxf8_I1_O)      0.043   309.554 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.308   310.862    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X44Y309        LUT1 (Prop_lut1_I0_O)        0.126   310.988 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.988    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_I1_O)      0.108   311.096 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   311.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I1_O)      0.043   311.139 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.582   312.721    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370   313.091 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.091    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.144 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.144    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.197 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.197    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.250 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.250    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.303 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.303    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X43Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.356 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X43Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.409 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X43Y317        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110   313.519 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delay_path/CO[2]
                         net (fo=1, routed)           0.000   313.519    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/carry_s[2]
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488   303.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg/C
                         clock pessimism              0.000   303.812    
                         clock uncertainty           -1.504   302.308    
    SLICE_X43Y317        FDCE (Setup_fdce_C_D)        0.047   302.355    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[2].reg
  -------------------------------------------------------------------
                         required time                        302.355    
                         arrival time                        -313.519    
  -------------------------------------------------------------------
                         slack                                -11.164    

Slack (VIOLATED) :        -11.144ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.307ns  (logic 2.433ns (23.604%)  route 7.874ns (76.396%))
  Logic Levels:           31  (CARRY4=8 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 303.812 - 301.000 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 303.191 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.759   303.191    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X29Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y310        FDRE (Prop_fdre_C_Q)         0.223   303.414 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[8]/Q
                         net (fo=3, routed)           0.713   304.127    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X29Y310        MUXF7 (Prop_muxf7_S_O)       0.147   304.274 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   304.274    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X29Y310        MUXF8 (Prop_muxf8_I1_O)      0.043   304.317 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.794   305.111    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.126   305.237 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.527   305.764    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.043   305.807 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.461   306.267    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.043   306.310 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   306.555    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.043   306.598 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.390   306.988    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.031 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.195    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.238 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.343    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.386 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.631    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.674 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.230   307.903    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.946 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.139 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   308.238    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.281 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   308.513    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.556 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.194   308.750    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.793 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.943    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.986 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   309.085    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   309.128 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   309.359    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   309.402 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.402    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X33Y309        MUXF7 (Prop_muxf7_I1_O)      0.108   309.510 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.510    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X33Y309        MUXF8 (Prop_muxf8_I1_O)      0.043   309.553 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.238   310.791    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X34Y310        LUT1 (Prop_lut1_I0_O)        0.126   310.917 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.917    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X34Y310        MUXF7 (Prop_muxf7_I1_O)      0.103   311.020 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   311.020    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X34Y310        MUXF8 (Prop_muxf8_I1_O)      0.043   311.063 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.609   312.672    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X35Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.369   313.041 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.041    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X35Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.094 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.094    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X35Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.147 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.147    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X35Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.201 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.201    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X35Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.254 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.254    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X35Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.307 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.307    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X35Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.360 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X35Y318        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139   313.499 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/delay_path/CO[0]
                         net (fo=1, routed)           0.000   313.499    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/carry_s[0]
    SLICE_X35Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488   303.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X35Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg/C
                         clock pessimism              0.000   303.812    
                         clock uncertainty           -1.504   302.308    
    SLICE_X35Y318        FDCE (Setup_fdce_C_D)        0.047   302.355    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[7].block_n/sampling_path[0].reg
  -------------------------------------------------------------------
                         required time                        302.355    
                         arrival time                        -313.498    
  -------------------------------------------------------------------
                         slack                                -11.144    

Slack (VIOLATED) :        -11.139ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[0].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.336ns  (logic 2.404ns (23.258%)  route 7.932ns (76.742%))
  Logic Levels:           30  (CARRY4=7 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 303.813 - 301.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 303.159 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.727   303.159    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y305        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y305        FDRE (Prop_fdre_C_Q)         0.223   303.382 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           0.696   304.078    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X41Y305        MUXF7 (Prop_muxf7_S_O)       0.163   304.241 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000   304.241    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/mux_s[0]
    SLICE_X41Y305        MUXF8 (Prop_muxf8_I0_O)      0.045   304.286 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.795   305.080    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.126   305.206 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.578   305.784    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   305.827 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.456   306.282    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.325 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   306.557    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.600 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.193   306.793    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.836 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   306.999    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.042 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.148    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.191 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.435    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.478 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.259   307.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.781 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.944    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.987 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   308.093    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.136 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   308.380    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.423 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.327   308.750    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.793 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.943    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.986 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   309.085    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.128 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   309.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.403 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.403    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X45Y308        MUXF7 (Prop_muxf7_I1_O)      0.108   309.511 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.511    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X45Y308        MUXF8 (Prop_muxf8_I1_O)      0.043   309.554 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.308   310.862    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X44Y309        LUT1 (Prop_lut1_I0_O)        0.126   310.988 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.988    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_I1_O)      0.108   311.096 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   311.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I1_O)      0.043   311.139 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.582   312.721    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370   313.091 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.091    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.144 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.144    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.197 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.197    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.250 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.250    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.303 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.303    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X43Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.356 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X43Y316        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139   313.495 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delay_path/CO[0]
                         net (fo=1, routed)           0.000   313.495    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/carry_s[0]
    SLICE_X43Y316        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[0].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.489   303.813    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/clock_i
    SLICE_X43Y316        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[0].reg/C
                         clock pessimism              0.000   303.813    
                         clock uncertainty           -1.504   302.309    
    SLICE_X43Y316        FDCE (Setup_fdce_C_D)        0.047   302.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/sampling_path[0].reg
  -------------------------------------------------------------------
                         required time                        302.356    
                         arrival time                        -313.495    
  -------------------------------------------------------------------
                         slack                                -11.139    

Slack (VIOLATED) :        -11.131ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[1].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.327ns  (logic 2.395ns (23.191%)  route 7.932ns (76.809%))
  Logic Levels:           31  (CARRY4=8 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 303.812 - 301.000 ) 
    Source Clock Delay      (SCD):    3.159ns = ( 303.159 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.727   303.159    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y305        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y305        FDRE (Prop_fdre_C_Q)         0.223   303.382 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=3, routed)           0.696   304.078    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X41Y305        MUXF7 (Prop_muxf7_S_O)       0.163   304.241 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000   304.241    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/mux_s[0]
    SLICE_X41Y305        MUXF8 (Prop_muxf8_I0_O)      0.045   304.286 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.795   305.080    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.126   305.206 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.578   305.784    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   305.827 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.456   306.282    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.325 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   306.557    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X41Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.600 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.193   306.793    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   306.836 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   306.999    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.042 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.148    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.191 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.435    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X42Y306        LUT1 (Prop_lut1_I0_O)        0.043   307.478 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.259   307.738    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.781 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.944    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   307.987 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   308.093    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.136 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   308.380    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X42Y307        LUT1 (Prop_lut1_I0_O)        0.043   308.423 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.327   308.750    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.793 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.943    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.986 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   309.085    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.128 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   309.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X45Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.403 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.403    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X45Y308        MUXF7 (Prop_muxf7_I1_O)      0.108   309.511 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.511    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X45Y308        MUXF8 (Prop_muxf8_I1_O)      0.043   309.554 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.308   310.862    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X44Y309        LUT1 (Prop_lut1_I0_O)        0.126   310.988 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.988    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_I1_O)      0.108   311.096 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   311.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I1_O)      0.043   311.139 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.582   312.721    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370   313.091 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.091    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X43Y311        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.144 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.144    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X43Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.197 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.197    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X43Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.250 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.250    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X43Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.303 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.303    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X43Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.356 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.356    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X43Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.409 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.409    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X43Y317        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077   313.486 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/delay_path/CO[1]
                         net (fo=1, routed)           0.000   313.486    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/carry_s[1]
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[1].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.488   303.812    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X43Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[1].reg/C
                         clock pessimism              0.000   303.812    
                         clock uncertainty           -1.504   302.308    
    SLICE_X43Y317        FDCE (Setup_fdce_C_D)        0.047   302.355    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[7].block_n/sampling_path[1].reg
  -------------------------------------------------------------------
                         required time                        302.355    
                         arrival time                        -313.486    
  -------------------------------------------------------------------
                         slack                                -11.131    

Slack (VIOLATED) :        -11.126ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.210ns  (logic 2.371ns (23.222%)  route 7.839ns (76.778%))
  Logic Levels:           31  (CARRY4=8 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 303.811 - 301.000 ) 
    Source Clock Delay      (SCD):    3.157ns = ( 303.157 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.725   303.157    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X49Y307        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y307        FDRE (Prop_fdre_C_Q)         0.223   303.380 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[4]/Q
                         net (fo=3, routed)           0.680   304.060    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X49Y307        MUXF7 (Prop_muxf7_S_O)       0.163   304.223 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000   304.223    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/mux_s[0]
    SLICE_X49Y307        MUXF8 (Prop_muxf8_I0_O)      0.045   304.268 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.841   305.110    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.126   305.236 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.576   305.811    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043   305.854 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.438   306.292    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043   306.335 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   306.567    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X47Y309        LUT1 (Prop_lut1_I0_O)        0.043   306.610 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.301   306.911    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043   306.954 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.118    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.161 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.266    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.309 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.554    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X46Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.597 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.185   307.781    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.824 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   307.974    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.017 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   308.116    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.159 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   308.391    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X45Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.434 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.190   308.624    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.667 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.159   308.826    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043   308.869 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.104   308.973    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.016 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.239   309.255    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X44Y308        LUT1 (Prop_lut1_I0_O)        0.043   309.298 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.298    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X44Y308        MUXF7 (Prop_muxf7_I1_O)      0.108   309.406 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.406    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X44Y308        MUXF8 (Prop_muxf8_I1_O)      0.043   309.449 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.252   310.701    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X47Y308        LUT1 (Prop_lut1_I0_O)        0.126   310.827 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.827    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X47Y308        MUXF7 (Prop_muxf7_I1_O)      0.108   310.935 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   310.935    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X47Y308        MUXF8 (Prop_muxf8_I1_O)      0.043   310.978 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.648   312.626    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X45Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.370   312.996 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   312.996    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X45Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.049 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.049    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X45Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.102 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.102    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X45Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.155 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.155    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X45Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.208 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.208    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X45Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.261 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.261    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X45Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.314 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.314    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/delta_i
    SLICE_X45Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.367 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/delay_path/CO[3]
                         net (fo=1, routed)           0.000   313.367    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/carry_s[3]
    SLICE_X45Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.487   303.811    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/clock_i
    SLICE_X45Y318        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000   303.811    
                         clock uncertainty           -1.504   302.307    
    SLICE_X45Y318        FDCE (Setup_fdce_C_D)       -0.066   302.241    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[7].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                        302.241    
                         arrival time                        -313.367    
  -------------------------------------------------------------------
                         slack                                -11.126    

Slack (VIOLATED) :        -11.117ns  (required time - arrival time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@301.000ns - clk_fpga_0 rise@300.000ns)
  Data Path Delay:        10.168ns  (logic 2.294ns (22.560%)  route 7.874ns (77.440%))
  Logic Levels:           30  (CARRY4=7 LUT1=17 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 303.813 - 301.000 ) 
    Source Clock Delay      (SCD):    3.191ns = ( 303.191 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    300.000   300.000 r  
    PS7_X0Y0             PS7                          0.000   300.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   301.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   301.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.759   303.191    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X29Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y310        FDRE (Prop_fdre_C_Q)         0.223   303.414 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg3_reg[8]/Q
                         net (fo=3, routed)           0.713   304.127    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/delay_i[0]
    SLICE_X29Y310        MUXF7 (Prop_muxf7_S_O)       0.147   304.274 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   304.274    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/mux_s[1]
    SLICE_X29Y310        MUXF8 (Prop_muxf8_I1_O)      0.043   304.317 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/coarse/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.794   305.111    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[0]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.126   305.237 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[0].lut/O
                         net (fo=2, routed)           0.527   305.764    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[1]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.043   305.807 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[1].lut/O
                         net (fo=2, routed)           0.461   306.267    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[2]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.043   306.310 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   306.555    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/lut_s[3]
    SLICE_X30Y310        LUT1 (Prop_lut1_I0_O)        0.043   306.598 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_0/delay_path[3].lut/O
                         net (fo=2, routed)           0.390   306.988    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[0]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.031 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[0].lut/O
                         net (fo=2, routed)           0.164   307.195    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[1]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.238 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[1].lut/O
                         net (fo=2, routed)           0.106   307.343    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[2]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.386 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[2].lut/O
                         net (fo=2, routed)           0.244   307.631    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/lut_s[3]
    SLICE_X34Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.674 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_1/delay_path[3].lut/O
                         net (fo=2, routed)           0.230   307.903    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[0]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   307.946 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.096    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[1]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.139 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   308.238    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[2]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.281 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   308.513    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/lut_s[3]
    SLICE_X35Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.556 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_2/delay_path[3].lut/O
                         net (fo=2, routed)           0.194   308.750    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[0]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.793 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[0].lut/O
                         net (fo=2, routed)           0.150   308.943    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[1]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   308.986 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[1].lut/O
                         net (fo=2, routed)           0.099   309.085    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[2]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   309.128 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[2].lut/O
                         net (fo=2, routed)           0.232   309.359    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[3]
    SLICE_X33Y309        LUT1 (Prop_lut1_I0_O)        0.043   309.402 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   309.402    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/lut_s[4]
    SLICE_X33Y309        MUXF7 (Prop_muxf7_I1_O)      0.108   309.510 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/middle_mux_1/O
                         net (fo=1, routed)           0.000   309.510    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/mux_s[1]
    SLICE_X33Y309        MUXF8 (Prop_muxf8_I1_O)      0.043   309.553 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].block_3/out_mux/O
                         net (fo=1, routed)           1.238   310.791    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/clocks_i[3]
    SLICE_X34Y310        LUT1 (Prop_lut1_I0_O)        0.126   310.917 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/delay_path[3].lut/O
                         net (fo=1, routed)           0.000   310.917    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/lut_s[3]
    SLICE_X34Y310        MUXF7 (Prop_muxf7_I1_O)      0.103   311.020 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/middle_mux_1/O
                         net (fo=1, routed)           0.000   311.020    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/mux_s[1]
    SLICE_X34Y310        MUXF8 (Prop_muxf8_I1_O)      0.043   311.063 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           1.609   312.672    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X35Y311        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.369   313.041 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[0].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.041    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[1].block_n/delta_i
    SLICE_X35Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.094 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[1].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.094    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[2].block_n/delta_i
    SLICE_X35Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.147 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[2].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.147    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[3].block_n/delta_i
    SLICE_X35Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.201 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[3].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.201    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[4].block_n/delta_i
    SLICE_X35Y315        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.254 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[4].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.254    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/delta_i
    SLICE_X35Y316        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.307 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[5].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.307    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/delta_i
    SLICE_X35Y317        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   313.360 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/delay_path/CO[3]
                         net (fo=2, routed)           0.000   313.360    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/carry_s[3]
    SLICE_X35Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    301.000   301.000 r  
    PS7_X0Y0             PS7                          0.000   301.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241   302.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083   302.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.489   303.813    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/clock_i
    SLICE_X35Y317        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg/C
                         clock pessimism              0.000   303.813    
                         clock uncertainty           -1.504   302.309    
    SLICE_X35Y317        FDCE (Setup_fdce_C_D)       -0.066   302.243    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[4].sensors/sampling/delay_line[6].block_n/sampling_path[3].reg
  -------------------------------------------------------------------
                         required time                        302.243    
                         arrival time                        -313.359    
  -------------------------------------------------------------------
                         slack                                -11.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.331ns (15.627%)  route 1.787ns (84.373%))
  Logic Levels:           2  (CARRY4=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.787     1.538    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X44Y307        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y307        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=2, routed)           0.900     2.538    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/fine/delay_line[0].mux/delay_i[1]
    SLICE_X47Y307        MUXF8 (Prop_muxf8_S_O)       0.070     2.608 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.888     3.495    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X46Y310        CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.161     3.656 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/delay_path/CO[1]
                         net (fo=1, routed)           0.000     3.656    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/carry_s[1]
    SLICE_X46Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.053     1.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X46Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/C
                         clock pessimism              0.000     1.852    
                         clock uncertainty            1.504     3.356    
    SLICE_X46Y310        FDCE (Hold_fdce_C_D)         0.091     3.447    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg
  -------------------------------------------------------------------
                         required time                         -3.447    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.333ns (15.706%)  route 1.787ns (84.294%))
  Logic Levels:           2  (CARRY4=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.787     1.538    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X44Y307        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y307        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=2, routed)           0.900     2.538    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/fine/delay_line[0].mux/delay_i[1]
    SLICE_X47Y307        MUXF8 (Prop_muxf8_S_O)       0.070     2.608 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.888     3.495    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X46Y310        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.163     3.658 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/delay_path/CO[0]
                         net (fo=1, routed)           0.000     3.658    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/carry_s[0]
    SLICE_X46Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.053     1.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X46Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg/C
                         clock pessimism              0.000     1.852    
                         clock uncertainty            1.504     3.356    
    SLICE_X46Y310        FDCE (Hold_fdce_C_D)         0.091     3.447    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg
  -------------------------------------------------------------------
                         required time                         -3.447    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.349ns (16.395%)  route 1.780ns (83.605%))
  Logic Levels:           2  (CARRY4=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.788     1.539    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y310        FDRE (Prop_fdre_C_Q)         0.118     1.657 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[31]/Q
                         net (fo=2, routed)           0.888     2.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/fine/delay_line[0].mux/delay_i[1]
    SLICE_X35Y310        MUXF8 (Prop_muxf8_S_O)       0.070     2.615 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.892     3.507    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X38Y310        CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.161     3.668 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/delay_path/CO[1]
                         net (fo=1, routed)           0.000     3.668    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/carry_s[1]
    SLICE_X38Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.054     1.853    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X38Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/C
                         clock pessimism              0.000     1.853    
                         clock uncertainty            1.504     3.357    
    SLICE_X38Y310        FDCE (Hold_fdce_C_D)         0.091     3.448    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.351ns (16.473%)  route 1.780ns (83.527%))
  Logic Levels:           2  (CARRY4=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.788     1.539    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y310        FDRE (Prop_fdre_C_Q)         0.118     1.657 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[31]/Q
                         net (fo=2, routed)           0.888     2.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/fine/delay_line[0].mux/delay_i[1]
    SLICE_X35Y310        MUXF8 (Prop_muxf8_S_O)       0.070     2.615 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.892     3.507    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X38Y310        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.163     3.670 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/delay_path/CO[0]
                         net (fo=1, routed)           0.000     3.670    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/carry_s[0]
    SLICE_X38Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.054     1.853    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X38Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg/C
                         clock pessimism              0.000     1.853    
                         clock uncertainty            1.504     3.357    
    SLICE_X38Y310        FDCE (Hold_fdce_C_D)         0.091     3.448    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.370ns (17.538%)  route 1.740ns (82.462%))
  Logic Levels:           3  (CARRY4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.788     1.539    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y308        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y308        FDRE (Prop_fdre_C_Q)         0.118     1.657 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[6]/Q
                         net (fo=3, routed)           0.848     2.505    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_i[0]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_S_O)       0.079     2.584 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000     2.584    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[0]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I0_O)      0.017     2.601 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.891     3.493    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.156     3.649 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[1]
                         net (fo=1, routed)           0.000     3.649    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/carry_s[1]
    SLICE_X43Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.053     1.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X43Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/C
                         clock pessimism              0.000     1.852    
                         clock uncertainty            1.504     3.356    
    SLICE_X43Y310        FDCE (Hold_fdce_C_D)         0.070     3.426    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.373ns (17.655%)  route 1.740ns (82.345%))
  Logic Levels:           3  (CARRY4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.788     1.539    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y308        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y308        FDRE (Prop_fdre_C_Q)         0.118     1.657 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[6]/Q
                         net (fo=3, routed)           0.848     2.505    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_i[0]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_S_O)       0.079     2.584 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000     2.584    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[0]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I0_O)      0.017     2.601 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.891     3.493    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.159     3.652 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[0]
                         net (fo=1, routed)           0.000     3.652    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/carry_s[0]
    SLICE_X43Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.053     1.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X43Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg/C
                         clock pessimism              0.000     1.852    
                         clock uncertainty            1.504     3.356    
    SLICE_X43Y310        FDCE (Hold_fdce_C_D)         0.070     3.426    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[0].reg
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.652    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.350ns (16.377%)  route 1.787ns (83.623%))
  Logic Levels:           2  (CARRY4=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.787     1.538    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X44Y307        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y307        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=2, routed)           0.900     2.538    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/fine/delay_line[0].mux/delay_i[1]
    SLICE_X47Y307        MUXF8 (Prop_muxf8_S_O)       0.070     2.608 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.888     3.495    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X46Y310        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.180     3.675 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/delay_path/CO[2]
                         net (fo=1, routed)           0.000     3.675    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/carry_s[2]
    SLICE_X46Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.053     1.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X46Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/C
                         clock pessimism              0.000     1.852    
                         clock uncertainty            1.504     3.356    
    SLICE_X46Y310        FDCE (Hold_fdce_C_D)         0.091     3.447    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[0].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg
  -------------------------------------------------------------------
                         required time                         -3.447    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.368ns (17.134%)  route 1.780ns (82.866%))
  Logic Levels:           2  (CARRY4=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.788     1.539    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y310        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y310        FDRE (Prop_fdre_C_Q)         0.118     1.657 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[31]/Q
                         net (fo=2, routed)           0.888     2.545    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/fine/delay_line[0].mux/delay_i[1]
    SLICE_X35Y310        MUXF8 (Prop_muxf8_S_O)       0.070     2.615 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.892     3.507    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X38Y310        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.180     3.687 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/delay_path/CO[2]
                         net (fo=1, routed)           0.000     3.687    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/carry_s[2]
    SLICE_X38Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.054     1.853    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X38Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/C
                         clock pessimism              0.000     1.853    
                         clock uncertainty            1.504     3.357    
    SLICE_X38Y310        FDCE (Hold_fdce_C_D)         0.091     3.448    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[7].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.390ns (18.312%)  route 1.740ns (81.688%))
  Logic Levels:           3  (CARRY4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.788     1.539    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y308        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y308        FDRE (Prop_fdre_C_Q)         0.118     1.657 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[6]/Q
                         net (fo=3, routed)           0.848     2.505    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/delay_i[0]
    SLICE_X44Y309        MUXF7 (Prop_muxf7_S_O)       0.079     2.584 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/middle_mux_0/O
                         net (fo=1, routed)           0.000     2.584    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/mux_s[0]
    SLICE_X44Y309        MUXF8 (Prop_muxf8_I0_O)      0.017     2.601 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.891     3.493    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X43Y310        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.176     3.669 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/delay_path/CO[2]
                         net (fo=1, routed)           0.000     3.669    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/carry_s[2]
    SLICE_X43Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.053     1.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X43Y310        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg/C
                         clock pessimism              0.000     1.852    
                         clock uncertainty            1.504     3.356    
    SLICE_X43Y310        FDCE (Hold_fdce_C_D)         0.070     3.426    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[1].sensors/sampling/delay_line[0].block_n/sampling_path[2].reg
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.326ns (15.258%)  route 1.811ns (84.742%))
  Logic Levels:           2  (CARRY4=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.504ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.787     1.538    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X44Y309        FDRE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y309        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/slv_reg4_reg[11]/Q
                         net (fo=2, routed)           0.884     2.522    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/delay_i[1]
    SLICE_X47Y308        MUXF8 (Prop_muxf8_S_O)       0.070     2.592 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/fine/delay_line[0].mux/out_mux/O
                         net (fo=1, routed)           0.926     3.519    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delta_i
    SLICE_X45Y311        CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.156     3.675 r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/delay_path/CO[1]
                         net (fo=1, routed)           0.000     3.675    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/carry_s[1]
    SLICE_X45Y311        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1277, routed)        1.053     1.852    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/clock_i
    SLICE_X45Y311        FDCE                                         r  design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg/C
                         clock pessimism              0.000     1.852    
                         clock uncertainty            1.504     3.356    
    SLICE_X45Y311        FDCE (Hold_fdce_C_D)         0.070     3.426    design_1_i/tdc_bank_0/U0/tdc_bank_v1_0_S_AXI_inst/top/bank[2].sensors/sampling/delay_line[0].block_n/sampling_path[1].reg
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       99.343ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.648ns  (logic 0.259ns (39.966%)  route 0.389ns (60.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X158Y315       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.389     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X157Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X157Y315       FDCE (Setup_fdce_C_D)       -0.009    99.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         99.991    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                 99.343    

Slack (MET) :             99.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.507ns  (logic 0.236ns (46.592%)  route 0.271ns (53.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X158Y315       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.271     0.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X157Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X157Y315       FDCE (Setup_fdce_C_D)       -0.095    99.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         99.905    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                 99.398    

Slack (MET) :             99.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.535ns  (logic 0.236ns (44.152%)  route 0.299ns (55.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X158Y315       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.299     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X158Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X158Y314       FDCE (Setup_fdce_C_D)       -0.062    99.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         99.938    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                 99.403    

Slack (MET) :             99.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.520ns  (logic 0.223ns (42.892%)  route 0.297ns (57.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y321                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X153Y321       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.297     0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X150Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X150Y321       FDCE (Setup_fdce_C_D)       -0.009    99.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         99.991    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                 99.471    

Slack (MET) :             99.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.563%)  route 0.277ns (55.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y321                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X153Y321       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X151Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X151Y321       FDCE (Setup_fdce_C_D)       -0.009    99.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         99.991    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 99.491    

Slack (MET) :             99.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.424ns  (logic 0.236ns (55.620%)  route 0.188ns (44.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X158Y315       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.188     0.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X158Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X158Y314       FDCE (Setup_fdce_C_D)       -0.059    99.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         99.941    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                 99.517    

Slack (MET) :             99.519ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.389ns  (logic 0.204ns (52.395%)  route 0.185ns (47.605%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y321                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X153Y321       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.185     0.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X150Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X150Y321       FDCE (Setup_fdce_C_D)       -0.092    99.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         99.908    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                 99.519    

Slack (MET) :             99.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.450ns  (logic 0.223ns (49.590%)  route 0.227ns (50.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y322                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X153Y322       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.227     0.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X151Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X151Y322       FDCE (Setup_fdce_C_D)       -0.005    99.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         99.995    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                 99.545    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       90.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.032ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg142_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 0.266ns (3.166%)  route 8.137ns (96.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 102.823 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.582    11.230    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X116Y349       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg142_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.499   102.823    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X116Y349       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg142_reg[5]/C
                         clock pessimism              0.151   102.974    
                         clock uncertainty           -1.500   101.474    
    SLICE_X116Y349       FDCE (Recov_fdce_C_CLR)     -0.212   101.262    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg142_reg[5]
  -------------------------------------------------------------------
                         required time                        101.262    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                 90.032    

Slack (MET) :             90.038ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg220_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 0.266ns (3.168%)  route 8.132ns (96.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 102.824 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.576    11.225    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X119Y348       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg220_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.500   102.824    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X119Y348       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg220_reg[11]/C
                         clock pessimism              0.151   102.975    
                         clock uncertainty           -1.500   101.475    
    SLICE_X119Y348       FDCE (Recov_fdce_C_CLR)     -0.212   101.263    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg220_reg[11]
  -------------------------------------------------------------------
                         required time                        101.263    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 90.038    

Slack (MET) :             90.065ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg130_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 0.266ns (3.178%)  route 8.103ns (96.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 102.823 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.548    11.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X115Y346       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg130_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.499   102.823    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X115Y346       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg130_reg[11]/C
                         clock pessimism              0.151   102.974    
                         clock uncertainty           -1.500   101.474    
    SLICE_X115Y346       FDCE (Recov_fdce_C_CLR)     -0.212   101.262    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg130_reg[11]
  -------------------------------------------------------------------
                         required time                        101.262    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                 90.065    

Slack (MET) :             90.069ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg122_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.365ns  (logic 0.266ns (3.180%)  route 8.099ns (96.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 102.823 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.544    11.192    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X116Y345       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg122_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.499   102.823    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X116Y345       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg122_reg[1]/C
                         clock pessimism              0.151   102.974    
                         clock uncertainty           -1.500   101.474    
    SLICE_X116Y345       FDCE (Recov_fdce_C_CLR)     -0.212   101.262    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg122_reg[1]
  -------------------------------------------------------------------
                         required time                        101.262    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                 90.069    

Slack (MET) :             90.071ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg122_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 0.266ns (3.181%)  route 8.097ns (96.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 102.823 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.542    11.190    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X117Y345       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg122_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.499   102.823    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X117Y345       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg122_reg[5]/C
                         clock pessimism              0.151   102.974    
                         clock uncertainty           -1.500   101.474    
    SLICE_X117Y345       FDCE (Recov_fdce_C_CLR)     -0.212   101.262    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg122_reg[5]
  -------------------------------------------------------------------
                         required time                        101.262    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                 90.071    

Slack (MET) :             90.071ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg227_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 0.266ns (3.182%)  route 8.093ns (96.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 102.819 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.538    11.186    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X107Y349       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg227_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.495   102.819    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X107Y349       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg227_reg[3]/C
                         clock pessimism              0.151   102.970    
                         clock uncertainty           -1.500   101.470    
    SLICE_X107Y349       FDCE (Recov_fdce_C_CLR)     -0.212   101.258    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg227_reg[3]
  -------------------------------------------------------------------
                         required time                        101.258    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 90.071    

Slack (MET) :             90.074ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg188_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 0.266ns (3.181%)  route 8.096ns (96.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 102.824 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.540    11.189    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X119Y344       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg188_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.500   102.824    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X119Y344       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg188_reg[5]/C
                         clock pessimism              0.151   102.975    
                         clock uncertainty           -1.500   101.475    
    SLICE_X119Y344       FDCE (Recov_fdce_C_CLR)     -0.212   101.263    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg188_reg[5]
  -------------------------------------------------------------------
                         required time                        101.263    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 90.074    

Slack (MET) :             90.077ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg228_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 0.266ns (3.183%)  route 8.092ns (96.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 102.823 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.537    11.185    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X120Y343       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg228_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.499   102.823    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X120Y343       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg228_reg[5]/C
                         clock pessimism              0.151   102.974    
                         clock uncertainty           -1.500   101.474    
    SLICE_X120Y343       FDCE (Recov_fdce_C_CLR)     -0.212   101.262    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg228_reg[5]
  -------------------------------------------------------------------
                         required time                        101.262    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                 90.077    

Slack (MET) :             90.079ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg95_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 0.266ns (3.183%)  route 8.090ns (96.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 102.823 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.535    11.183    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X121Y343       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg95_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.499   102.823    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X121Y343       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg95_reg[11]/C
                         clock pessimism              0.151   102.974    
                         clock uncertainty           -1.500   101.474    
    SLICE_X121Y343       FDCE (Recov_fdce_C_CLR)     -0.212   101.262    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg95_reg[11]
  -------------------------------------------------------------------
                         required time                        101.262    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 90.079    

Slack (MET) :             90.092ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg99_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 0.266ns (3.188%)  route 8.079ns (96.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 102.825 - 100.000 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.395     2.827    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X53Y232        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y232        FDCE (Prop_fdce_C_Q)         0.223     3.050 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           1.555     4.605    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X52Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.648 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       6.523    11.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/lut2intp_pvld_reg_1
    SLICE_X123Y342       FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg99_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241   101.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   101.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.501   102.825    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X123Y342       FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg99_reg[5]/C
                         clock pessimism              0.151   102.976    
                         clock uncertainty           -1.500   101.476    
    SLICE_X123Y342       FDCE (Recov_fdce_C_CLR)     -0.212   101.264    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg99_reg[5]
  -------------------------------------------------------------------
                         required time                        101.264    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                 90.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.965%)  route 0.150ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.817     1.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X157Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y325       FDCE (Prop_fdce_C_Q)         0.100     1.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.150     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X158Y325       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.081     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X158Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.281     1.599    
    SLICE_X158Y325       FDCE (Remov_fdce_C_CLR)     -0.050     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (37.959%)  route 0.163ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.815     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X151Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y324       FDRE (Prop_fdre_C_Q)         0.100     1.666 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.163     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X152Y326       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.079     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X152Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.281     1.597    
    SLICE_X152Y326       FDPE (Remov_fdpe_C_PRE)     -0.052     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (37.959%)  route 0.163ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.815     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X151Y324       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y324       FDRE (Prop_fdre_C_Q)         0.100     1.666 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.163     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X152Y326       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.079     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X152Y326       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.281     1.597    
    SLICE_X152Y326       FDPE (Remov_fdpe_C_PRE)     -0.052     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.144%)  route 0.169ns (62.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.817     1.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X157Y325       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y325       FDCE (Prop_fdce_C_Q)         0.100     1.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.169     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X158Y324       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.081     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X158Y324       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.281     1.599    
    SLICE_X158Y324       FDCE (Remov_fdce_C_CLR)     -0.050     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.796%)  route 0.140ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.826     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X160Y314       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y314       FDPE (Prop_fdpe_C_Q)         0.118     1.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.140     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X158Y313       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X158Y313       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.301     1.590    
    SLICE_X158Y313       FDCE (Remov_fdce_C_CLR)     -0.050     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.796%)  route 0.140ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.826     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X160Y314       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y314       FDPE (Prop_fdpe_C_Q)         0.118     1.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.140     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X158Y313       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.092     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X158Y313       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.301     1.590    
    SLICE_X158Y313       FDCE (Remov_fdce_C_CLR)     -0.050     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.087%)  route 0.143ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.816     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y323       FDPE (Prop_fdpe_C_Q)         0.100     1.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.143     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X153Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.082     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X153Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.300     1.581    
    SLICE_X153Y321       FDCE (Remov_fdce_C_CLR)     -0.069     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.087%)  route 0.143ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.816     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y323       FDPE (Prop_fdpe_C_Q)         0.100     1.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.143     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X153Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.082     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X153Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.300     1.581    
    SLICE_X153Y321       FDCE (Remov_fdce_C_CLR)     -0.069     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.087%)  route 0.143ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.816     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y323       FDPE (Prop_fdpe_C_Q)         0.100     1.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.143     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X153Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.082     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X153Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.300     1.581    
    SLICE_X153Y321       FDCE (Remov_fdce_C_CLR)     -0.069     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.087%)  route 0.143ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       0.816     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X153Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y323       FDPE (Prop_fdpe_C_Q)         0.100     1.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.143     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X153Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=95705, routed)       1.082     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X153Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.300     1.581    
    SLICE_X153Y321       FDCE (Remov_fdce_C_CLR)     -0.069     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.352ns (19.140%)  route 1.487ns (80.860%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 37.886 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X160Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    37.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X160Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.804    38.690    
                         clock uncertainty           -0.035    38.655    
    SLICE_X160Y322       FDCE (Recov_fdce_C_CLR)     -0.154    38.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 30.945    

Slack (MET) :             30.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.352ns (19.140%)  route 1.487ns (80.860%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 37.886 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     7.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X160Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    37.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X160Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.804    38.690    
                         clock uncertainty           -0.035    38.655    
    SLICE_X160Y322       FDCE (Recov_fdce_C_CLR)     -0.154    38.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 30.945    

Slack (MET) :             30.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.352ns (19.987%)  route 1.409ns (80.013%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 37.886 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.336     7.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X159Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    37.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X159Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.804    38.690    
                         clock uncertainty           -0.035    38.655    
    SLICE_X159Y322       FDCE (Recov_fdce_C_CLR)     -0.212    38.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 30.965    

Slack (MET) :             30.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.352ns (19.987%)  route 1.409ns (80.013%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 37.886 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.336     7.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X159Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    37.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X159Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.804    38.690    
                         clock uncertainty           -0.035    38.655    
    SLICE_X159Y322       FDCE (Recov_fdce_C_CLR)     -0.212    38.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 30.965    

Slack (MET) :             30.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.352ns (19.987%)  route 1.409ns (80.013%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 37.886 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.336     7.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X159Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    37.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X159Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.804    38.690    
                         clock uncertainty           -0.035    38.655    
    SLICE_X159Y322       FDCE (Recov_fdce_C_CLR)     -0.212    38.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 30.965    

Slack (MET) :             30.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.352ns (19.987%)  route 1.409ns (80.013%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 37.886 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.336     7.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X159Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    37.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X159Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.804    38.690    
                         clock uncertainty           -0.035    38.655    
    SLICE_X159Y322       FDCE (Recov_fdce_C_CLR)     -0.212    38.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 30.965    

Slack (MET) :             30.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.346%)  route 1.378ns (79.654%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 37.887 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.305     7.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X159Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550    37.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X159Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.804    38.691    
                         clock uncertainty           -0.035    38.656    
    SLICE_X159Y321       FDCE (Recov_fdce_C_CLR)     -0.212    38.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                 30.997    

Slack (MET) :             30.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.346%)  route 1.378ns (79.654%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 37.887 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.305     7.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X159Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550    37.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X159Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.804    38.691    
                         clock uncertainty           -0.035    38.656    
    SLICE_X159Y321       FDCE (Recov_fdce_C_CLR)     -0.212    38.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                 30.997    

Slack (MET) :             30.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.346%)  route 1.378ns (79.654%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 37.887 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.305     7.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X159Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550    37.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X159Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.804    38.691    
                         clock uncertainty           -0.035    38.656    
    SLICE_X159Y321       FDCE (Recov_fdce_C_CLR)     -0.212    38.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                 30.997    

Slack (MET) :             30.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.346%)  route 1.378ns (79.654%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 37.887 - 33.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.841     3.841    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.783     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X159Y318       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y318       FDRE (Prop_fdre_C_Q)         0.223     5.940 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     6.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X159Y318       LUT6 (Prop_lut6_I1_O)        0.043     6.421 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     6.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X161Y320       LUT4 (Prop_lut4_I3_O)        0.043     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.185     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X159Y320       LUT1 (Prop_lut1_I0_O)        0.043     7.142 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.305     7.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X159Y321       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.254    36.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    36.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550    37.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X159Y321       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.804    38.691    
                         clock uncertainty           -0.035    38.656    
    SLICE_X159Y321       FDCE (Recov_fdce_C_CLR)     -0.212    38.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                 30.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.795%)  route 0.144ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X155Y312       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y312       FDPE (Prop_fdpe_C_Q)         0.091     3.045 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.144     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X156Y312       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.093     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X156Y312       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.597     2.988    
    SLICE_X156Y312       FDPE (Remov_fdpe_C_PRE)     -0.090     2.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.969%)  route 0.144ns (55.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y323       FDPE (Prop_fdpe_C_Q)         0.118     3.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X151Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X151Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.597     2.976    
    SLICE_X151Y322       FDCE (Remov_fdce_C_CLR)     -0.069     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.969%)  route 0.144ns (55.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y323       FDPE (Prop_fdpe_C_Q)         0.118     3.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X151Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X151Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.597     2.976    
    SLICE_X151Y322       FDCE (Remov_fdce_C_CLR)     -0.069     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.969%)  route 0.144ns (55.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y323       FDPE (Prop_fdpe_C_Q)         0.118     3.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X151Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X151Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.597     2.976    
    SLICE_X151Y322       FDCE (Remov_fdce_C_CLR)     -0.069     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.969%)  route 0.144ns (55.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y323       FDPE (Prop_fdpe_C_Q)         0.118     3.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X151Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X151Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.597     2.976    
    SLICE_X151Y322       FDCE (Remov_fdce_C_CLR)     -0.069     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.969%)  route 0.144ns (55.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y323       FDPE (Prop_fdpe_C_Q)         0.118     3.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     3.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X151Y322       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X151Y322       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.597     2.976    
    SLICE_X151Y322       FDCE (Remov_fdce_C_CLR)     -0.069     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.948%)  route 0.157ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y323       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y323       FDPE (Prop_fdpe_C_Q)         0.118     3.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.157     3.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X148Y322       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X148Y322       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.617     2.956    
    SLICE_X148Y322       FDPE (Remov_fdpe_C_PRE)     -0.052     2.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.554%)  route 0.198ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X157Y313       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y313       FDPE (Prop_fdpe_C_Q)         0.100     3.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     3.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X158Y314       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.092     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X158Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.597     2.987    
    SLICE_X158Y314       FDCE (Remov_fdce_C_CLR)     -0.050     2.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.554%)  route 0.198ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X157Y313       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y313       FDPE (Prop_fdpe_C_Q)         0.100     3.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     3.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X158Y314       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.092     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X158Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.597     2.987    
    SLICE_X158Y314       FDCE (Remov_fdce_C_CLR)     -0.050     2.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.554%)  route 0.198ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.102     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X157Y313       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y313       FDPE (Prop_fdpe_C_Q)         0.100     3.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     3.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X158Y314       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.462     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.092     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X158Y314       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.597     2.987    
    SLICE_X158Y314       FDCE (Remov_fdce_C_CLR)     -0.050     2.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.315    





