CxlResult:C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisims_ver/.cxl.verilog.unisim.unisim.nt64.rpt =
	ExecutionPlatform = nt64 ,
	SourceLibrary = unisim ,
	SourcePath = C:\Xilinx\Vivado\2019.2\data/verilog/src ,
	Simulator = active_hdl ,
	SimulatorVersion = 10.5.217.6767 ,
	CompiledLibrary = unisims_ver ,
	CompiledPath = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisims_ver ,
	Timestamp = Wed Feb  5 22:37:16 2020 ,
	Time = 1580963835 ,
	Language = verilog ,
	XilinxVersion = 2019.2 ,
	LogFile = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.log ,
	NumOfErrors = 2 ,
	NumOfWarnings = 25 ,
	Error = C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 -work unisims_ver -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf ,
	Error = C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 -sv2k12 -work unisims_ver -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.nt64.cmf ,
