Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 23 10:41:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 19
    Info (12023): Found entity 1: MIPS_Processor File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/ctrl_log/ctrl_logic.vhd
    Info (12022): Found design unit 1: ctrl_logic-mixed File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/ctrl_log/ctrl_logic.vhd Line: 24
    Info (12023): Found entity 1: ctrl_logic File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/ctrl_log/ctrl_logic.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd
    Info (12022): Found design unit 1: ALU-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd Line: 21
    Info (12023): Found entity 1: ALU File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/SLT.vhd
    Info (12022): Found design unit 1: SLT-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/SLT.vhd Line: 10
    Info (12023): Found entity 1: SLT File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/SLT.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd Line: 10
    Info (12023): Found entity 1: fullAdder File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd
    Info (12022): Found design unit 1: nAdd_Sub-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd Line: 14
    Info (12023): Found entity 1: nAdd_Sub File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd
    Info (12022): Found design unit 1: onesComp-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd Line: 11
    Info (12023): Found entity 1: onesComp File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd
    Info (12022): Found design unit 1: rippleAdder_N-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd Line: 14
    Info (12023): Found entity 1: rippleAdder_N File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/zeroDetect.vhd
    Info (12022): Found design unit 1: zeroDetect-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/zeroDetect.vhd Line: 10
    Info (12023): Found entity 1: zeroDetect File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/zeroDetect.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/aluctrl/alu_control.vhd
    Info (12022): Found design unit 1: alu_control-mixed File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/aluctrl/alu_control.vhd Line: 14
    Info (12023): Found entity 1: alu_control File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/aluctrl/alu_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd
    Info (12022): Found design unit 1: nRegister-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd Line: 13
    Info (12023): Found entity 1: nRegister File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd
    Info (12022): Found design unit 1: registerFile-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd Line: 18
    Info (12023): Found entity 1: registerFile File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/signZeroExt.vhd
    Info (12022): Found design unit 1: signZeroExt-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/signZeroExt.vhd Line: 11
    Info (12023): Found entity 1: signZeroExt File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/signZeroExt.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/decoders/decoder5t32.vhd
    Info (12022): Found design unit 1: decoder5t32-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/decoders/decoder5t32.vhd Line: 9
    Info (12023): Found entity 1: decoder5t32 File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/decoders/decoder5t32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd
    Info (12022): Found design unit 1: FetchLogic-mixed File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd Line: 21
    Info (12023): Found entity 1: FetchLogic File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd
    Info (12022): Found design unit 1: PC-rtl File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 12
    Info (12023): Found entity 1: PC File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andgN.vhd
    Info (12022): Found design unit 1: andgN-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andgN.vhd Line: 12
    Info (12023): Found entity 1: andgN File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andgN.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/orgN.vhd
    Info (12022): Found design unit 1: orgN-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/orgN.vhd Line: 12
    Info (12023): Found entity 1: orgN File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/orgN.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorgN.vhd
    Info (12022): Found design unit 1: xorgN-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorgN.vhd Line: 12
    Info (12023): Found entity 1: xorgN File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorgN.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1d.vhd
    Info (12022): Found design unit 1: mux2t1d-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1d.vhd Line: 10
    Info (12023): Found entity 1: mux2t1d File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1d.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd
    Info (12022): Found design unit 1: bus_mux_input File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd Line: 5
    Info (12022): Found design unit 2: mux32t1-dataflow File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd Line: 20
    Info (12023): Found entity 1: mux32t1 File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd
    Info (12022): Found design unit 1: barrelshifter-mixed File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd Line: 18
    Info (12023): Found entity 1: barrelshifter File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd Line: 7
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(39): object "s_Halt" assigned a value but never read File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(42): object "s_Ovfl" assigned a value but never read File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(50): object "s_MemReadUnused" assigned a value but never read File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(65): object "s_C" assigned a value but never read File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 65
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 180
Info (12128): Elaborating entity "ctrl_logic" for hierarchy "ctrl_logic:CTRLLOGIC" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 210
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:ALULOGIC" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 226
Info (12128): Elaborating entity "FetchLogic" for hierarchy "FetchLogic:FetchLog" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 234
Warning (10036): Verilog HDL or VHDL warning at FetchLogic.vhd(40): object "pcadder1_cout" assigned a value but never read File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at FetchLogic.vhd(40): object "pcadder2_cout" assigned a value but never read File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd Line: 40
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "FetchLogic:FetchLog|mux2t1_N:PCMux1" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd Line: 54
Info (12128): Elaborating entity "mux2t1d" for hierarchy "FetchLogic:FetchLog|mux2t1_N:PCMux1|mux2t1d:\G_NBit_MUX:0:MUXI" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "rippleAdder_N" for hierarchy "FetchLogic:FetchLog|rippleAdder_N:PCAdder1" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd Line: 75
Info (12128): Elaborating entity "fullAdder" for hierarchy "FetchLogic:FetchLog|rippleAdder_N:PCAdder1|fullAdder:rAdder_0" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd Line: 26
Info (12128): Elaborating entity "xorg2" for hierarchy "FetchLogic:FetchLog|rippleAdder_N:PCAdder1|fullAdder:rAdder_0|xorg2:axob" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd Line: 33
Info (12128): Elaborating entity "andg2" for hierarchy "FetchLogic:FetchLog|rippleAdder_N:PCAdder1|fullAdder:rAdder_0|andg2:ab" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd Line: 38
Info (12128): Elaborating entity "org2" for hierarchy "FetchLogic:FetchLog|rippleAdder_N:PCAdder1|fullAdder:rAdder_0|org2:cout" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd Line: 53
Info (12128): Elaborating entity "PC" for hierarchy "PC:PCounter" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 246
Warning (10492): VHDL Process Statement warning at PC.vhd(26): signal "s_NEWVAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 26
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:rdmux" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 253
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:REGFILE" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 276
Info (12128): Elaborating entity "decoder5t32" for hierarchy "registerFile:REGFILE|decoder5t32:DECWRITE" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd Line: 52
Info (12128): Elaborating entity "nRegister" for hierarchy "registerFile:REGFILE|nRegister:REG0" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd Line: 61
Info (12128): Elaborating entity "dffg" for hierarchy "registerFile:REGFILE|nRegister:REG0|dffg:\G_NBit_REG:0:REGI" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd Line: 26
Info (12128): Elaborating entity "mux32t1" for hierarchy "registerFile:REGFILE|mux32t1:RSMUX" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd Line: 83
Info (12128): Elaborating entity "signZeroExt" for hierarchy "signZeroExt:SIGNEXT" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 288
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU32b" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 302
Info (12128): Elaborating entity "andgN" for hierarchy "ALU:ALU32b|andgN:ANDG" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd Line: 98
Info (12128): Elaborating entity "nAdd_Sub" for hierarchy "ALU:ALU32b|nAdd_Sub:ADDER" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd Line: 103
Info (12128): Elaborating entity "onesComp" for hierarchy "ALU:ALU32b|nAdd_Sub:ADDER|onesComp:invertA" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd Line: 45
Info (12128): Elaborating entity "invg" for hierarchy "ALU:ALU32b|nAdd_Sub:ADDER|onesComp:invertA|invg:\G_NBit_ONESCOMP:0:ONESI" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd Line: 21
Info (12128): Elaborating entity "zeroDetect" for hierarchy "ALU:ALU32b|zeroDetect:ZERO" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd Line: 111
Info (12128): Elaborating entity "orgN" for hierarchy "ALU:ALU32b|orgN:ORG" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd Line: 115
Info (12128): Elaborating entity "xorgN" for hierarchy "ALU:ALU32b|xorgN:XORG" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd Line: 124
Info (12128): Elaborating entity "barrelshifter" for hierarchy "ALU:ALU32b|barrelshifter:BARREL" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at barrelshifter.vhd(46): object "D1_ext" assigned a value but never read File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd Line: 46
Info (12128): Elaborating entity "SLT" for hierarchy "ALU:ALU32b|SLT:SLTFILL" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd Line: 143
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 13
Info (21057): Implemented 114546 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114447 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 1263 megabytes
    Info: Processing ended: Wed Oct 23 10:45:18 2024
    Info: Elapsed time: 00:03:45
    Info: Total CPU time (on all processors): 00:03:46
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 23 10:45:19 2024
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd Line: 11
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PC:PCounter|s_NEWVAL[2] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176357): Destination node PC:PCounter|s_NEWVAL[3] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176357): Destination node PC:PCounter|s_NEWVAL[4] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176357): Destination node PC:PCounter|s_NEWVAL[5] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176357): Destination node PC:PCounter|s_NEWVAL[6] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176357): Destination node PC:PCounter|s_NEWVAL[7] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176357): Destination node PC:PCounter|s_NEWVAL[8] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176357): Destination node PC:PCounter|s_NEWVAL[9] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176357): Destination node PC:PCounter|s_NEWVAL[10] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176357): Destination node PC:PCounter|s_NEWVAL[11] File: /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd Line: 19
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:46
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:39
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 35% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:15:29
Info (11888): Total time spent on timing analysis during the Fitter is 447.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:17
Info (144001): Generated suppressed messages file /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 3369 megabytes
    Info: Processing ended: Wed Oct 23 11:04:17 2024
    Info: Elapsed time: 00:18:58
    Info: Total CPU time (on all processors): 00:29:39
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 23 11:04:19 2024
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 891 megabytes
    Info: Processing ended: Wed Oct 23 11:04:23 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04
