{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 09:29:02 2019 " "Info: Processing started: Thu May 16 09:29:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register contador\[4\] register Lo\[31\]~reg0 132.86 MHz 7.527 ns Internal " "Info: Clock \"clock\" has Internal fmax of 132.86 MHz between source register \"contador\[4\]\" and destination register \"Lo\[31\]~reg0\" (period= 7.527 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.338 ns + Longest register register " "Info: + Longest register to register delay is 7.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador\[4\] 1 REG LCFF_X34_Y16_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y16_N27; Fanout = 6; REG Node = 'contador\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[4] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 0.657 ns Equal1~0 2 COMB LCCOMB_X34_Y16_N16 300 " "Info: 2: + IC(0.279 ns) + CELL(0.378 ns) = 0.657 ns; Loc. = LCCOMB_X34_Y16_N16; Fanout = 300; COMB Node = 'Equal1~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { contador[4] Equal1~0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.228 ns) 2.048 ns B~40 3 COMB LCCOMB_X33_Y12_N16 5 " "Info: 3: + IC(1.163 ns) + CELL(0.228 ns) = 2.048 ns; Loc. = LCCOMB_X33_Y12_N16; Fanout = 5; COMB Node = 'B~40'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { Equal1~0 B~40 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.378 ns) 2.791 ns LessThan3~58 4 COMB LCCOMB_X34_Y12_N20 1 " "Info: 4: + IC(0.365 ns) + CELL(0.378 ns) = 2.791 ns; Loc. = LCCOMB_X34_Y12_N20; Fanout = 1; COMB Node = 'LessThan3~58'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { B~40 LessThan3~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 3.255 ns LessThan3~59 5 COMB LCCOMB_X34_Y12_N16 2 " "Info: 5: + IC(0.236 ns) + CELL(0.228 ns) = 3.255 ns; Loc. = LCCOMB_X34_Y12_N16; Fanout = 2; COMB Node = 'LessThan3~59'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { LessThan3~58 LessThan3~59 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.378 ns) 4.672 ns LessThan3~76 6 COMB LCCOMB_X34_Y15_N20 14 " "Info: 6: + IC(1.039 ns) + CELL(0.378 ns) = 4.672 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 14; COMB Node = 'LessThan3~76'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { LessThan3~59 LessThan3~76 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.436 ns) 5.779 ns Add5~2 7 COMB LCCOMB_X33_Y18_N0 2 " "Info: 7: + IC(0.671 ns) + CELL(0.436 ns) = 5.779 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'Add5~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { LessThan3~76 Add5~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.814 ns Add5~6 8 COMB LCCOMB_X33_Y18_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.814 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'Add5~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~2 Add5~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.849 ns Add5~10 9 COMB LCCOMB_X33_Y18_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.849 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 2; COMB Node = 'Add5~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~6 Add5~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.884 ns Add5~14 10 COMB LCCOMB_X33_Y18_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.884 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 2; COMB Node = 'Add5~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~10 Add5~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.919 ns Add5~18 11 COMB LCCOMB_X33_Y18_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.919 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'Add5~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~14 Add5~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.954 ns Add5~22 12 COMB LCCOMB_X33_Y18_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 5.954 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 2; COMB Node = 'Add5~22'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~18 Add5~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.989 ns Add5~26 13 COMB LCCOMB_X33_Y18_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.989 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 2; COMB Node = 'Add5~26'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~22 Add5~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.085 ns Add5~30 14 COMB LCCOMB_X33_Y18_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.096 ns) = 6.085 ns; Loc. = LCCOMB_X33_Y18_N14; Fanout = 2; COMB Node = 'Add5~30'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add5~26 Add5~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.120 ns Add5~34 15 COMB LCCOMB_X33_Y18_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.120 ns; Loc. = LCCOMB_X33_Y18_N16; Fanout = 2; COMB Node = 'Add5~34'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~30 Add5~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.155 ns Add5~38 16 COMB LCCOMB_X33_Y18_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.155 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 2; COMB Node = 'Add5~38'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~34 Add5~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.190 ns Add5~42 17 COMB LCCOMB_X33_Y18_N20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 6.190 ns; Loc. = LCCOMB_X33_Y18_N20; Fanout = 2; COMB Node = 'Add5~42'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~38 Add5~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.225 ns Add5~46 18 COMB LCCOMB_X33_Y18_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 6.225 ns; Loc. = LCCOMB_X33_Y18_N22; Fanout = 2; COMB Node = 'Add5~46'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~42 Add5~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.260 ns Add5~50 19 COMB LCCOMB_X33_Y18_N24 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 6.260 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 2; COMB Node = 'Add5~50'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~46 Add5~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.295 ns Add5~54 20 COMB LCCOMB_X33_Y18_N26 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 6.295 ns; Loc. = LCCOMB_X33_Y18_N26; Fanout = 2; COMB Node = 'Add5~54'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~50 Add5~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.330 ns Add5~58 21 COMB LCCOMB_X33_Y18_N28 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 6.330 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'Add5~58'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~54 Add5~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 6.530 ns Add5~62 22 COMB LCCOMB_X33_Y18_N30 2 " "Info: 22: + IC(0.000 ns) + CELL(0.200 ns) = 6.530 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'Add5~62'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add5~58 Add5~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.565 ns Add5~66 23 COMB LCCOMB_X33_Y17_N0 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 6.565 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'Add5~66'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~62 Add5~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.600 ns Add5~70 24 COMB LCCOMB_X33_Y17_N2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 6.600 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'Add5~70'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~66 Add5~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.635 ns Add5~74 25 COMB LCCOMB_X33_Y17_N4 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 6.635 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'Add5~74'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~70 Add5~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.670 ns Add5~78 26 COMB LCCOMB_X33_Y17_N6 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 6.670 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'Add5~78'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~74 Add5~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.705 ns Add5~82 27 COMB LCCOMB_X33_Y17_N8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 6.705 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'Add5~82'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~78 Add5~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.740 ns Add5~86 28 COMB LCCOMB_X33_Y17_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 6.740 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'Add5~86'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~82 Add5~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.775 ns Add5~90 29 COMB LCCOMB_X33_Y17_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 6.775 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'Add5~90'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~86 Add5~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.871 ns Add5~94 30 COMB LCCOMB_X33_Y17_N14 2 " "Info: 30: + IC(0.000 ns) + CELL(0.096 ns) = 6.871 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'Add5~94'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add5~90 Add5~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.906 ns Add5~98 31 COMB LCCOMB_X33_Y17_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 6.906 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'Add5~98'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~94 Add5~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.941 ns Add5~102 32 COMB LCCOMB_X33_Y17_N18 2 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 6.941 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'Add5~102'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~98 Add5~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.976 ns Add5~106 33 COMB LCCOMB_X33_Y17_N20 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 6.976 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'Add5~106'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~102 Add5~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.011 ns Add5~110 34 COMB LCCOMB_X33_Y17_N22 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 7.011 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'Add5~110'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~106 Add5~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.046 ns Add5~114 35 COMB LCCOMB_X33_Y17_N24 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 7.046 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'Add5~114'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~110 Add5~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.081 ns Add5~118 36 COMB LCCOMB_X33_Y17_N26 2 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 7.081 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'Add5~118'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~114 Add5~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.116 ns Add5~122 37 COMB LCCOMB_X33_Y17_N28 1 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 7.116 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 'Add5~122'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~118 Add5~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.241 ns Add5~125 38 COMB LCCOMB_X33_Y17_N30 1 " "Info: 38: + IC(0.000 ns) + CELL(0.125 ns) = 7.241 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'Add5~125'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add5~122 Add5~125 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 7.338 ns Lo\[31\]~reg0 39 REG LCFF_X33_Y17_N31 1 " "Info: 39: + IC(0.000 ns) + CELL(0.097 ns) = 7.338 ns; Loc. = LCFF_X33_Y17_N31; Fanout = 1; REG Node = 'Lo\[31\]~reg0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add5~125 Lo[31]~reg0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.585 ns ( 48.86 % ) " "Info: Total cell delay = 3.585 ns ( 48.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.753 ns ( 51.14 % ) " "Info: Total interconnect delay = 3.753 ns ( 51.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { contador[4] Equal1~0 B~40 LessThan3~58 LessThan3~59 LessThan3~76 Add5~2 Add5~6 Add5~10 Add5~14 Add5~18 Add5~22 Add5~26 Add5~30 Add5~34 Add5~38 Add5~42 Add5~46 Add5~50 Add5~54 Add5~58 Add5~62 Add5~66 Add5~70 Add5~74 Add5~78 Add5~82 Add5~86 Add5~90 Add5~94 Add5~98 Add5~102 Add5~106 Add5~110 Add5~114 Add5~118 Add5~122 Add5~125 Lo[31]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { contador[4] {} Equal1~0 {} B~40 {} LessThan3~58 {} LessThan3~59 {} LessThan3~76 {} Add5~2 {} Add5~6 {} Add5~10 {} Add5~14 {} Add5~18 {} Add5~22 {} Add5~26 {} Add5~30 {} Add5~34 {} Add5~38 {} Add5~42 {} Add5~46 {} Add5~50 {} Add5~54 {} Add5~58 {} Add5~62 {} Add5~66 {} Add5~70 {} Add5~74 {} Add5~78 {} Add5~82 {} Add5~86 {} Add5~90 {} Add5~94 {} Add5~98 {} Add5~102 {} Add5~106 {} Add5~110 {} Add5~114 {} Add5~118 {} Add5~122 {} Add5~125 {} Lo[31]~reg0 {} } { 0.000ns 0.279ns 1.163ns 0.365ns 0.236ns 1.039ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.378ns 0.228ns 0.378ns 0.228ns 0.378ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns Lo\[31\]~reg0 3 REG LCFF_X33_Y17_N31 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X33_Y17_N31; Fanout = 1; REG Node = 'Lo\[31\]~reg0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl Lo[31]~reg0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Lo[31]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Lo[31]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.484 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns contador\[4\] 3 REG LCFF_X34_Y16_N27 6 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X34_Y16_N27; Fanout = 6; REG Node = 'contador\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl contador[4] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl contador[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} contador[4] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Lo[31]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Lo[31]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl contador[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} contador[4] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { contador[4] Equal1~0 B~40 LessThan3~58 LessThan3~59 LessThan3~76 Add5~2 Add5~6 Add5~10 Add5~14 Add5~18 Add5~22 Add5~26 Add5~30 Add5~34 Add5~38 Add5~42 Add5~46 Add5~50 Add5~54 Add5~58 Add5~62 Add5~66 Add5~70 Add5~74 Add5~78 Add5~82 Add5~86 Add5~90 Add5~94 Add5~98 Add5~102 Add5~106 Add5~110 Add5~114 Add5~118 Add5~122 Add5~125 Lo[31]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { contador[4] {} Equal1~0 {} B~40 {} LessThan3~58 {} LessThan3~59 {} LessThan3~76 {} Add5~2 {} Add5~6 {} Add5~10 {} Add5~14 {} Add5~18 {} Add5~22 {} Add5~26 {} Add5~30 {} Add5~34 {} Add5~38 {} Add5~42 {} Add5~46 {} Add5~50 {} Add5~54 {} Add5~58 {} Add5~62 {} Add5~66 {} Add5~70 {} Add5~74 {} Add5~78 {} Add5~82 {} Add5~86 {} Add5~90 {} Add5~94 {} Add5~98 {} Add5~102 {} Add5~106 {} Add5~110 {} Add5~114 {} Add5~118 {} Add5~122 {} Add5~125 {} Lo[31]~reg0 {} } { 0.000ns 0.279ns 1.163ns 0.365ns 0.236ns 1.039ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.378ns 0.228ns 0.378ns 0.228ns 0.378ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Lo[31]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Lo[31]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl contador[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} contador[4] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Lo\[31\]~reg0 Dividendo\[12\] clock 9.788 ns register " "Info: tsu for register \"Lo\[31\]~reg0\" (data pin = \"Dividendo\[12\]\", clock pin = \"clock\") is 9.788 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.177 ns + Longest pin register " "Info: + Longest pin to register delay is 12.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns Dividendo\[12\] 1 PIN PIN_K22 5 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K22; Fanout = 5; PIN Node = 'Dividendo\[12\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dividendo[12] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.759 ns) + CELL(0.228 ns) 5.807 ns LessThan3~89 2 COMB LCCOMB_X35_Y17_N26 1 " "Info: 2: + IC(4.759 ns) + CELL(0.228 ns) = 5.807 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 1; COMB Node = 'LessThan3~89'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { Dividendo[12] LessThan3~89 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.357 ns) 7.230 ns LessThan3~4 3 COMB LCCOMB_X37_Y17_N12 2 " "Info: 3: + IC(1.066 ns) + CELL(0.357 ns) = 7.230 ns; Loc. = LCCOMB_X37_Y17_N12; Fanout = 2; COMB Node = 'LessThan3~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { LessThan3~89 LessThan3~4 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 7.705 ns LessThan3~5 4 COMB LCCOMB_X37_Y17_N28 1 " "Info: 4: + IC(0.247 ns) + CELL(0.228 ns) = 7.705 ns; Loc. = LCCOMB_X37_Y17_N28; Fanout = 1; COMB Node = 'LessThan3~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { LessThan3~4 LessThan3~5 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.272 ns) 8.771 ns LessThan3~6 5 COMB LCCOMB_X34_Y15_N2 1 " "Info: 5: + IC(0.794 ns) + CELL(0.272 ns) = 8.771 ns; Loc. = LCCOMB_X34_Y15_N2; Fanout = 1; COMB Node = 'LessThan3~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { LessThan3~5 LessThan3~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.154 ns) 9.140 ns LessThan3~48 6 COMB LCCOMB_X34_Y15_N18 2 " "Info: 6: + IC(0.215 ns) + CELL(0.154 ns) = 9.140 ns; Loc. = LCCOMB_X34_Y15_N18; Fanout = 2; COMB Node = 'LessThan3~48'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { LessThan3~6 LessThan3~48 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 9.511 ns LessThan3~76 7 COMB LCCOMB_X34_Y15_N20 14 " "Info: 7: + IC(0.217 ns) + CELL(0.154 ns) = 9.511 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 14; COMB Node = 'LessThan3~76'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { LessThan3~48 LessThan3~76 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.436 ns) 10.618 ns Add5~2 8 COMB LCCOMB_X33_Y18_N0 2 " "Info: 8: + IC(0.671 ns) + CELL(0.436 ns) = 10.618 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'Add5~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { LessThan3~76 Add5~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.653 ns Add5~6 9 COMB LCCOMB_X33_Y18_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 10.653 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'Add5~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~2 Add5~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.688 ns Add5~10 10 COMB LCCOMB_X33_Y18_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 10.688 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 2; COMB Node = 'Add5~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~6 Add5~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.723 ns Add5~14 11 COMB LCCOMB_X33_Y18_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 10.723 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 2; COMB Node = 'Add5~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~10 Add5~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.758 ns Add5~18 12 COMB LCCOMB_X33_Y18_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 10.758 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'Add5~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~14 Add5~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.793 ns Add5~22 13 COMB LCCOMB_X33_Y18_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 10.793 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 2; COMB Node = 'Add5~22'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~18 Add5~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.828 ns Add5~26 14 COMB LCCOMB_X33_Y18_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 10.828 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 2; COMB Node = 'Add5~26'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~22 Add5~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.924 ns Add5~30 15 COMB LCCOMB_X33_Y18_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.096 ns) = 10.924 ns; Loc. = LCCOMB_X33_Y18_N14; Fanout = 2; COMB Node = 'Add5~30'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add5~26 Add5~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.959 ns Add5~34 16 COMB LCCOMB_X33_Y18_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 10.959 ns; Loc. = LCCOMB_X33_Y18_N16; Fanout = 2; COMB Node = 'Add5~34'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~30 Add5~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.994 ns Add5~38 17 COMB LCCOMB_X33_Y18_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 10.994 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 2; COMB Node = 'Add5~38'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~34 Add5~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.029 ns Add5~42 18 COMB LCCOMB_X33_Y18_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 11.029 ns; Loc. = LCCOMB_X33_Y18_N20; Fanout = 2; COMB Node = 'Add5~42'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~38 Add5~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.064 ns Add5~46 19 COMB LCCOMB_X33_Y18_N22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 11.064 ns; Loc. = LCCOMB_X33_Y18_N22; Fanout = 2; COMB Node = 'Add5~46'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~42 Add5~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.099 ns Add5~50 20 COMB LCCOMB_X33_Y18_N24 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 11.099 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 2; COMB Node = 'Add5~50'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~46 Add5~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.134 ns Add5~54 21 COMB LCCOMB_X33_Y18_N26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 11.134 ns; Loc. = LCCOMB_X33_Y18_N26; Fanout = 2; COMB Node = 'Add5~54'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~50 Add5~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.169 ns Add5~58 22 COMB LCCOMB_X33_Y18_N28 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 11.169 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'Add5~58'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~54 Add5~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 11.369 ns Add5~62 23 COMB LCCOMB_X33_Y18_N30 2 " "Info: 23: + IC(0.000 ns) + CELL(0.200 ns) = 11.369 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'Add5~62'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add5~58 Add5~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.404 ns Add5~66 24 COMB LCCOMB_X33_Y17_N0 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 11.404 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'Add5~66'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~62 Add5~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.439 ns Add5~70 25 COMB LCCOMB_X33_Y17_N2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 11.439 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'Add5~70'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~66 Add5~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.474 ns Add5~74 26 COMB LCCOMB_X33_Y17_N4 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 11.474 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'Add5~74'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~70 Add5~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.509 ns Add5~78 27 COMB LCCOMB_X33_Y17_N6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 11.509 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'Add5~78'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~74 Add5~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.544 ns Add5~82 28 COMB LCCOMB_X33_Y17_N8 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 11.544 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'Add5~82'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~78 Add5~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.579 ns Add5~86 29 COMB LCCOMB_X33_Y17_N10 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 11.579 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'Add5~86'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~82 Add5~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.614 ns Add5~90 30 COMB LCCOMB_X33_Y17_N12 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 11.614 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'Add5~90'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~86 Add5~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.710 ns Add5~94 31 COMB LCCOMB_X33_Y17_N14 2 " "Info: 31: + IC(0.000 ns) + CELL(0.096 ns) = 11.710 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'Add5~94'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add5~90 Add5~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.745 ns Add5~98 32 COMB LCCOMB_X33_Y17_N16 2 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 11.745 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'Add5~98'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~94 Add5~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.780 ns Add5~102 33 COMB LCCOMB_X33_Y17_N18 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 11.780 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'Add5~102'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~98 Add5~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.815 ns Add5~106 34 COMB LCCOMB_X33_Y17_N20 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 11.815 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'Add5~106'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~102 Add5~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.850 ns Add5~110 35 COMB LCCOMB_X33_Y17_N22 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 11.850 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'Add5~110'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~106 Add5~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.885 ns Add5~114 36 COMB LCCOMB_X33_Y17_N24 2 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 11.885 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'Add5~114'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~110 Add5~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.920 ns Add5~118 37 COMB LCCOMB_X33_Y17_N26 2 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 11.920 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'Add5~118'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~114 Add5~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.955 ns Add5~122 38 COMB LCCOMB_X33_Y17_N28 1 " "Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 11.955 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 'Add5~122'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add5~118 Add5~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.080 ns Add5~125 39 COMB LCCOMB_X33_Y17_N30 1 " "Info: 39: + IC(0.000 ns) + CELL(0.125 ns) = 12.080 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'Add5~125'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add5~122 Add5~125 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 12.177 ns Lo\[31\]~reg0 40 REG LCFF_X33_Y17_N31 1 " "Info: 40: + IC(0.000 ns) + CELL(0.097 ns) = 12.177 ns; Loc. = LCFF_X33_Y17_N31; Fanout = 1; REG Node = 'Lo\[31\]~reg0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add5~125 Lo[31]~reg0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.208 ns ( 34.56 % ) " "Info: Total cell delay = 4.208 ns ( 34.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.969 ns ( 65.44 % ) " "Info: Total interconnect delay = 7.969 ns ( 65.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.177 ns" { Dividendo[12] LessThan3~89 LessThan3~4 LessThan3~5 LessThan3~6 LessThan3~48 LessThan3~76 Add5~2 Add5~6 Add5~10 Add5~14 Add5~18 Add5~22 Add5~26 Add5~30 Add5~34 Add5~38 Add5~42 Add5~46 Add5~50 Add5~54 Add5~58 Add5~62 Add5~66 Add5~70 Add5~74 Add5~78 Add5~82 Add5~86 Add5~90 Add5~94 Add5~98 Add5~102 Add5~106 Add5~110 Add5~114 Add5~118 Add5~122 Add5~125 Lo[31]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.177 ns" { Dividendo[12] {} Dividendo[12]~combout {} LessThan3~89 {} LessThan3~4 {} LessThan3~5 {} LessThan3~6 {} LessThan3~48 {} LessThan3~76 {} Add5~2 {} Add5~6 {} Add5~10 {} Add5~14 {} Add5~18 {} Add5~22 {} Add5~26 {} Add5~30 {} Add5~34 {} Add5~38 {} Add5~42 {} Add5~46 {} Add5~50 {} Add5~54 {} Add5~58 {} Add5~62 {} Add5~66 {} Add5~70 {} Add5~74 {} Add5~78 {} Add5~82 {} Add5~86 {} Add5~90 {} Add5~94 {} Add5~98 {} Add5~102 {} Add5~106 {} Add5~110 {} Add5~114 {} Add5~118 {} Add5~122 {} Add5~125 {} Lo[31]~reg0 {} } { 0.000ns 0.000ns 4.759ns 1.066ns 0.247ns 0.794ns 0.215ns 0.217ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.820ns 0.228ns 0.357ns 0.228ns 0.272ns 0.154ns 0.154ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns Lo\[31\]~reg0 3 REG LCFF_X33_Y17_N31 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X33_Y17_N31; Fanout = 1; REG Node = 'Lo\[31\]~reg0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl Lo[31]~reg0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Lo[31]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Lo[31]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.177 ns" { Dividendo[12] LessThan3~89 LessThan3~4 LessThan3~5 LessThan3~6 LessThan3~48 LessThan3~76 Add5~2 Add5~6 Add5~10 Add5~14 Add5~18 Add5~22 Add5~26 Add5~30 Add5~34 Add5~38 Add5~42 Add5~46 Add5~50 Add5~54 Add5~58 Add5~62 Add5~66 Add5~70 Add5~74 Add5~78 Add5~82 Add5~86 Add5~90 Add5~94 Add5~98 Add5~102 Add5~106 Add5~110 Add5~114 Add5~118 Add5~122 Add5~125 Lo[31]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.177 ns" { Dividendo[12] {} Dividendo[12]~combout {} LessThan3~89 {} LessThan3~4 {} LessThan3~5 {} LessThan3~6 {} LessThan3~48 {} LessThan3~76 {} Add5~2 {} Add5~6 {} Add5~10 {} Add5~14 {} Add5~18 {} Add5~22 {} Add5~26 {} Add5~30 {} Add5~34 {} Add5~38 {} Add5~42 {} Add5~46 {} Add5~50 {} Add5~54 {} Add5~58 {} Add5~62 {} Add5~66 {} Add5~70 {} Add5~74 {} Add5~78 {} Add5~82 {} Add5~86 {} Add5~90 {} Add5~94 {} Add5~98 {} Add5~102 {} Add5~106 {} Add5~110 {} Add5~114 {} Add5~118 {} Add5~122 {} Add5~125 {} Lo[31]~reg0 {} } { 0.000ns 0.000ns 4.759ns 1.066ns 0.247ns 0.794ns 0.215ns 0.217ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.820ns 0.228ns 0.357ns 0.228ns 0.272ns 0.154ns 0.154ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Lo[31]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Lo[31]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Hi\[28\] Hi\[28\]~reg0 7.672 ns register " "Info: tco from clock \"clock\" to destination pin \"Hi\[28\]\" through register \"Hi\[28\]~reg0\" is 7.672 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns Hi\[28\]~reg0 3 REG LCFF_X37_Y15_N29 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X37_Y15_N29; Fanout = 1; REG Node = 'Hi\[28\]~reg0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clock~clkctrl Hi[28]~reg0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl Hi[28]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} Hi[28]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.088 ns + Longest register pin " "Info: + Longest register to pin delay is 5.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Hi\[28\]~reg0 1 REG LCFF_X37_Y15_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y15_N29; Fanout = 1; REG Node = 'Hi\[28\]~reg0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hi[28]~reg0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.944 ns) + CELL(2.144 ns) 5.088 ns Hi\[28\] 2 PIN PIN_P21 0 " "Info: 2: + IC(2.944 ns) + CELL(2.144 ns) = 5.088 ns; Loc. = PIN_P21; Fanout = 0; PIN Node = 'Hi\[28\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { Hi[28]~reg0 Hi[28] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 42.14 % ) " "Info: Total cell delay = 2.144 ns ( 42.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.944 ns ( 57.86 % ) " "Info: Total interconnect delay = 2.944 ns ( 57.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { Hi[28]~reg0 Hi[28] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { Hi[28]~reg0 {} Hi[28] {} } { 0.000ns 2.944ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl Hi[28]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} Hi[28]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { Hi[28]~reg0 Hi[28] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { Hi[28]~reg0 {} Hi[28] {} } { 0.000ns 2.944ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Hi\[13\]~reg0 Dividendo\[13\] clock 0.215 ns register " "Info: th for register \"Hi\[13\]~reg0\" (data pin = \"Dividendo\[13\]\", clock pin = \"clock\") is 0.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 232 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 232; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns Hi\[13\]~reg0 3 REG LCFF_X37_Y15_N7 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X37_Y15_N7; Fanout = 1; REG Node = 'Hi\[13\]~reg0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clock~clkctrl Hi[13]~reg0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl Hi[13]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} Hi[13]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.424 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Dividendo\[13\] 1 PIN PIN_M2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 5; PIN Node = 'Dividendo\[13\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dividendo[13] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.378 ns) 2.269 ns RESTO~54 2 COMB LCCOMB_X37_Y15_N6 1 " "Info: 2: + IC(1.027 ns) + CELL(0.378 ns) = 2.269 ns; Loc. = LCCOMB_X37_Y15_N6; Fanout = 1; COMB Node = 'RESTO~54'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { Dividendo[13] RESTO~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.424 ns Hi\[13\]~reg0 3 REG LCFF_X37_Y15_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.424 ns; Loc. = LCFF_X37_Y15_N7; Fanout = 1; REG Node = 'Hi\[13\]~reg0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { RESTO~54 Hi[13]~reg0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 57.63 % ) " "Info: Total cell delay = 1.397 ns ( 57.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 42.37 % ) " "Info: Total interconnect delay = 1.027 ns ( 42.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { Dividendo[13] RESTO~54 Hi[13]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { Dividendo[13] {} Dividendo[13]~combout {} RESTO~54 {} Hi[13]~reg0 {} } { 0.000ns 0.000ns 1.027ns 0.000ns } { 0.000ns 0.864ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl Hi[13]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} Hi[13]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { Dividendo[13] RESTO~54 Hi[13]~reg0 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { Dividendo[13] {} Dividendo[13]~combout {} RESTO~54 {} Hi[13]~reg0 {} } { 0.000ns 0.000ns 1.027ns 0.000ns } { 0.000ns 0.864ns 0.378ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 09:29:03 2019 " "Info: Processing ended: Thu May 16 09:29:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
