library ieee;

use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity vga_ctrl is
	port(
		clk100m : in std_logic;
		data_in : in std_logic_vector(31 downto 0);
		hs, vs : out std_logic;
		r, g, b : out std_logic_vector(2 downto 0);

		--base_ram ports
		base_ram_we, base_ram_oe, base_ram_ce : out std_logic;
		base_ram_addr : out std_logic_vector(19 downto 0);
		base_ram_data : inout std_logic_vector(31 downto 0)
	);
end vga_ctrl;
architecture implementation of vga_ctrl is
component sram_ctrl is
	port(
		clk25m : in std_logic;
		io : in std_logic;
		base_ram_we, base_ram_oe, base_ram_ce : out std_logic;
		base_ram_addr : out std_logic_vector(19 downto 0);
		base_ram_data : inout std_logic_vector(31 downto 0);

		read_data : out std_logic_vector(31 downto 0);
		write_data : in std_logic_vector(31 downto 0)
	);
end component;
signal clk50m : std_logic := '0';
signal clk25m : std_logic := '0';
signal vx : std_logic_vector(9 downto 0) := "000000001";
signal vx_minus : std_logic_vector(9 downto 0) := (others => '0');
signal vy : std_logic_vector(8 downto 0) := "00000001";
signal vy_minus : std_logic_vector(9 downto 0) := (others => '0');
signal hst, hst_minus : std_logic;
signal vst, vst_minus : std_logic;
signal addr : std_logic_vector(19 downto 0);
signal addr_count : std_logic_vector(19 downto 0) := 3199;
constant io : std_logic := '0';
signal read_data, write_data : std_logic_vector(31 downto 0);
begin
	
	base_ram_addr <= addr;

	sram_ctrl_realization : sram_ctrl port map(
		clk25m => clk25m,
		io => io,
		base_ram_we => base_ram_we,
		base_ram_oe => base_ram_oe,
		base_ram_ce => base_ram_ce,
		base_ram_addr => basr_ram_addr,
		base_ram_data => base_ram_data,
		read_data => read_data,
		write_data => write_data
	);

	process (clk100m)
	begin
		if (clk100m'event and clk100m = '1') then
			clk50m <= not clk50m;
		end if;
	end process;

	process (clk50m)
	begin
		if (clk50m'event and clk50m = '1') then
			clk25m <= not clk25m;
		end if;
	end process;
	
	--generating x
	process (clk25m)
	begin
		if (clk25m'event and clk25m = '1') then
			if (vx = 799) then
				vx <= (others => '0');
			else
				vx <= vx + 1;
			end if;

			if (vx_minus = 799) then
				vx_minus <= (others => '0');
			else
				vx_minus <= vx_minus + 1;
			end if;
		end if;
	end process;

	--generating y
	process (clk25m)
	begin
		if (clk25m'event and clk25m = '1') then
			if (vy = 524) then
				vy <= (others => '0');
			else
				vy <= vy + 1;
			end if;
			
			if (vy_minus = 524) then
				vy_minus <= (others => '0');
			else
				vy_minus <= vy_minus + 1;
			end if;
		end if;
	end process;

	--generating hst
	process (clk25m)
	begin
		if (clk25m'event and clk25m = '1') then
			if (vx >= 656 and vx < 752) then
				hst <= '0';
			else
				hst <= '1';
			end if;

			if (vx_minus >= 656 and vx_minus < 752) then
				hst_minus <= '0';
			else
				hst_minus <= '1';
			end if;
		end if;
	end process;

	--generating vst
	process (clk25m)
	begin
		if (clk25m'event and clk25m = '1') then
			if (vy >= 490 and vy < 492) then
				vst <= '0';
			else
				vst <= '1';
			end if;

			if (vy_minus >= 490 and vy_minus < 492) then
				vst_minus <= '0';
			else
				vst_minus <= '1';
			end if;
		end if;
	end process;

	--outputing hst, vst
	process (clk25m)
	begin
		if (clk25m'event and clk25m = '1') then
			hs <= hst;
			vs <= vst;
		end if;
	end process;

	--generating querying addr
	process (clk25m)
	begin
		if (clk25m'event and clk25m = '1') then
			addr <= addr_count;
			if (vx_minus < 80 and vy_minus < 80) then
				if (vx_minus(0) = '0') then
					if (addr_count = 3199) then
						addr_count <= (others >= '0');
					else
						addr_count <= addr_count + 1;
					end if;
				end if;
			end if;
		end if;
	end process;

	--generating rgb
	process (clk25m)
	begin
		if (clk25m'event and clk25m = '1') then
			if (vx < 80 and vy < 80) then
				if (vx(0) = '0') then
					r <= read_data(31 downto 29);
					g <= read_data(28 downto 26);
					b <= read_data(25 downto 23);
				else
					r <= read_data(15 downto 13);
					g <= read_data(12 downto 10);
					b <= read_data(9 downto 7);
				end if;
			else
				r <= "000";
				g <= "000";
				b <= "000";
			end if;
		end if;
	end if;
end implementation;
