\hypertarget{class_r_a_m_1_1inferred__ram__arch}{}\doxysection{inferred\+\_\+ram\+\_\+arch Architecture Reference}
\label{class_r_a_m_1_1inferred__ram__arch}\index{inferred\_ram\_arch@{inferred\_ram\_arch}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{class_r_a_m_1_1inferred__ram__arch}{inferred\+\_\+ram\+\_\+arch}}\newline
\doxysubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_a_m_1_1inferred__ram__arch_a104cd416968a9eb78b9a9bf096a62150}\label{class_r_a_m_1_1inferred__ram__arch_a104cd416968a9eb78b9a9bf096a62150}} 
\mbox{\hyperlink{class_r_a_m_1_1inferred__ram__arch_a104cd416968a9eb78b9a9bf096a62150}{PROCESS\+\_\+6}}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{CLKA}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{class_r_a_m_1_1inferred__ram__arch_ad1be423a2aec24af622340a6005dbb73}\label{class_r_a_m_1_1inferred__ram__arch_ad1be423a2aec24af622340a6005dbb73}} 
\mbox{\hyperlink{class_r_a_m_1_1inferred__ram__arch_ad1be423a2aec24af622340a6005dbb73}{PROCESS\+\_\+7}}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{CLKB}\textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\doxysubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_a_m_1_1inferred__ram__arch_aea3bd56b447dc3671043eaaddc37bdfd}\label{class_r_a_m_1_1inferred__ram__arch_aea3bd56b447dc3671043eaaddc37bdfd}} 
\mbox{\hyperlink{class_r_a_m_1_1inferred__ram__arch_aea3bd56b447dc3671043eaaddc37bdfd}{ram\+\_\+contents\+\_\+type}} {\bfseries \textcolor{keywordflow}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{<}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{of}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{DATA\_WIDTH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsection*{Shared Variables}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_a_m_1_1inferred__ram__arch_a8f80c69d47806918c68fc9cb58f10c01}\label{class_r_a_m_1_1inferred__ram__arch_a8f80c69d47806918c68fc9cb58f10c01}} 
\mbox{\hyperlink{class_r_a_m_1_1inferred__ram__arch_a8f80c69d47806918c68fc9cb58f10c01}{ram\+\_\+contents}} {\bfseries \textcolor{keywordflow}{shared}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ram\_contents\_type}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{class_r_a_m_a027a5f694bb8523f4598a0c6951e5a8c}{RAM\+\_\+\+DEPTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+srcs/sources\+\_\+1/new/RAM.\+vhd\end{DoxyCompactItemize}
