#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fc78b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fc7a40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1fd3b20 .functor NOT 1, L_0x1ffee40, C4<0>, C4<0>, C4<0>;
L_0x1ffebd0 .functor XOR 1, L_0x1ffea70, L_0x1ffeb30, C4<0>, C4<0>;
L_0x1ffed30 .functor XOR 1, L_0x1ffebd0, L_0x1ffec90, C4<0>, C4<0>;
v0x1ffadd0_0 .net *"_ivl_10", 0 0, L_0x1ffec90;  1 drivers
v0x1ffaed0_0 .net *"_ivl_12", 0 0, L_0x1ffed30;  1 drivers
v0x1ffafb0_0 .net *"_ivl_2", 0 0, L_0x1ffda60;  1 drivers
v0x1ffb070_0 .net *"_ivl_4", 0 0, L_0x1ffea70;  1 drivers
v0x1ffb150_0 .net *"_ivl_6", 0 0, L_0x1ffeb30;  1 drivers
v0x1ffb280_0 .net *"_ivl_8", 0 0, L_0x1ffebd0;  1 drivers
v0x1ffb360_0 .net "a", 0 0, v0x1ff8090_0;  1 drivers
v0x1ffb400_0 .net "b", 0 0, v0x1ff8130_0;  1 drivers
v0x1ffb4a0_0 .net "c", 0 0, v0x1ff81d0_0;  1 drivers
v0x1ffb540_0 .var "clk", 0 0;
v0x1ffb5e0_0 .net "d", 0 0, v0x1ff8340_0;  1 drivers
v0x1ffb680_0 .net "out_dut", 0 0, L_0x1ffe910;  1 drivers
v0x1ffb720_0 .net "out_ref", 0 0, L_0x1ffc5e0;  1 drivers
v0x1ffb7c0_0 .var/2u "stats1", 159 0;
v0x1ffb860_0 .var/2u "strobe", 0 0;
v0x1ffb900_0 .net "tb_match", 0 0, L_0x1ffee40;  1 drivers
v0x1ffb9c0_0 .net "tb_mismatch", 0 0, L_0x1fd3b20;  1 drivers
v0x1ffba80_0 .net "wavedrom_enable", 0 0, v0x1ff8430_0;  1 drivers
v0x1ffbb20_0 .net "wavedrom_title", 511 0, v0x1ff84d0_0;  1 drivers
L_0x1ffda60 .concat [ 1 0 0 0], L_0x1ffc5e0;
L_0x1ffea70 .concat [ 1 0 0 0], L_0x1ffc5e0;
L_0x1ffeb30 .concat [ 1 0 0 0], L_0x1ffe910;
L_0x1ffec90 .concat [ 1 0 0 0], L_0x1ffc5e0;
L_0x1ffee40 .cmp/eeq 1, L_0x1ffda60, L_0x1ffed30;
S_0x1fc7bd0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1fc7a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1fc8350 .functor NOT 1, v0x1ff81d0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd43e0 .functor NOT 1, v0x1ff8130_0, C4<0>, C4<0>, C4<0>;
L_0x1ffbd30 .functor AND 1, L_0x1fc8350, L_0x1fd43e0, C4<1>, C4<1>;
L_0x1ffbdd0 .functor NOT 1, v0x1ff8340_0, C4<0>, C4<0>, C4<0>;
L_0x1ffbf00 .functor NOT 1, v0x1ff8090_0, C4<0>, C4<0>, C4<0>;
L_0x1ffc000 .functor AND 1, L_0x1ffbdd0, L_0x1ffbf00, C4<1>, C4<1>;
L_0x1ffc0e0 .functor OR 1, L_0x1ffbd30, L_0x1ffc000, C4<0>, C4<0>;
L_0x1ffc1a0 .functor AND 1, v0x1ff8090_0, v0x1ff81d0_0, C4<1>, C4<1>;
L_0x1ffc260 .functor AND 1, L_0x1ffc1a0, v0x1ff8340_0, C4<1>, C4<1>;
L_0x1ffc320 .functor OR 1, L_0x1ffc0e0, L_0x1ffc260, C4<0>, C4<0>;
L_0x1ffc490 .functor AND 1, v0x1ff8130_0, v0x1ff81d0_0, C4<1>, C4<1>;
L_0x1ffc500 .functor AND 1, L_0x1ffc490, v0x1ff8340_0, C4<1>, C4<1>;
L_0x1ffc5e0 .functor OR 1, L_0x1ffc320, L_0x1ffc500, C4<0>, C4<0>;
v0x1fd3d90_0 .net *"_ivl_0", 0 0, L_0x1fc8350;  1 drivers
v0x1fd3e30_0 .net *"_ivl_10", 0 0, L_0x1ffc000;  1 drivers
v0x1ff6880_0 .net *"_ivl_12", 0 0, L_0x1ffc0e0;  1 drivers
v0x1ff6940_0 .net *"_ivl_14", 0 0, L_0x1ffc1a0;  1 drivers
v0x1ff6a20_0 .net *"_ivl_16", 0 0, L_0x1ffc260;  1 drivers
v0x1ff6b50_0 .net *"_ivl_18", 0 0, L_0x1ffc320;  1 drivers
v0x1ff6c30_0 .net *"_ivl_2", 0 0, L_0x1fd43e0;  1 drivers
v0x1ff6d10_0 .net *"_ivl_20", 0 0, L_0x1ffc490;  1 drivers
v0x1ff6df0_0 .net *"_ivl_22", 0 0, L_0x1ffc500;  1 drivers
v0x1ff6ed0_0 .net *"_ivl_4", 0 0, L_0x1ffbd30;  1 drivers
v0x1ff6fb0_0 .net *"_ivl_6", 0 0, L_0x1ffbdd0;  1 drivers
v0x1ff7090_0 .net *"_ivl_8", 0 0, L_0x1ffbf00;  1 drivers
v0x1ff7170_0 .net "a", 0 0, v0x1ff8090_0;  alias, 1 drivers
v0x1ff7230_0 .net "b", 0 0, v0x1ff8130_0;  alias, 1 drivers
v0x1ff72f0_0 .net "c", 0 0, v0x1ff81d0_0;  alias, 1 drivers
v0x1ff73b0_0 .net "d", 0 0, v0x1ff8340_0;  alias, 1 drivers
v0x1ff7470_0 .net "out", 0 0, L_0x1ffc5e0;  alias, 1 drivers
S_0x1ff75d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1fc7a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1ff8090_0 .var "a", 0 0;
v0x1ff8130_0 .var "b", 0 0;
v0x1ff81d0_0 .var "c", 0 0;
v0x1ff82a0_0 .net "clk", 0 0, v0x1ffb540_0;  1 drivers
v0x1ff8340_0 .var "d", 0 0;
v0x1ff8430_0 .var "wavedrom_enable", 0 0;
v0x1ff84d0_0 .var "wavedrom_title", 511 0;
S_0x1ff7870 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1ff75d0;
 .timescale -12 -12;
v0x1ff7ad0_0 .var/2s "count", 31 0;
E_0x1fc2800/0 .event negedge, v0x1ff82a0_0;
E_0x1fc2800/1 .event posedge, v0x1ff82a0_0;
E_0x1fc2800 .event/or E_0x1fc2800/0, E_0x1fc2800/1;
E_0x1fc2a50 .event negedge, v0x1ff82a0_0;
E_0x1fac9f0 .event posedge, v0x1ff82a0_0;
S_0x1ff7bd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1ff75d0;
 .timescale -12 -12;
v0x1ff7dd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ff7eb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1ff75d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ff8630 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1fc7a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ffc740 .functor NOT 1, v0x1ff8090_0, C4<0>, C4<0>, C4<0>;
L_0x1ffc7b0 .functor NOT 1, v0x1ff8130_0, C4<0>, C4<0>, C4<0>;
L_0x1ffc840 .functor AND 1, L_0x1ffc740, L_0x1ffc7b0, C4<1>, C4<1>;
L_0x1ffc950 .functor NOT 1, v0x1ff81d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ffc9f0 .functor AND 1, L_0x1ffc840, L_0x1ffc950, C4<1>, C4<1>;
L_0x1ffcb00 .functor AND 1, L_0x1ffc9f0, v0x1ff8340_0, C4<1>, C4<1>;
L_0x1ffcc00 .functor NOT 1, v0x1ff8090_0, C4<0>, C4<0>, C4<0>;
L_0x1ffcc70 .functor AND 1, L_0x1ffcc00, v0x1ff8130_0, C4<1>, C4<1>;
L_0x1ffcd80 .functor NOT 1, v0x1ff81d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ffcf00 .functor AND 1, L_0x1ffcc70, L_0x1ffcd80, C4<1>, C4<1>;
L_0x1ffd070 .functor AND 1, L_0x1ffcf00, v0x1ff8340_0, C4<1>, C4<1>;
L_0x1ffd1f0 .functor OR 1, L_0x1ffcb00, L_0x1ffd070, C4<0>, C4<0>;
L_0x1ffd370 .functor NOT 1, v0x1ff8130_0, C4<0>, C4<0>, C4<0>;
L_0x1ffd4f0 .functor AND 1, v0x1ff8090_0, L_0x1ffd370, C4<1>, C4<1>;
L_0x1ffd300 .functor AND 1, L_0x1ffd4f0, v0x1ff81d0_0, C4<1>, C4<1>;
L_0x1ffd790 .functor AND 1, L_0x1ffd300, v0x1ff8340_0, C4<1>, C4<1>;
L_0x1ffd8e0 .functor OR 1, L_0x1ffd1f0, L_0x1ffd790, C4<0>, C4<0>;
L_0x1ffd9f0 .functor AND 1, v0x1ff8090_0, v0x1ff8130_0, C4<1>, C4<1>;
L_0x1ffdb00 .functor AND 1, L_0x1ffd9f0, v0x1ff81d0_0, C4<1>, C4<1>;
L_0x1ffdbc0 .functor NOT 1, v0x1ff8340_0, C4<0>, C4<0>, C4<0>;
L_0x1ffdce0 .functor AND 1, L_0x1ffdb00, L_0x1ffdbc0, C4<1>, C4<1>;
L_0x1ffddf0 .functor OR 1, L_0x1ffd8e0, L_0x1ffdce0, C4<0>, C4<0>;
L_0x1ffdfc0 .functor AND 1, v0x1ff8090_0, v0x1ff8130_0, C4<1>, C4<1>;
L_0x1ffe030 .functor NOT 1, v0x1ff81d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ffe170 .functor AND 1, L_0x1ffdfc0, L_0x1ffe030, C4<1>, C4<1>;
L_0x1ffe280 .functor AND 1, L_0x1ffe170, v0x1ff8340_0, C4<1>, C4<1>;
L_0x1ffe420 .functor OR 1, L_0x1ffddf0, L_0x1ffe280, C4<0>, C4<0>;
L_0x1ffe530 .functor AND 1, v0x1ff8090_0, v0x1ff8130_0, C4<1>, C4<1>;
L_0x1ffe690 .functor AND 1, L_0x1ffe530, v0x1ff81d0_0, C4<1>, C4<1>;
L_0x1ffe750 .functor AND 1, L_0x1ffe690, v0x1ff8340_0, C4<1>, C4<1>;
L_0x1ffe910 .functor OR 1, L_0x1ffe420, L_0x1ffe750, C4<0>, C4<0>;
v0x1ff8920_0 .net *"_ivl_0", 0 0, L_0x1ffc740;  1 drivers
v0x1ff8a00_0 .net *"_ivl_10", 0 0, L_0x1ffcb00;  1 drivers
v0x1ff8ae0_0 .net *"_ivl_12", 0 0, L_0x1ffcc00;  1 drivers
v0x1ff8bd0_0 .net *"_ivl_14", 0 0, L_0x1ffcc70;  1 drivers
v0x1ff8cb0_0 .net *"_ivl_16", 0 0, L_0x1ffcd80;  1 drivers
v0x1ff8de0_0 .net *"_ivl_18", 0 0, L_0x1ffcf00;  1 drivers
v0x1ff8ec0_0 .net *"_ivl_2", 0 0, L_0x1ffc7b0;  1 drivers
v0x1ff8fa0_0 .net *"_ivl_20", 0 0, L_0x1ffd070;  1 drivers
v0x1ff9080_0 .net *"_ivl_22", 0 0, L_0x1ffd1f0;  1 drivers
v0x1ff9160_0 .net *"_ivl_24", 0 0, L_0x1ffd370;  1 drivers
v0x1ff9240_0 .net *"_ivl_26", 0 0, L_0x1ffd4f0;  1 drivers
v0x1ff9320_0 .net *"_ivl_28", 0 0, L_0x1ffd300;  1 drivers
v0x1ff9400_0 .net *"_ivl_30", 0 0, L_0x1ffd790;  1 drivers
v0x1ff94e0_0 .net *"_ivl_32", 0 0, L_0x1ffd8e0;  1 drivers
v0x1ff95c0_0 .net *"_ivl_34", 0 0, L_0x1ffd9f0;  1 drivers
v0x1ff96a0_0 .net *"_ivl_36", 0 0, L_0x1ffdb00;  1 drivers
v0x1ff9780_0 .net *"_ivl_38", 0 0, L_0x1ffdbc0;  1 drivers
v0x1ff9970_0 .net *"_ivl_4", 0 0, L_0x1ffc840;  1 drivers
v0x1ff9a50_0 .net *"_ivl_40", 0 0, L_0x1ffdce0;  1 drivers
v0x1ff9b30_0 .net *"_ivl_42", 0 0, L_0x1ffddf0;  1 drivers
v0x1ff9c10_0 .net *"_ivl_44", 0 0, L_0x1ffdfc0;  1 drivers
v0x1ff9cf0_0 .net *"_ivl_46", 0 0, L_0x1ffe030;  1 drivers
v0x1ff9dd0_0 .net *"_ivl_48", 0 0, L_0x1ffe170;  1 drivers
v0x1ff9eb0_0 .net *"_ivl_50", 0 0, L_0x1ffe280;  1 drivers
v0x1ff9f90_0 .net *"_ivl_52", 0 0, L_0x1ffe420;  1 drivers
v0x1ffa070_0 .net *"_ivl_54", 0 0, L_0x1ffe530;  1 drivers
v0x1ffa150_0 .net *"_ivl_56", 0 0, L_0x1ffe690;  1 drivers
v0x1ffa230_0 .net *"_ivl_58", 0 0, L_0x1ffe750;  1 drivers
v0x1ffa310_0 .net *"_ivl_6", 0 0, L_0x1ffc950;  1 drivers
v0x1ffa3f0_0 .net *"_ivl_8", 0 0, L_0x1ffc9f0;  1 drivers
v0x1ffa4d0_0 .net "a", 0 0, v0x1ff8090_0;  alias, 1 drivers
v0x1ffa570_0 .net "b", 0 0, v0x1ff8130_0;  alias, 1 drivers
v0x1ffa660_0 .net "c", 0 0, v0x1ff81d0_0;  alias, 1 drivers
v0x1ffa960_0 .net "d", 0 0, v0x1ff8340_0;  alias, 1 drivers
v0x1ffaa50_0 .net "out", 0 0, L_0x1ffe910;  alias, 1 drivers
S_0x1ffabb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1fc7a40;
 .timescale -12 -12;
E_0x1fc25a0 .event anyedge, v0x1ffb860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ffb860_0;
    %nor/r;
    %assign/vec4 v0x1ffb860_0, 0;
    %wait E_0x1fc25a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ff75d0;
T_3 ;
    %fork t_1, S_0x1ff7870;
    %jmp t_0;
    .scope S_0x1ff7870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ff7ad0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ff8340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff81d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff8130_0, 0;
    %assign/vec4 v0x1ff8090_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fac9f0;
    %load/vec4 v0x1ff7ad0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1ff7ad0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ff8340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff81d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff8130_0, 0;
    %assign/vec4 v0x1ff8090_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1fc2a50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ff7eb0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fc2800;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1ff8090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff8130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ff81d0_0, 0;
    %assign/vec4 v0x1ff8340_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1ff75d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1fc7a40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffb540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffb860_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fc7a40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ffb540_0;
    %inv;
    %store/vec4 v0x1ffb540_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fc7a40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ff82a0_0, v0x1ffb9c0_0, v0x1ffb360_0, v0x1ffb400_0, v0x1ffb4a0_0, v0x1ffb5e0_0, v0x1ffb720_0, v0x1ffb680_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fc7a40;
T_7 ;
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fc7a40;
T_8 ;
    %wait E_0x1fc2800;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ffb7c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffb7c0_0, 4, 32;
    %load/vec4 v0x1ffb900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffb7c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ffb7c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffb7c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ffb720_0;
    %load/vec4 v0x1ffb720_0;
    %load/vec4 v0x1ffb680_0;
    %xor;
    %load/vec4 v0x1ffb720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffb7c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ffb7c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffb7c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/human/kmap2/iter0/response2/top_module.sv";
