#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr 10 18:09:06 2018
# Process ID: 11620
# Current directory: S:/echo/echo/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14404 S:\echo\echo\project\echo.xpr
# Log file: S:/echo/echo/project/vivado.log
# Journal file: S:/echo/echo/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/echo/echo/project/echo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 825.895 ; gain = 66.535
update_compile_order -fileset sources_1
open_bd_design {S:/echo/echo/src/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- craftdrones:user:blink:1.0 - blink_0
Adding cell -- rit.edu:user:ultrasonic_sensor_axi:1.1 - ultrasonic_sensor_axi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- rit.edu:user:echo_pulse_measurer:1.0 - echo_pulse_measurer_0
Adding cell -- rit.edu:user:echo_pulse_measurer:1.0 - echo_pulse_measurer_1
Adding cell -- rit.edu:user:echo_pulse_measurer:1.0 - echo_pulse_measurer_2
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <S:/echo/echo/src/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name echo_pulse_measurer_v1_0_project -directory S:/echo/echo/project/echo.tmp/echo_pulse_measurer_v1_0_project s:/echo/echo/ip/sensor_reader/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue Apr 10 18:11:43 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/echo_pulse_measurer_v1_0_project/echo_pulse_measurer_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Apr 10 18:12:12 2018] Launched impl_1...
Run output will be captured here: s:/echo/echo/project/echo.tmp/echo_pulse_measurer_v1_0_project/echo_pulse_measurer_v1_0_project.runs/impl_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property version 1.1 [ipx::current_core]
set_property display_name echo_pulse_measurer_v1_1 [ipx::current_core]
set_property description echo_pulse_measurer_v1_1 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade rit.edu:user:echo_pulse_measurer:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path s:/echo/echo/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 's:/echo/echo/ip'
validate_bd_design -force
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/echo_pulse_measurer_0
/echo_pulse_measurer_1
/echo_pulse_measurer_2

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_echo_pulse_measurer_1_0 design_1_echo_pulse_measurer_2_0 design_1_echo_pulse_measurer_0_0}] -log ip_upgrade.log
Upgrading 'S:/echo/echo/src/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_echo_pulse_measurer_0_0 from echo_pulse_measurer_v1_1 1.0 to echo_pulse_measurer_v1_1 1.1
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'calc_finished_i'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_echo_pulse_measurer_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded design_1_echo_pulse_measurer_1_0 from echo_pulse_measurer_v1_1 1.0 to echo_pulse_measurer_v1_1 1.1
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'calc_finished_i'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_echo_pulse_measurer_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded design_1_echo_pulse_measurer_2_0 from echo_pulse_measurer_v1_1 1.0 to echo_pulse_measurer_v1_1 1.1
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'calc_finished_i'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_echo_pulse_measurer_2_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_echo_pulse_measurer_0_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_echo_pulse_measurer_1_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_echo_pulse_measurer_2_0' has identified issues that may require user intervention. Please review the upgrade log 's:/echo/echo/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <S:/echo/echo/src/design_1.bd> 
Wrote  : <S:/echo/echo/src/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'S:/echo/echo/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_echo_pulse_measurer_1_0 design_1_echo_pulse_measurer_2_0 design_1_echo_pulse_measurer_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  S:/echo/echo/src/design_1.bd]
Wrote  : <S:/echo/echo/src/design_1.bd> 
VHDL Output written to : S:/echo/echo/src/hdl/design_1.vhd
VHDL Output written to : S:/echo/echo/src/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blink_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ultrasonic_sensor_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block echo_pulse_measurer_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/echo/echo/src/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file S:/echo/echo/src/hw_handoff/design_1.hwh
Generated Block Design Tcl file S:/echo/echo/src/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File S:/echo/echo/src/hdl/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_echo_pulse_measurer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_echo_pulse_measurer_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_echo_pulse_measurer_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c2c51aa8b79b216d; cache size = 2.485 MB.
export_ip_user_files -of_objects [get_files S:/echo/echo/src/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] S:/echo/echo/src/design_1.bd]
launch_runs -jobs 4 {design_1_echo_pulse_measurer_0_0_synth_1 design_1_echo_pulse_measurer_1_0_synth_1 design_1_echo_pulse_measurer_2_0_synth_1}
[Tue Apr 10 18:15:10 2018] Launched design_1_echo_pulse_measurer_0_0_synth_1, design_1_echo_pulse_measurer_1_0_synth_1, design_1_echo_pulse_measurer_2_0_synth_1...
Run output will be captured here:
design_1_echo_pulse_measurer_0_0_synth_1: S:/echo/echo/project/echo.runs/design_1_echo_pulse_measurer_0_0_synth_1/runme.log
design_1_echo_pulse_measurer_1_0_synth_1: S:/echo/echo/project/echo.runs/design_1_echo_pulse_measurer_1_0_synth_1/runme.log
design_1_echo_pulse_measurer_2_0_synth_1: S:/echo/echo/project/echo.runs/design_1_echo_pulse_measurer_2_0_synth_1/runme.log
export_simulation -of_objects [get_files S:/echo/echo/src/design_1.bd] -directory S:/echo/echo/project/echo.ip_user_files/sim_scripts -ip_user_files_dir S:/echo/echo/project/echo.ip_user_files -ipstatic_source_dir S:/echo/echo/project/echo.ip_user_files/ipstatic -lib_map_path [list {modelsim=S:/echo/echo/project/echo.cache/compile_simlib/modelsim} {questa=S:/echo/echo/project/echo.cache/compile_simlib/questa} {riviera=S:/echo/echo/project/echo.cache/compile_simlib/riviera} {activehdl=S:/echo/echo/project/echo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 10 18:17:37 2018] Launched synth_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Apr 10 18:18:33 2018] Launched impl_1...
Run output will be captured here: S:/echo/echo/project/echo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-11620-ECTET-1360-04/dcp27/design_1_wrapper_board.xdc]
Finished Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-11620-ECTET-1360-04/dcp27/design_1_wrapper_board.xdc]
Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-11620-ECTET-1360-04/dcp27/design_1_wrapper_early.xdc]
Finished Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-11620-ECTET-1360-04/dcp27/design_1_wrapper_early.xdc]
Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-11620-ECTET-1360-04/dcp27/design_1_wrapper.xdc]
Finished Parsing XDC File [S:/echo/echo/project/.Xil/Vivado-11620-ECTET-1360-04/dcp27/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1253.332 ; gain = 1.004
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1253.332 ; gain = 1.004
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1350.098 ; gain = 269.285
close_design
create_peripheral rit.edu user motor_axi 1.0 -dir S:/echo/echo/project/../ip
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core rit.edu:user:motor_axi:1.0]
set_property VALUE 14 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core rit.edu:user:motor_axi:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core rit.edu:user:motor_axi:1.0]
write_peripheral [ipx::find_open_core rit.edu:user:motor_axi:1.0]
set_property  ip_repo_paths  {S:/echo/echo/project/../ip/motor_axi_1.0 S:/echo/echo/ip} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
ipx::edit_ip_in_project -upgrade true -name edit_motor_axi_v1_0 -directory S:/echo/echo/project/../ip s:/echo/echo/ip/motor_axi_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 's:/echo/echo/ip/motor_axi_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property description {Unfinished AXI for motor PWM and encoder reading} [ipx::current_core]
launch_runs synth_1 -jobs 4
[Tue Apr 10 19:09:49 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/ip/edit_motor_axi_v1_0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Apr 10 19:11:12 2018] Launched impl_1...
Run output will be captured here: s:/echo/echo/ip/edit_motor_axi_v1_0.runs/impl_1/runme.log
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path s:/echo/echo/ip/motor_axi_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 's:/echo/echo/ip/motor_axi_1.0'. ''s:/echo/echo/ip/motor_axi_1.0' is not valid: Path is contained within another repository.'
0
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 19:15:19 2018...
