Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 22 20:30:57 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file term_interf_top_control_sets_placed.rpt
| Design       : term_interf_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   181 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             322 |          120 |
| No           | No                    | Yes                    |              33 |           10 |
| No           | Yes                   | No                     |             195 |           84 |
| Yes          | No                    | No                     |              26 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             571 |          163 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|                Clock Signal                |                      Enable Signal                     |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/O0_i_1_n_2      |                                                    |                1 |              1 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/clear           |                                                    |                1 |              1 |
|  dl/mode_flag_n_reg_i_2_n_2                |                                                        |                                                    |                1 |              1 |
| ~keyboard_interface/keyboard/debouncer1/O0 |                                                        |                                                    |                1 |              1 |
|  keyboard_interface/CLK50MHZ               |                                                        |                                                    |                1 |              1 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/Iv1_i_1_n_2     |                                                    |                1 |              1 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/O1_i_1_n_2      |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[6]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[5]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[7]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[3]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[4]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[0]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[1]_i_1_n_2                       |                                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/o_RX_Byte[2]_i_1_n_2                       |                                                    |                1 |              1 |
|  cs/rd_n_reg[1]_i_2_n_2                    |                                                        |                                                    |                1 |              2 |
|  keyboard_interface/ns                     |                                                        |                                                    |                1 |              3 |
|  keyboard_interface/keyboard/flag_reg_n_2  |                                                        |                                                    |                1 |              3 |
| ~keyboard_interface/keyboard/debouncer1/O0 | keyboard_interface/keyboard/cnt[3]_i_2_n_2             | keyboard_interface/keyboard/cnt[3]_i_1_n_2         |                1 |              4 |
|  keyboard_interface/CLK50MHZ               |                                                        | keyboard_interface/keyboard/debouncer1/clear       |                1 |              4 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/cnt1[4]_i_1_n_2 | keyboard_interface/keyboard/debouncer1/Iv1_i_1_n_2 |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG                       |                                                        |                                                    |                3 |              6 |
| ~keyboard_interface/keyboard/debouncer1/O0 |                                                        | BTN_IBUF[4]                                        |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                       | cs/fifo/p_1_in                                         | BTN_IBUF[4]                                        |                3 |              9 |
|  CLK100MHZ_IBUF_BUFG                       | cs/fifo/p_2_in                                         | BTN_IBUF[4]                                        |                2 |              9 |
|  nolabel_line96/uart_ns                    |                                                        |                                                    |                3 |             11 |
|  keyboard_interface/keyboard/ns            |                                                        |                                                    |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG                       |                                                        | UART_con/TX/bitTmr                                 |                4 |             14 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/RX/r_Clock_Count[13]_i_1_n_2                  |                                                    |                6 |             14 |
|  UART_con/RX/uart_rx_dv                    |                                                        |                                                    |                4 |             16 |
|  uart_tx_ready_BUFG                        |                                                        |                                                    |                4 |             16 |
|  cs/fifo/uart_tx_send                      |                                                        |                                                    |                4 |             16 |
|  wen_key_uart_BUFG                         |                                                        |                                                    |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                       | UART_con/TX/bitIndex                                   | uart_tx_ready_BUFG                                 |                9 |             32 |
|  wen_key_ps2_BUFG                          |                                                        |                                                    |               14 |             44 |
|  n_1_65_BUFG                               |                                                        |                                                    |               33 |             67 |
|  n_0_1095_BUFG                             |                                                        |                                                    |               38 |             91 |
|  CLK100MHZ_IBUF_BUFG                       |                                                        | BTN_IBUF[4]                                        |               87 |            202 |
|  CLK100MHZ_IBUF_BUFG                       | cs/fifo/fifo_counter                                   | BTN_IBUF[4]                                        |              146 |            512 |
+--------------------------------------------+--------------------------------------------------------+----------------------------------------------------+------------------+----------------+


