{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596274025314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596274025316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  1 11:27:05 2020 " "Processing started: Sat Aug  1 11:27:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596274025316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274025316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miriv -c miriv " "Command: quartus_map --read_settings_files=on --write_settings_files=off miriv -c miriv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274025317 ""}
{ "Info" "IQEXE_INI_FILE" "/homes/d11775812/comp_arch/template/quartus/quartus.ini " "Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274025317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596274025600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../vhdl/alu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033313 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../vhdl/alu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb-rtl " "Found design unit 1: wb-rtl" {  } { { "../vhdl/wb.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/wb.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033317 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb " "Found entity 1: wb" {  } { { "../vhdl/wb.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/wb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/mem_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d11775812/comp_arch/template/vhdl/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../vhdl/mem_pkg.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033320 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_pkg-body " "Found design unit 2: mem_pkg-body" {  } { { "../vhdl/mem_pkg.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem_pkg.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/core_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d11775812/comp_arch/template/vhdl/core_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_pkg " "Found design unit 1: core_pkg" {  } { { "../vhdl/core_pkg.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/core_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033324 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 core_pkg-body " "Found design unit 2: core_pkg-body" {  } { { "../vhdl/core_pkg.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/core_pkg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-rtl " "Found design unit 1: regfile-rtl" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033327 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/op_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d11775812/comp_arch/template/vhdl/op_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_pkg " "Found design unit 1: op_pkg" {  } { { "../vhdl/op_pkg.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/op_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/memu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/memu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memu-rtl " "Found design unit 1: memu-rtl" {  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033332 ""} { "Info" "ISGN_ENTITY_NAME" "1 memu " "Found entity 1: memu" {  } { { "../vhdl/memu.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/memu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033335 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/fwd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/fwd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fwd-rtl " "Found design unit 1: fwd-rtl" {  } { { "../vhdl/fwd.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/fwd.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033338 ""} { "Info" "ISGN_ENTITY_NAME" "1 fwd " "Found entity 1: fwd" {  } { { "../vhdl/fwd.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/fwd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-rtl " "Found design unit 1: fetch-rtl" {  } { { "../vhdl/fetch.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/fetch.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033340 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../vhdl/fetch.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/fetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/exec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec-rtl " "Found design unit 1: exec-rtl" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033343 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec " "Found entity 1: exec" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-rtl " "Found design unit 1: decode-rtl" {  } { { "../vhdl/decode.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/decode.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033347 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../vhdl/decode.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/decode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "../vhdl/ctrl.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/ctrl.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033349 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../vhdl/ctrl.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/ctrl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-impl " "Found design unit 1: pipeline-impl" {  } { { "../vhdl/pipeline.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033352 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../vhdl/pipeline.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-impl " "Found design unit 1: core-impl" {  } { { "../vhdl/core.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/core.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033355 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../vhdl/core.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/core.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll_altera.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/pll_altera.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033357 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll_altera.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/pll_altera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-impl " "Found design unit 1: top-impl" {  } { { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033358 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootloader.qxp 1 1 " "Found 1 design units, including 1 entities, in source file bootloader.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 dev " "Found entity 1: dev" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d11775812/comp_arch/template/vhdl/pipeline_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d11775812/comp_arch/template/vhdl/pipeline_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_pkg " "Found design unit 1: pipeline_pkg" {  } { { "../vhdl/pipeline_pkg.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596274033622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274033622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596274033738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top.vhd" "pll_inst" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll_altera.vhd" "altpll_component" { Text "/homes/d11775812/comp_arch/template/quartus/pll_altera.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll_altera.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/pll_altera.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_altera " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_altera\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596274033801 ""}  } { { "pll_altera.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/pll_altera.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596274033801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_inst " "Elaborating entity \"core\" for hierarchy \"core:core_inst\"" {  } { { "top.vhd" "core_inst" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline core:core_inst\|pipeline:pipeline_inst " "Elaborating entity \"pipeline\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\"" {  } { { "../vhdl/core.vhd" "pipeline_inst" { Text "/homes/d11775812/comp_arch/template/vhdl/core.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exc_dec pipeline.vhd(54) " "Verilog HDL or VHDL warning at pipeline.vhd(54): object \"exc_dec\" assigned a value but never read" {  } { { "../vhdl/pipeline.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033817 "|top|core:core_inst|pipeline:pipeline_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exc_load pipeline.vhd(61) " "Verilog HDL or VHDL warning at pipeline.vhd(61): object \"exc_load\" assigned a value but never read" {  } { { "../vhdl/pipeline.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033817 "|top|core:core_inst|pipeline:pipeline_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exc_store pipeline.vhd(62) " "Verilog HDL or VHDL warning at pipeline.vhd(62): object \"exc_store\" assigned a value but never read" {  } { { "../vhdl/pipeline.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033817 "|top|core:core_inst|pipeline:pipeline_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val1 pipeline.vhd(85) " "Verilog HDL or VHDL warning at pipeline.vhd(85): object \"val1\" assigned a value but never read" {  } { { "../vhdl/pipeline.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033817 "|top|core:core_inst|pipeline:pipeline_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val2 pipeline.vhd(85) " "Verilog HDL or VHDL warning at pipeline.vhd(85): object \"val2\" assigned a value but never read" {  } { { "../vhdl/pipeline.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033817 "|top|core:core_inst|pipeline:pipeline_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fwd core:core_inst\|pipeline:pipeline_inst\|fwd:fwd_inst_1 " "Elaborating entity \"fwd\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|fwd:fwd_inst_1\"" {  } { { "../vhdl/pipeline.vhd" "fwd_inst_1" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl core:core_inst\|pipeline:pipeline_inst\|ctrl:ctrl_inst " "Elaborating entity \"ctrl\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|ctrl:ctrl_inst\"" {  } { { "../vhdl/pipeline.vhd" "ctrl_inst" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_wb_op_mem ctrl.vhd(36) " "Verilog HDL or VHDL warning at ctrl.vhd(36): object \"int_wb_op_mem\" assigned a value but never read" {  } { { "../vhdl/ctrl.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/ctrl.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033830 "|top|core:core_inst|pipeline:pipeline_inst|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_exec_op ctrl.vhd(37) " "Verilog HDL or VHDL warning at ctrl.vhd(37): object \"int_exec_op\" assigned a value but never read" {  } { { "../vhdl/ctrl.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/ctrl.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033830 "|top|core:core_inst|pipeline:pipeline_inst|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "critical_reg_1 ctrl.vhd(39) " "Verilog HDL or VHDL warning at ctrl.vhd(39): object \"critical_reg_1\" assigned a value but never read" {  } { { "../vhdl/ctrl.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/ctrl.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033831 "|top|core:core_inst|pipeline:pipeline_inst|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "critical_reg_2 ctrl.vhd(40) " "Verilog HDL or VHDL warning at ctrl.vhd(40): object \"critical_reg_2\" assigned a value but never read" {  } { { "../vhdl/ctrl.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/ctrl.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033831 "|top|core:core_inst|pipeline:pipeline_inst|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fwd_load ctrl.vhd(43) " "Verilog HDL or VHDL warning at ctrl.vhd(43): object \"fwd_load\" assigned a value but never read" {  } { { "../vhdl/ctrl.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/ctrl.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033831 "|top|core:core_inst|pipeline:pipeline_inst|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wb_op_mem ctrl.vhd(114) " "VHDL Process Statement warning at ctrl.vhd(114): signal \"wb_op_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/ctrl.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/ctrl.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596274033832 "|top|core:core_inst|pipeline:pipeline_inst|ctrl:ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch core:core_inst\|pipeline:pipeline_inst\|fetch:fetch_inst " "Elaborating entity \"fetch\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|fetch:fetch_inst\"" {  } { { "../vhdl/pipeline.vhd" "fetch_inst" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033850 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_read fetch.vhd(106) " "VHDL Process Statement warning at fetch.vhd(106): signal \"int_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/fetch.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/fetch.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596274033851 "|top|core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst " "Elaborating entity \"decode\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\"" {  } { { "../vhdl/pipeline.vhd" "decode_inst" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "help_rdaddr1 decode.vhd(52) " "Verilog HDL or VHDL warning at decode.vhd(52): object \"help_rdaddr1\" assigned a value but never read" {  } { { "../vhdl/decode.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/decode.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033872 "|top|core:core_inst|pipeline:pipeline_inst|decode:decode_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "help_rdaddr2 decode.vhd(52) " "Verilog HDL or VHDL warning at decode.vhd(52): object \"help_rdaddr2\" assigned a value but never read" {  } { { "../vhdl/decode.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/decode.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274033872 "|top|core:core_inst|pipeline:pipeline_inst|decode:decode_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst " "Elaborating entity \"regfile\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\"" {  } { { "../vhdl/decode.vhd" "reg_inst" { Text "/homes/d11775812/comp_arch/template/vhdl/decode.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274033982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst " "Elaborating entity \"exec\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\"" {  } { { "../vhdl/pipeline.vhd" "exec_inst" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274034146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_Z_2 exec.vhd(59) " "Verilog HDL or VHDL warning at exec.vhd(59): object \"alu_Z_2\" assigned a value but never read" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274034160 "|top|core:core_inst|pipeline:pipeline_inst|exec:exec_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stall_flag exec.vhd(69) " "Verilog HDL or VHDL warning at exec.vhd(69): object \"stall_flag\" assigned a value but never read" {  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274034160 "|top|core:core_inst|pipeline:pipeline_inst|exec:exec_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu:alu_inst_1 " "Elaborating entity \"alu\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|alu:alu_inst_1\"" {  } { { "../vhdl/exec.vhd" "alu_inst_1" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274034163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst " "Elaborating entity \"mem\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\"" {  } { { "../vhdl/pipeline.vhd" "mem_inst" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274034179 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_D mem.vhd(92) " "Verilog HDL or VHDL warning at mem.vhd(92): object \"int_D\" assigned a value but never read" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274034183 "|top|core:core_inst|pipeline:pipeline_inst|mem:mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_M mem.vhd(93) " "Verilog HDL or VHDL warning at mem.vhd(93): object \"int_M\" assigned a value but never read" {  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274034184 "|top|core:core_inst|pipeline:pipeline_inst|mem:mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memu core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst " "Elaborating entity \"memu\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|memu:memu_inst\"" {  } { { "../vhdl/mem.vhd" "memu_inst" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274034242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb core:core_inst\|pipeline:pipeline_inst\|wb:wb_inst " "Elaborating entity \"wb\" for hierarchy \"core:core_inst\|pipeline:pipeline_inst\|wb:wb_inst\"" {  } { { "../vhdl/pipeline.vhd" "wb_inst" { Text "/homes/d11775812/comp_arch/template/vhdl/pipeline.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274034248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_op wb.vhd(30) " "Verilog HDL or VHDL warning at wb.vhd(30): object \"int_op\" assigned a value but never read" {  } { { "../vhdl/wb.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/wb.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274034253 "|top|core:core_inst|pipeline:pipeline_inst|wb:wb_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_aluresult wb.vhd(31) " "Verilog HDL or VHDL warning at wb.vhd(31): object \"int_aluresult\" assigned a value but never read" {  } { { "../vhdl/wb.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/wb.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274034253 "|top|core:core_inst|pipeline:pipeline_inst|wb:wb_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_pc_old_in wb.vhd(33) " "Verilog HDL or VHDL warning at wb.vhd(33): object \"int_pc_old_in\" assigned a value but never read" {  } { { "../vhdl/wb.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/wb.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274034253 "|top|core:core_inst|pipeline:pipeline_inst|wb:wb_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_pc_new_in wb.vhd(34) " "Verilog HDL or VHDL warning at wb.vhd(34): object \"int_pc_new_in\" assigned a value but never read" {  } { { "../vhdl/wb.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/wb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596274034253 "|top|core:core_inst|pipeline:pipeline_inst|wb:wb_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev dev:dev_inst " "Elaborating entity \"dev\" for hierarchy \"dev:dev_inst\"" {  } { { "top.vhd" "dev_inst" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274034255 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1596274035069 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1596274035069 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_IMPORTED" "dev:dev_inst " "Partition \"dev:dev_inst\" does not require synthesis because its netlist was imported from a bottom-up project" {  } {  } 0 12227 "Partition \"%1!s!\" does not require synthesis because its netlist was imported from a bottom-up project" 0 0 "Design Software" 0 -1 1596274035069 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1596274035069 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1596274035069 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1596274035198 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1596274038416 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/fetch.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/fetch.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596274038454 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596274038454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596274041272 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596274044945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4541 " "Implemented 4541 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596274044981 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596274044981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4535 " "Implemented 4535 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596274044981 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1596274044981 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1596274044981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596274044981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1160 " "Peak virtual memory: 1160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596274045429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  1 11:27:25 2020 " "Processing ended: Sat Aug  1 11:27:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596274045429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596274045429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596274045429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596274045429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1596274046960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596274046962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  1 11:27:26 2020 " "Processing started: Sat Aug  1 11:27:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596274046962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596274046962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off miriv -c miriv --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off miriv -c miriv --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596274046962 ""}
{ "Info" "IQEXE_INI_FILE" "/homes/d11775812/comp_arch/template/quartus/quartus.ini " "Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Design Software" 0 -1 1596274046962 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1596274047144 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "dev:dev_inst " "Using previously generated Fitter netlist for partition \"dev:dev_inst\"" {  } { { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 89 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1596274047207 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1596274047261 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1596274047341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596274047423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1596274047423 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "44 " "Found 44 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1596274047578 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "3 " "Found 3 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1596274047578 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "core:core_inst\|pipeline:pipeline_inst\|fetch:fetch_inst\|mem_out.address\[12\]~12 dev:dev_inst\|mem_i_out\[50\] " "Partition port \"dev:dev_inst\|mem_i_out\[50\]\", driven by node \"core:core_inst\|pipeline:pipeline_inst\|fetch:fetch_inst\|mem_out.address\[12\]~12\", does not drive logic" {  } { { "../vhdl/fetch.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/fetch.vhd" 25 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1596274047579 "|top|dev:dev_inst|mem_i_out[50]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "core:core_inst\|pipeline:pipeline_inst\|fetch:fetch_inst\|mem_out.address\[13\]~13 dev:dev_inst\|mem_i_out\[51\] " "Partition port \"dev:dev_inst\|mem_i_out\[51\]\", driven by node \"core:core_inst\|pipeline:pipeline_inst\|fetch:fetch_inst\|mem_out.address\[13\]~13\", does not drive logic" {  } { { "../vhdl/fetch.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/fetch.vhd" 25 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1596274047579 "|top|dev:dev_inst|mem_i_out[51]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "dev_inst.mem_i_in\[32\]~_wirecell dev:dev_inst\|mem_i_out\[4\] " "Partition port \"dev:dev_inst\|mem_i_out\[4\]\", driven by node \"dev_inst.mem_i_in\[32\]~_wirecell\", does not drive logic" {  } { { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 89 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1596274047579 "|top|dev:dev_inst|mem_i_out[4]"}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1596274047579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5101 " "Implemented 5101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596274048038 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596274048038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5056 " "Implemented 5056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596274048038 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596274048038 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1596274048038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1596274048038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 4 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1377 " "Peak virtual memory: 1377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596274048325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  1 11:27:28 2020 " "Processing ended: Sat Aug  1 11:27:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596274048325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596274048325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596274048325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596274048325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596274049644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596274049645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  1 11:27:29 2020 " "Processing started: Sat Aug  1 11:27:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596274049645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1596274049645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off miriv -c miriv " "Command: quartus_fit --read_settings_files=off --write_settings_files=off miriv -c miriv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1596274049645 ""}
{ "Info" "IQEXE_INI_FILE" "/homes/d11775812/comp_arch/template/quartus/quartus.ini " "Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Fitter" 0 -1 1596274049645 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1596274049684 ""}
{ "Info" "0" "" "Project  = miriv" {  } {  } 0 0 "Project  = miriv" 0 0 "Fitter" 0 0 1596274049685 ""}
{ "Info" "0" "" "Revision = miriv" {  } {  } 0 0 "Revision = miriv" 0 0 "Fitter" 0 0 1596274049685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1596274049810 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "miriv EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"miriv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1596274049849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596274049876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596274049876 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|_clk0 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/quartus_18.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1596274049928 ""}  } { { "altpll.tdf" "" { Text "/opt/quartus_18.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1596274049928 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1596274050229 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "10.43 1 0 4 " "Fitter is preserving placement for 10.43 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 4 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1596274050310 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596274050374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596274050374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596274050374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596274050374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596274050374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596274050374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596274050374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596274050374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596274050374 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1596274050374 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 10516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596274050410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 10518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596274050410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 10520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596274050410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 10522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596274050410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 10524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596274050410 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1596274050410 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1596274050412 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1596274051120 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596274052171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596274052171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596274052171 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "top " "Entity top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596274052171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596274052171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596274052171 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1596274052171 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1596274052189 ""}
{ "Info" "ISTA_SDC_FOUND" "miriv.sdc " "Reading SDC File: 'miriv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1596274052189 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|pll\|clk\[0\]\} \{pll_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|pll\|clk\[0\]\} \{pll_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1596274052192 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1596274052192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1596274052193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1596274052235 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1596274052236 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596274052236 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596274052236 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596274052236 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_pin " "  20.000      clk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596274052236 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 pll_inst\|altpll_component\|pll\|clk\[0\] " "  13.333 pll_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596274052236 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1596274052236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596274052818 ""}  } { { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 10183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596274052818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Promoted node pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "dev:dev_inst\|clk~clkctrl Global Clock CLKCTRL_G3 " "Promoted dev:dev_inst\|clk~clkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596274052818 ""}  } { { "altpll.tdf" "" { Text "/opt/quartus_18.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596274052818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "res_n~input  " "Promoted node res_n~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[0\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[0\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[1\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[1\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[2\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[2\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[3\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[3\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[4\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[4\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[5\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[5\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[6\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[6\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[7\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[7\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:tx_fsm_inst\|transmit_data\[6\]~0 " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:tx_fsm_inst\|transmit_data\[6\]~0" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[2\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[2\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1596274052819 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1596274052819 ""}  } { { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 10497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596274052819 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "res_n~input Global Clock " "Pin res_n~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 10497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1596274052819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[1\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[1\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[0\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[0\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[1\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[1\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[2\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[2\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[3\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[3\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[4\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[4\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[0\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[0\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[2\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[2\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[31\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[31\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[30\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[30\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596274052819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1596274052819 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1596274052819 ""}  } { { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596274052819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_memop_in.mem.memread~2  " "Automatically promoted node core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_memop_in.mem.memread~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596274052819 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 5580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596274052819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|int_mem_op.mem.memread~0  " "Automatically promoted node core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|int_mem_op.mem.memread~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596274052820 ""}  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596274052820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1596274053493 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596274053499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596274053500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596274053509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596274053520 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1596274053533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1596274053533 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1596274053538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1596274053541 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1596274053546 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1596274053546 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596274054321 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1596274054350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1596274056519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596274057299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1596274057360 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1596274061514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596274061514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1596274062275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "8.64 " "Router is attempting to preserve 8.64 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1596274065126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1596274066648 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1596274066648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1596274068805 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1596274068805 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1596274068805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596274068806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1596274069053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596274069094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596274069641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596274069645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596274070185 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596274071132 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_pin 3.3-V LVTTL Y2 " "Pin clk_pin uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { clk_pin } } } { "/opt/quartus_18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus_18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_pin" } } } } { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596274072041 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1596274072041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/d11775812/comp_arch/template/quartus/output_files/miriv.fit.smsg " "Generated suppressed messages file /homes/d11775812/comp_arch/template/quartus/output_files/miriv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1596274072332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1892 " "Peak virtual memory: 1892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596274073647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  1 11:27:53 2020 " "Processing ended: Sat Aug  1 11:27:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596274073647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596274073647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596274073647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1596274073647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1596274074954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596274074957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  1 11:27:54 2020 " "Processing started: Sat Aug  1 11:27:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596274074957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1596274074957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off miriv -c miriv " "Command: quartus_asm --read_settings_files=off --write_settings_files=off miriv -c miriv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1596274074957 ""}
{ "Info" "IQEXE_INI_FILE" "/homes/d11775812/comp_arch/template/quartus/quartus.ini " "Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Assembler" 0 -1 1596274074957 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1596274077448 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1596274077549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596274078078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  1 11:27:58 2020 " "Processing ended: Sat Aug  1 11:27:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596274078078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596274078078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596274078078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1596274078078 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1596274078869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1596274079451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596274079452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  1 11:27:59 2020 " "Processing started: Sat Aug  1 11:27:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596274079452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1596274079452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta miriv -c miriv " "Command: quartus_sta miriv -c miriv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1596274079452 ""}
{ "Info" "IQEXE_INI_FILE" "/homes/d11775812/comp_arch/template/quartus/quartus.ini " "Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Timing Analyzer" 0 -1 1596274079452 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1596274079494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1596274079643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274079672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274079672 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596274080313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596274080313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596274080313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "top " "Entity top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596274080313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596274080313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596274080313 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1596274080313 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1596274080340 ""}
{ "Info" "ISTA_SDC_FOUND" "miriv.sdc " "Reading SDC File: 'miriv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1596274080340 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|pll\|clk\[0\]\} \{pll_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|pll\|clk\[0\]\} \{pll_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1596274080342 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596274080342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1596274080342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596274080366 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1596274080367 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1596274080392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.763 " "Worst-case setup slack is 0.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.763               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.504               0.000 altera_reserved_tck  " "   44.504               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274080493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.344               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 altera_reserved_tck  " "    0.365               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274080514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    3.843               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.229               0.000 altera_reserved_tck  " "   97.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274080527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.188               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    2.188               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274080536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.373 " "Worst-case minimum pulse width slack is 6.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.373               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    6.373               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 clk_pin  " "    9.819               0.000 clk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.551               0.000 altera_reserved_tck  " "   49.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274080541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274080541 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274080672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274080672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274080672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274080672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.549 ns " "Worst Case Available Settling Time: 12.549 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274080672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274080672 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596274080672 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1596274080681 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1596274080705 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1596274081276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596274081533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.777 " "Worst-case setup slack is 1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.777               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    1.777               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.958               0.000 altera_reserved_tck  " "   44.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274081587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.342               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274081610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.603 " "Worst-case recovery slack is 4.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.603               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    4.603               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.446               0.000 altera_reserved_tck  " "   97.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274081621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.906 " "Worst-case removal slack is 0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 altera_reserved_tck  " "    0.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.968               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    1.968               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274081638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.375 " "Worst-case minimum pulse width slack is 6.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.375               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    6.375               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 clk_pin  " "    9.799               0.000 clk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.486               0.000 altera_reserved_tck  " "   49.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274081647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274081647 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274081795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274081795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274081795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274081795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.592 ns " "Worst Case Available Settling Time: 12.592 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274081795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274081795 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596274081795 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1596274081804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596274081983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.971 " "Worst-case setup slack is 6.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.971               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    6.971               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.382               0.000 altera_reserved_tck  " "   47.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274082005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.139               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 altera_reserved_tck  " "    0.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274082030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.350 " "Worst-case recovery slack is 8.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.350               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    8.350               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.549               0.000 altera_reserved_tck  " "   98.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274082042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.487 " "Worst-case removal slack is 0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 altera_reserved_tck  " "    0.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    1.028               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274082053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.420 " "Worst-case minimum pulse width slack is 6.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.420               0.000 pll_inst\|altpll_component\|pll\|clk\[0\]  " "    6.420               0.000 pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 clk_pin  " "    9.400               0.000 clk_pin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449               0.000 altera_reserved_tck  " "   49.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596274082064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596274082064 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274082219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274082219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274082219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274082219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.907 ns " "Worst Case Available Settling Time: 12.907 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274082219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596274082219 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596274082219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1596274082622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1596274082623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1086 " "Peak virtual memory: 1086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596274082792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  1 11:28:02 2020 " "Processing ended: Sat Aug  1 11:28:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596274082792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596274082792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596274082792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1596274082792 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1596274083566 ""}
