Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b1d8da13fd6b46c7a3e117a33db9ee34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_control_unit_tb_behav xil_defaultlib.alu_control_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.instr_register_file
Compiling module xil_defaultlib.alu_control_unit
Compiling module xil_defaultlib.alu_control_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_control_unit_tb_behav
