#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 06:05:34 2025
# Process ID: 5622
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.152 ; gain = 114.992 ; free physical = 444658 ; free virtual = 845102
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5633
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2846.570 ; gain = 414.508 ; free physical = 443932 ; free virtual = 844376
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4229.141 ; gain = 1797.078 ; free physical = 442528 ; free virtual = 842991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 4229.141 ; gain = 1797.078 ; free physical = 442516 ; free virtual = 842978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 4249.066 ; gain = 1817.004 ; free physical = 442515 ; free virtual = 842978
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:02 . Memory (MB): peak = 4562.941 ; gain = 2130.879 ; free physical = 431683 ; free virtual = 832164
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               12 Bit    Registers := 592   
	               10 Bit    Registers := 3152  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input   10 Bit        Muxes := 4150  
	   2 Input    9 Bit        Muxes := 3074  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 520   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49418_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_reg_136408_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i1259_i_i_i_reg_138508_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48892_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i_i_i_i_i_reg_133878_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i228_i_i_i_reg_139118_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49204_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_134208_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49324_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i627_i_i3181_i_i_reg_138648_reg[9]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_reg_139098_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i_i_i_i_reg_134138_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_135123_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_reg_138228_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i499_i_i_i_i_reg_134618_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i_i1883_i_i_i_1_reg_135123_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_137813_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137823_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137823_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_137793_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_137813_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137823_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_137793_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_1_reg_137793_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_1_reg_137813_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137823_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_1_reg_137763_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i_i1305_i1305_i_i_reg_137788_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49358_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i947_i_i3501_i_i_reg_138638_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48832_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133758_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i460_i_i_reg_139018_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49216_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i31_i31_i_i_i_reg_135918_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137268_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137273_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_reg_137278_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i2329_i2329_i_i_1_reg_137283_reg[11]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_reg_137308_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[2]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i2253_i2253_i_i_1_reg_137313_reg[11]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_reg_137318_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i2255_i2255_i_i_1_reg_137323_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_1_reg_136843_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_reg_136838_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_1_reg_136833_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_reg_136828_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_1_reg_136803_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_reg_136798_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136793_reg[11]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_136788_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i_i3163_i_i_1_reg_136863_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i_i3163_i_i_1_reg_136863_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i_i3163_i_i_1_reg_136863_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i_i3163_i_i_1_reg_136863_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i_i3163_i_i_1_reg_136863_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i_i3163_i_i_1_reg_136863_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i1341_i_i_reg_137778_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i609_i_i3163_i_i_1_reg_136863_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i609_i609_i_i3163_i_i_1_reg_136863_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_reg_136598_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i_i_i_reg_138958_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49288_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_135408_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49036_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i381_i_i_i4209_i_i_1_reg_136343_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_134778_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i_i_reg_138908_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i_i_i2407_i_i_i_1_reg_134893_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i4281_i_i_reg_136288_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_reg_138288_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_134688_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i627_i627_i627_i_i_reg_138758_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i_i3967_i_i_reg_136448_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i_i2049_i2049_i_i_reg_137418_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_reg_137848_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:01 . Memory (MB): peak = 4578.953 ; gain = 2146.891 ; free physical = 428680 ; free virtual = 829272
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:02:42 . Memory (MB): peak = 4578.953 ; gain = 2146.891 ; free physical = 428605 ; free virtual = 829308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_i1055_i_i_i_i_1_reg_134393_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp3_i_i_i_i_i_i_i2517_i_i_i_1_reg_134853_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/reg_49090_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i31_i_i105_i_i419_i419_i419_i_i_i_1_reg_135753_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i_i145_i_i_i460_i_i_1_reg_139023_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_1_reg_135413_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_1_reg_134783_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4_U0/agg_tmp3_i33_i33_i_i_i501_i501_i_i_i_i_1_reg_134633_reg[6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:02:51 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 428131 ; free virtual = 828847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:12 ; elapsed = 00:03:11 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 428061 ; free virtual = 828846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:13 ; elapsed = 00:03:11 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 428071 ; free virtual = 828855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:17 ; elapsed = 00:03:15 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 428079 ; free virtual = 828864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:03:15 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 428079 ; free virtual = 828864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:37 ; elapsed = 00:03:36 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 427699 ; free virtual = 828483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:38 ; elapsed = 00:03:36 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 427698 ; free virtual = 828482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    16|
|3     |LUT2  |  4921|
|4     |LUT3  |  3130|
|5     |LUT4  | 13962|
|6     |LUT5  |  7693|
|7     |LUT6  | 43655|
|8     |MUXF7 |   390|
|9     |FDRE  | 34688|
|10    |FDSE  |    46|
|11    |IBUF  | 25004|
|12    |OBUF  |   168|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 133674|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    135|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |     46|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |     37|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |     46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |     37|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |     46|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |     37|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |     48|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |     37|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |     47|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_23                                       |     37|
|13    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |     46|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_22                                       |     37|
|15    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |     45|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_21                                       |     37|
|17    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |     45|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_20                                       |     37|
|19    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |     62|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_19                                       |     37|
|21    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_8                                                 |     50|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_18                                       |     37|
|23    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |     46|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_17                                       |     37|
|25    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |     48|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_16                                       |     37|
|27    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |     46|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_15                                       |     37|
|29    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |     45|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_14                                       |     37|
|31    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_13                                                |     46|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     37|
|33    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4 | 107639|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:38 ; elapsed = 00:03:36 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 427696 ; free virtual = 828481
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:41 ; elapsed = 00:03:41 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 441747 ; free virtual = 842532
Synthesis Optimization Complete : Time (s): cpu = 00:03:41 ; elapsed = 00:03:41 . Memory (MB): peak = 4586.957 ; gain = 2154.895 ; free physical = 441763 ; free virtual = 842528
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4586.957 ; gain = 0.000 ; free physical = 441430 ; free virtual = 842195
INFO: [Netlist 29-17] Analyzing 25395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_15_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4631.059 ; gain = 0.000 ; free physical = 441422 ; free virtual = 842187
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 25004 instances

Synth Design complete | Checksum: 9254bf4b
INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:11 ; elapsed = 00:04:11 . Memory (MB): peak = 4631.059 ; gain = 2222.906 ; free physical = 441412 ; free virtual = 842176
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18024.393; main = 3931.968; forked = 14324.638
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23054.734; main = 4631.062; forked = 18471.695
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4695.090 ; gain = 64.031 ; free physical = 441404 ; free virtual = 842169

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d9dca299

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4773.480 ; gain = 78.391 ; free physical = 441407 ; free virtual = 842172

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12ecd2a09

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441265 ; free virtual = 842029
INFO: [Opt 31-389] Phase Retarget created 65 cells and removed 65 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ca2b2714

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441270 ; free virtual = 842034
INFO: [Opt 31-389] Phase Constant propagation created 41 cells and removed 87 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ef174d7e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441267 ; free virtual = 842032
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1b0635634

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441251 ; free virtual = 842016
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: eb0092e2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441252 ; free virtual = 842017
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              65  |              65  |                                              0  |
|  Constant propagation         |              41  |              87  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c3c85bf5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441255 ; free virtual = 842019

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c3c85bf5

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441246 ; free virtual = 842011

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c3c85bf5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441246 ; free virtual = 842011

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441246 ; free virtual = 842011
Ending Netlist Obfuscation Task | Checksum: 1c3c85bf5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4906.434 ; gain = 0.000 ; free physical = 441246 ; free virtual = 842011
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 4906.434 ; gain = 275.375 ; free physical = 441246 ; free virtual = 842011
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 06:10:27 2025...
