Fitter report for radioberry
Fri Sep 15 19:03:45 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated|ALTSYNCRAM
 28. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM
 29. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM
 30. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM
 31. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM
 32. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM
 33. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM
 34. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM
 35. |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM
 36. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM
 37. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM
 38. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM
 39. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM
 40. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM
 41. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM
 42. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM
 43. |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM
 44. Fitter DSP Block Usage Summary
 45. DSP Block Details
 46. Routing Usage Summary
 47. LAB Logic Elements
 48. LAB-wide Signals
 49. LAB Signals Sourced
 50. LAB Signals Sourced Out
 51. LAB Distinct Inputs
 52. I/O Rules Summary
 53. I/O Rules Details
 54. I/O Rules Matrix
 55. Fitter Device Options
 56. Operating Settings and Conditions
 57. Estimated Delay Added for Hold Timing Summary
 58. Estimated Delay Added for Hold Timing Details
 59. Fitter Messages
 60. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Sep 15 19:03:45 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; radioberry                                  ;
; Top-level Entity Name              ; radioberry                                  ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL016YE144C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 9,034 / 15,408 ( 59 % )                     ;
;     Total combinational functions  ; 7,591 / 15,408 ( 49 % )                     ;
;     Dedicated logic registers      ; 6,661 / 15,408 ( 43 % )                     ;
; Total registers                    ; 6661                                        ;
; Total pins                         ; 45 / 79 ( 57 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 240,128 / 516,096 ( 47 % )                  ;
; Embedded Multiplier 9-bit elements ; 60 / 112 ( 54 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10CL016YE144C8G                       ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                      ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                  ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[10]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[11]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[12]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[13]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[14]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[15]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[16]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[17]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[10]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[11]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[12]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[13]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[14]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[15]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[16]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[17]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[10]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[11]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[12]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[13]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[14]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[15]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[16]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[17]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_q[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[10]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[11]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[12]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[13]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[14]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[15]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[16]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[17]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[10]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[11]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[12]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[13]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[14]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[15]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[16]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[17]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[10]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[11]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[12]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[13]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[14]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[15]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[16]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[17]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[10]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[11]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[12]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[13]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[14]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[15]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[16]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[17]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_q[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[10]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[11]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[12]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[13]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[14]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[15]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[16]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_coef[17]             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; rx1_freq[0]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[0]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[0]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[0]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[1]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[1]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[1]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[1]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[2]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[2]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[2]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[2]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[3]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[3]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[3]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[3]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[4]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[4]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[4]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[4]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[5]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[5]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[5]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[5]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[6]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[6]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[6]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[6]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[7]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[7]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[7]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[7]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[8]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[8]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[8]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[8]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[9]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[9]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[9]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx1_freq[9]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[10]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[10]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[10]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[10]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[11]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[11]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[11]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[11]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[12]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[12]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[12]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[12]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[13]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[13]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[13]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[13]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[14]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[14]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[14]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[14]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[15]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[15]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[15]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[15]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[16]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[16]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[16]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[16]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[17]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx1_freq[17]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[17]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[17]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx1_freq[18]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[18]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[18]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[18]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[19]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[19]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[19]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[19]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[20]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[20]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[20]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[20]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[21]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[21]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[21]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[21]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[22]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[22]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[22]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[22]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[23]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[23]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[23]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[23]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[24]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[24]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[24]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[24]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[25]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[25]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[25]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[25]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[26]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[26]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[26]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[26]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[27]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[27]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[27]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[27]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[28]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[28]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[28]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[28]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[29]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[29]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[29]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[29]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[30]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[30]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[30]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[30]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx1_freq[31]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx1_freq[31]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx1_freq[31]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx1_freq[31]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[0]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[0]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[0]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[0]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[1]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[1]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[1]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[1]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[2]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[2]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[2]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[2]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[3]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[3]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[3]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[3]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[4]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[4]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[4]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[4]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[5]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[5]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[5]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[5]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[6]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[6]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[6]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[6]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[7]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[7]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[7]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[7]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[8]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[8]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[8]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[8]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[9]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[9]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[9]~_Duplicate_1                                                                          ; Q                ;                       ;
; rx2_freq[9]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[10]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[10]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[10]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[10]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[11]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[11]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[11]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[11]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[12]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[12]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[12]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[12]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[13]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[13]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[13]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[13]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[14]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[14]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[14]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[14]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[15]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[15]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[15]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[15]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[16]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[16]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[16]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[16]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[17]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; rx2_freq[17]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[17]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[17]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; rx2_freq[18]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[18]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[18]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[18]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[19]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[19]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[19]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[19]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[20]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[20]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[20]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[20]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[21]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[21]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[21]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[21]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[22]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[22]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[22]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[22]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[23]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[23]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[23]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[23]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[24]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[24]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[24]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[24]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[25]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[25]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[25]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[25]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[26]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[26]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[26]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[26]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[27]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[27]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[27]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[27]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[28]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[28]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[28]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[28]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[29]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[29]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[29]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[29]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[30]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[30]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[30]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[30]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; rx2_freq[31]                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; rx2_freq[31]                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; rx2_freq[31]~_Duplicate_1                                                                         ; Q                ;                       ;
; rx2_freq[31]~_Duplicate_1                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1                          ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1                         ; Q                ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAB            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ; DATAA            ;                       ;
; tx_freq[0]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[0]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[0]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[0]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[0]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[0]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[1]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[1]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[1]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[1]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[1]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[1]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[2]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[2]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[2]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[2]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[2]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[2]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[3]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[3]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[3]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[3]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[3]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[3]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[4]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[4]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[4]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[4]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[4]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[4]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[5]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[5]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[5]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[5]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[5]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[5]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[6]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[6]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[6]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[6]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[6]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[6]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[7]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[7]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[7]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[7]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[7]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[7]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[8]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[8]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[8]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[8]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[8]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[8]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[9]                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[9]                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[9]~_Duplicate_1                                                                           ; Q                ;                       ;
; tx_freq[9]~_Duplicate_1                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[9]~_Duplicate_1                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[9]~_Duplicate_2                                                                           ; Q                ;                       ;
; tx_freq[10]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[10]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[10]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[10]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[10]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[10]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[11]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[11]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[11]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[11]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[11]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[11]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[12]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[12]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[12]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[12]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[12]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[12]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[13]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[13]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[13]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[13]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[13]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[13]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[14]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[14]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[14]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[14]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[14]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[14]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[15]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[15]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[15]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[15]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[15]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[15]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[16]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[16]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[16]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[16]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[16]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[16]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[17]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ; DATAA            ;                       ;
; tx_freq[17]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[17]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[17]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ; DATAA            ;                       ;
; tx_freq[17]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[17]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[18]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[18]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[18]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[18]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[18]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[18]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[19]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[19]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[19]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[19]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[19]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[19]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[20]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[20]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[20]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[20]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[20]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[20]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[21]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[21]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[21]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[21]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[21]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[21]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[22]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[22]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[22]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[22]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[22]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[22]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[23]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[23]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[23]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[23]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[23]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[23]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[24]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[24]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[24]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[24]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[24]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[24]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[25]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[25]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[25]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[25]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[25]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[25]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[26]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[26]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[26]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[26]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[26]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[26]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[27]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[27]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[27]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[27]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[27]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[27]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[28]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[28]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[28]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[28]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[28]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[28]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[29]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[29]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[29]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[29]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[29]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[29]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[30]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[30]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[30]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[30]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[30]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[30]~_Duplicate_2                                                                          ; Q                ;                       ;
; tx_freq[31]                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ; DATAA            ;                       ;
; tx_freq[31]                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[31]~_Duplicate_1                                                                          ; Q                ;                       ;
; tx_freq[31]~_Duplicate_1                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ; DATAA            ;                       ;
; tx_freq[31]~_Duplicate_1                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; tx_freq[31]~_Duplicate_2                                                                          ; Q                ;                       ;
+---------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+--------------+----------------+--------------+-------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+-------------+---------------+----------------+
; I/O Standard ; radioberry     ;              ; ad9866_adio ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard ; radioberry     ;              ; filter      ; 3.3-V LVCMOS  ; QSF Assignment ;
+--------------+----------------+--------------+-------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 15801 ) ; 0.00 % ( 0 / 15801 )       ; 0.00 % ( 0 / 15801 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 15801 ) ; 0.00 % ( 0 / 15801 )       ; 0.00 % ( 0 / 15801 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 15791 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 9,034 / 15,408 ( 59 % )    ;
;     -- Combinational with no register       ; 2373                       ;
;     -- Register only                        ; 1443                       ;
;     -- Combinational with a register        ; 5218                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 502                        ;
;     -- 3 input functions                    ; 4575                       ;
;     -- <=2 input functions                  ; 2514                       ;
;     -- Register only                        ; 1443                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2042                       ;
;     -- arithmetic mode                      ; 5549                       ;
;                                             ;                            ;
; Total registers*                            ; 6,661 / 15,728 ( 42 % )    ;
;     -- Dedicated logic registers            ; 6,661 / 15,408 ( 43 % )    ;
;     -- I/O registers                        ; 0 / 320 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 751 / 963 ( 78 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 45 / 79 ( 57 % )           ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 45 / 56 ( 80 % )           ;
; Total block memory bits                     ; 240,128 / 516,096 ( 47 % ) ;
; Total block memory implementation bits      ; 414,720 / 516,096 ( 80 % ) ;
; Embedded Multiplier 9-bit elements          ; 60 / 112 ( 54 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 5                          ;
;     -- Global clocks                        ; 5 / 20 ( 25 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 17.9% / 19.1% / 16.3%      ;
; Peak interconnect usage (total/H/V)         ; 26.2% / 31.3% / 24.2%      ;
; Maximum fan-out                             ; 6256                       ;
; Highest non-global fan-out                  ; 728                        ;
; Total fan-out                               ; 42221                      ;
; Average fan-out                             ; 2.74                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 9034 / 15408 ( 59 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 2373                  ; 0                              ;
;     -- Register only                        ; 1443                  ; 0                              ;
;     -- Combinational with a register        ; 5218                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 502                   ; 0                              ;
;     -- 3 input functions                    ; 4575                  ; 0                              ;
;     -- <=2 input functions                  ; 2514                  ; 0                              ;
;     -- Register only                        ; 1443                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 2042                  ; 0                              ;
;     -- arithmetic mode                      ; 5549                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 6661                  ; 0                              ;
;     -- Dedicated logic registers            ; 6661 / 15408 ( 43 % ) ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 751 / 963 ( 78 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 45                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 60 / 112 ( 54 % )     ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 240128                ; 0                              ;
; Total RAM block bits                        ; 414720                ; 0                              ;
; M9K                                         ; 45 / 56 ( 80 % )      ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 5 / 24 ( 20 % )       ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 12                    ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 12                    ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 43964                 ; 5                              ;
;     -- Registered Connections               ; 16953                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 24                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 8                     ; 0                              ;
;     -- Output Ports                         ; 25                    ; 0                              ;
;     -- Bidir Ports                          ; 12                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ad9866_clk ; 91    ; 6        ; 41           ; 15           ; 0            ; 6258                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ad9866_sdo ; 66    ; 4        ; 35           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; clk_10mhz  ; 25    ; 2        ; 0            ; 14           ; 21           ; 91                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; ptt_in     ; 125   ; 7        ; 21           ; 29           ; 7            ; 155                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; spi_ce[0]  ; 31    ; 2        ; 0            ; 6            ; 14           ; 171                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; spi_ce[1]  ; 28    ; 2        ; 0            ; 11           ; 7            ; 123                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; spi_mosi   ; 33    ; 2        ; 0            ; 4            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; spi_sck    ; 39    ; 3        ; 3            ; 0            ; 7            ; 268                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DEBUG_LED1    ; 11    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED2    ; 43    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED3    ; 10    ; 1        ; 0            ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED4    ; 7     ; 1        ; 0            ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_mode   ; 76    ; 5        ; 41           ; 2            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rst_n  ; 58    ; 4        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rxclk  ; 59    ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_rxen   ; 60    ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sclk   ; 61    ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sdio   ; 65    ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_sen_n  ; 67    ; 4        ; 35           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_txclk  ; 69    ; 4        ; 37           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad9866_txen   ; 68    ; 4        ; 35           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[0]     ; 121   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[1]     ; 120   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[2]     ; 119   ; 7        ; 28           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[3]     ; 115   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[4]     ; 112   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[5]     ; 114   ; 7        ; 32           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; filter[6]     ; 113   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ptt_out       ; 132   ; 8        ; 14           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rx1_FIFOEmpty ; 71    ; 4        ; 37           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rx2_FIFOEmpty ; 72    ; 4        ; 37           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_miso      ; 32    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; txFIFOFull    ; 42    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------+
; ad9866_adio[0]  ; 80    ; 5        ; 41           ; 6            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[10] ; 105   ; 6        ; 41           ; 23           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[11] ; 106   ; 6        ; 41           ; 27           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[1]  ; 83    ; 5        ; 41           ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[2]  ; 85    ; 5        ; 41           ; 13           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[3]  ; 86    ; 5        ; 41           ; 13           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[4]  ; 87    ; 5        ; 41           ; 13           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[5]  ; 98    ; 6        ; 41           ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[6]  ; 99    ; 6        ; 41           ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[7]  ; 100   ; 6        ; 41           ; 18           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[8]  ; 111   ; 7        ; 37           ; 29           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
; ad9866_adio[9]  ; 103   ; 6        ; 41           ; 19           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ptt_in~input (inverted) ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R21n, DEV_OE         ; Use as regular IO        ; ad9866_adio[3]          ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R21p, DEV_CLRn       ; Use as regular IO        ; ad9866_adio[4]          ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R17n, INIT_DONE      ; Use as regular IO        ; ad9866_adio[5]          ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R17p, CRC_ERROR      ; Use as regular IO        ; ad9866_adio[6]          ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R16p, CLKUSR         ; Use as regular IO        ; ad9866_adio[9]          ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T12n, DATA2          ; Use as regular IO        ; ptt_out                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 9 ( 78 % )   ; 3.3V          ; --           ;
; 2        ; 5 / 6 ( 83 % )   ; 2.5V          ; --           ;
; 3        ; 3 / 10 ( 30 % )  ; 3.3V          ; --           ;
; 4        ; 11 / 13 ( 85 % ) ; 3.3V          ; --           ;
; 5        ; 6 / 9 ( 67 % )   ; 3.3V          ; --           ;
; 6        ; 8 / 9 ( 89 % )   ; 3.3V          ; --           ;
; 7        ; 9 / 11 ( 82 % )  ; 3.3V          ; --           ;
; 8        ; 1 / 12 ( 8 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 10         ; 1        ; DEBUG_LED4                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 24         ; 1        ; DEBUG_LED3                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 27         ; 1        ; DEBUG_LED1                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 41         ; 2        ; clk_10mhz                                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 51         ; 2        ; spi_ce[1]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 72         ; 2        ; spi_ce[0]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 77         ; 2        ; spi_miso                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 78         ; 2        ; spi_mosi                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 39       ; 96         ; 3        ; spi_sck                                                   ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 101        ; 3        ; txFIFOFull                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 102        ; 3        ; DEBUG_LED2                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 53       ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 54       ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 55       ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 143        ; 4        ; ad9866_rst_n                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 145        ; 4        ; ad9866_rxclk                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 146        ; 4        ; ad9866_rxen                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ; 147        ; 4        ; ad9866_sclk                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 155        ; 4        ; ad9866_sdio                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 164        ; 4        ; ad9866_sdo                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 165        ; 4        ; ad9866_sen_n                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 167        ; 4        ; ad9866_txen                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 168        ; 4        ; ad9866_txclk                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 71       ; 171        ; 4        ; rx1_FIFOEmpty                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 172        ; 4        ; rx2_FIFOEmpty                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 74       ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 75       ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 76       ; 181        ; 5        ; ad9866_mode                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 194        ; 5        ; ad9866_adio[0]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 208        ; 5        ; ad9866_adio[1]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 85       ; 215        ; 5        ; ad9866_adio[2]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 216        ; 5        ; ad9866_adio[3]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 217        ; 5        ; ad9866_adio[4]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 226        ; 6        ; ad9866_clk                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 234        ; 6        ; ad9866_adio[5]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 235        ; 6        ; ad9866_adio[6]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 237        ; 6        ; ad9866_adio[7]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 240        ; 6        ; ad9866_adio[9]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 105      ; 257        ; 6        ; ad9866_adio[10]                                           ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 270        ; 6        ; ad9866_adio[11]                                           ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ; 281        ; 7        ; ad9866_adio[8]                                            ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 284        ; 7        ; filter[4]                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 285        ; 7        ; filter[6]                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 289        ; 7        ; filter[5]                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 290        ; 7        ; filter[3]                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 300        ; 7        ; filter[2]                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 301        ; 7        ; filter[1]                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 306        ; 7        ; filter[0]                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 315        ; 7        ; ptt_in                                                    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 127      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 128      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 129      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 332        ; 8        ; ptt_out                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 135      ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 142      ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; ad9866_rxen     ; Missing drive strength        ;
; ad9866_rxclk    ; Missing drive strength        ;
; ad9866_txen     ; Missing drive strength        ;
; ad9866_txclk    ; Missing drive strength        ;
; ad9866_sclk     ; Missing drive strength        ;
; ad9866_sdio     ; Missing drive strength        ;
; ad9866_sen_n    ; Missing drive strength        ;
; ad9866_rst_n    ; Missing drive strength        ;
; ad9866_mode     ; Missing drive strength        ;
; spi_miso        ; Incomplete set of assignments ;
; DEBUG_LED1      ; Missing drive strength        ;
; DEBUG_LED2      ; Missing drive strength        ;
; DEBUG_LED3      ; Missing drive strength        ;
; DEBUG_LED4      ; Missing drive strength        ;
; rx1_FIFOEmpty   ; Missing drive strength        ;
; rx2_FIFOEmpty   ; Missing drive strength        ;
; txFIFOFull      ; Missing drive strength        ;
; ptt_out         ; Missing drive strength        ;
; filter[0]       ; Missing drive strength        ;
; filter[1]       ; Missing drive strength        ;
; filter[2]       ; Missing drive strength        ;
; filter[3]       ; Missing drive strength        ;
; filter[4]       ; Missing drive strength        ;
; filter[5]       ; Missing drive strength        ;
; filter[6]       ; Missing drive strength        ;
; ad9866_adio[0]  ; Missing drive strength        ;
; ad9866_adio[1]  ; Missing drive strength        ;
; ad9866_adio[2]  ; Missing drive strength        ;
; ad9866_adio[3]  ; Missing drive strength        ;
; ad9866_adio[4]  ; Missing drive strength        ;
; ad9866_adio[5]  ; Missing drive strength        ;
; ad9866_adio[6]  ; Missing drive strength        ;
; ad9866_adio[7]  ; Missing drive strength        ;
; ad9866_adio[8]  ; Missing drive strength        ;
; ad9866_adio[9]  ; Missing drive strength        ;
; ad9866_adio[10] ; Missing drive strength        ;
; ad9866_adio[11] ; Missing drive strength        ;
; spi_ce[1]       ; Incomplete set of assignments ;
; spi_ce[0]       ; Incomplete set of assignments ;
; spi_mosi        ; Incomplete set of assignments ;
+-----------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                           ; Entity Name        ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |radioberry                                                 ; 9034 (198)  ; 6661 (96)                 ; 0 (0)         ; 240128      ; 45   ; 60           ; 0       ; 30        ; 45   ; 0            ; 2373 (103)   ; 1443 (56)         ; 5218 (33)        ; |radioberry                                                                                                                                   ; radioberry         ; work         ;
;    |ad9866:ad9866_inst|                                     ; 59 (59)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 12 (12)           ; 17 (17)          ; |radioberry|ad9866:ad9866_inst                                                                                                                ; ad9866             ; work         ;
;    |filter:filter_inst|                                     ; 59 (59)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 7 (7)            ; |radioberry|filter:filter_inst                                                                                                                ; filter             ; work         ;
;    |lpm_mult:Mult0|                                         ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult0                                                                                                                    ; lpm_mult           ; work         ;
;       |mult_igt:auto_generated|                             ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult0|mult_igt:auto_generated                                                                                            ; mult_igt           ; work         ;
;    |lpm_mult:Mult1|                                         ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult1                                                                                                                    ; lpm_mult           ; work         ;
;       |mult_igt:auto_generated|                             ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult1|mult_igt:auto_generated                                                                                            ; mult_igt           ; work         ;
;    |lpm_mult:Mult2|                                         ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult2                                                                                                                    ; lpm_mult           ; work         ;
;       |mult_igt:auto_generated|                             ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |radioberry|lpm_mult:Mult2|mult_igt:auto_generated                                                                                            ; mult_igt           ; work         ;
;    |receiver:receiver_inst|                                 ; 2471 (0)    ; 1858 (0)                  ; 0 (0)         ; 73728       ; 16   ; 16           ; 0       ; 8         ; 0    ; 0            ; 604 (0)      ; 393 (0)           ; 1474 (0)         ; |radioberry|receiver:receiver_inst                                                                                                            ; receiver           ; work         ;
;       |cic:cic_inst_I2|                                     ; 21 (21)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_I2                                                                                            ; cic                ; work         ;
;       |cic:cic_inst_Q2|                                     ; 249 (16)    ; 233 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 71 (0)            ; 162 (0)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2                                                                                            ; cic                ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 27 (27)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                       ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 27 (27)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                       ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 44 (44)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 27 (27)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                       ; cic_comb           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                           ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                           ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                           ; cic_integrator     ; work         ;
;       |cordic:cordic_inst|                                  ; 1074 (1074) ; 649 (649)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 418 (418)    ; 61 (61)           ; 595 (595)        ; |radioberry|receiver:receiver_inst|cordic:cordic_inst                                                                                         ; cordic             ; work         ;
;       |firX8R8:fir2|                                        ; 473 (72)    ; 349 (21)                  ; 0 (0)         ; 73728       ; 16   ; 16           ; 0       ; 8         ; 0    ; 0            ; 124 (51)     ; 73 (0)            ; 276 (21)         ; |radioberry|receiver:receiver_inst|firX8R8:fir2                                                                                               ; firX8R8            ; work         ;
;          |fir256:A|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ca91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated           ; altsyncram_ca91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:B|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_da91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated           ; altsyncram_da91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:C|                                         ; 51 (51)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 10 (10)      ; 10 (10)           ; 31 (31)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ea91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated           ; altsyncram_ea91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:D|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_fa91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated           ; altsyncram_fa91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:E|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ga91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated           ; altsyncram_ga91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:F|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ha91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated           ; altsyncram_ha91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:G|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ia91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated           ; altsyncram_ia91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;          |fir256:H|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H                                                                                      ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram                                                                         ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated          ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom                                                                          ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                          ; altsyncram         ; work         ;
;                   |altsyncram_ja91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated           ; altsyncram_ja91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                       ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated                                               ; mult_56t           ; work         ;
;       |varcic:varcic_inst_I1|                               ; 25 (25)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 16 (16)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_I1                                                                                      ; varcic             ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 629 (51)    ; 594 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 187 (0)           ; 409 (18)         ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1                                                                                      ; varcic             ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 40 (40)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 39 (39)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 79 (79)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 40 (40)           ; 39 (39)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 40 (40)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 71 (71)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 39 (39)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                 ; cic_comb           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                     ; cic_integrator     ; work         ;
;    |receiver:receiver_rx2_inst|                             ; 2450 (0)    ; 1842 (0)                  ; 0 (0)         ; 73728       ; 16   ; 16           ; 0       ; 8         ; 0    ; 0            ; 549 (0)      ; 394 (0)           ; 1507 (0)         ; |radioberry|receiver:receiver_rx2_inst                                                                                                        ; receiver           ; work         ;
;       |cic:cic_inst_Q2|                                     ; 249 (16)    ; 233 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 71 (0)            ; 162 (0)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2                                                                                        ; cic                ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 27 (27)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                   ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 27 (27)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                   ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 44 (44)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 27 (27)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                   ; cic_comb           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                       ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                       ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; |radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                       ; cic_integrator     ; work         ;
;       |cordic:cordic_inst|                                  ; 1075 (1075) ; 649 (649)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (367)    ; 62 (62)           ; 646 (646)        ; |radioberry|receiver:receiver_rx2_inst|cordic:cordic_inst                                                                                     ; cordic             ; work         ;
;       |firX8R8:fir2|                                        ; 473 (72)    ; 349 (21)                  ; 0 (0)         ; 73728       ; 16   ; 16           ; 0       ; 8         ; 0    ; 0            ; 124 (51)     ; 73 (0)            ; 276 (21)         ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2                                                                                           ; firX8R8            ; work         ;
;          |fir256:A|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ca91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated       ; altsyncram_ca91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:B|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_da91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated       ; altsyncram_da91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:C|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ea91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated       ; altsyncram_ea91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:D|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_fa91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated       ; altsyncram_fa91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:E|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ga91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated       ; altsyncram_ga91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:F|                                         ; 51 (51)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 10 (10)      ; 10 (10)           ; 31 (31)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ha91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated       ; altsyncram_ha91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:G|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ia91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated       ; altsyncram_ia91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;          |fir256:H|                                         ; 50 (50)     ; 41 (41)                   ; 0 (0)         ; 9216        ; 2    ; 2            ; 0       ; 1         ; 0    ; 0            ; 9 (9)        ; 9 (9)             ; 32 (32)          ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H                                                                                  ; fir256             ; work         ;
;             |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram                                                                     ; firram36           ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                     ; altsyncram         ; work         ;
;                   |altsyncram_pin1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated      ; altsyncram_pin1    ; work         ;
;             |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom                                                                      ; firromH            ; work         ;
;                |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                      ; altsyncram         ; work         ;
;                   |altsyncram_ja91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated       ; altsyncram_ja91    ; work         ;
;             |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                   ; lpm_mult           ; work         ;
;                |mult_56t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated                                           ; mult_56t           ; work         ;
;       |varcic:varcic_inst_I1|                               ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 17 (17)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1                                                                                  ; varcic             ; work         ;
;       |varcic:varcic_inst_Q1|                               ; 629 (51)    ; 594 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 188 (0)           ; 406 (16)         ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1                                                                                  ; varcic             ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|             ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|             ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|             ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|             ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|             ; 71 (71)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                             ; cic_comb           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst| ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                 ; cic_integrator     ; work         ;
;    |reset_handler:reset_handler_inst|                       ; 32 (32)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 25 (25)          ; |radioberry|reset_handler:reset_handler_inst                                                                                                  ; reset_handler      ; work         ;
;    |rxFIFO:rx2_FIFO_inst|                                   ; 86 (0)      ; 71 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 39 (0)            ; 32 (0)           ; |radioberry|rxFIFO:rx2_FIFO_inst                                                                                                              ; rxFIFO             ; work         ;
;       |dcfifo:dcfifo_component|                             ; 86 (0)      ; 71 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 39 (0)            ; 32 (0)           ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component                                                                                      ; dcfifo             ; work         ;
;          |dcfifo_9ek1:auto_generated|                       ; 86 (28)     ; 71 (27)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (1)       ; 39 (15)           ; 32 (6)           ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated                                                           ; dcfifo_9ek1        ; work         ;
;             |a_graycounter_ijc:wrptr_g1p|                   ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p                               ; a_graycounter_ijc  ; work         ;
;             |a_graycounter_m57:rdptr_g1p|                   ; 23 (23)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 5 (5)             ; 9 (9)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p                               ; a_graycounter_m57  ; work         ;
;             |alt_synch_pipe_0ol:ws_dgrp|                    ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 0 (0)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp                                ; alt_synch_pipe_0ol ; work         ;
;                |dffpipe_hd9:dffpipe10|                      ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 0 (0)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10          ; dffpipe_hd9        ; work         ;
;             |altsyncram_hs61:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram                                  ; altsyncram_hs61    ; work         ;
;             |cmpr_866:wrempty_eq_comp|                      ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_866:wrempty_eq_comp                                  ; cmpr_866           ; work         ;
;    |rxFIFO:rxFIFO_inst|                                     ; 90 (0)      ; 71 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 32 (0)            ; 39 (0)           ; |radioberry|rxFIFO:rxFIFO_inst                                                                                                                ; rxFIFO             ; work         ;
;       |dcfifo:dcfifo_component|                             ; 90 (0)      ; 71 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 32 (0)            ; 39 (0)           ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component                                                                                        ; dcfifo             ; work         ;
;          |dcfifo_9ek1:auto_generated|                       ; 90 (27)     ; 71 (27)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 32 (13)           ; 39 (10)          ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated                                                             ; dcfifo_9ek1        ; work         ;
;             |a_graycounter_ijc:wrptr_g1p|                   ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p                                 ; a_graycounter_ijc  ; work         ;
;             |a_graycounter_m57:rdptr_g1p|                   ; 27 (27)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 12 (12)          ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p                                 ; a_graycounter_m57  ; work         ;
;             |alt_synch_pipe_0ol:ws_dgrp|                    ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 1 (0)            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp                                  ; alt_synch_pipe_0ol ; work         ;
;                |dffpipe_hd9:dffpipe10|                      ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 1 (1)            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10            ; dffpipe_hd9        ; work         ;
;             |altsyncram_hs61:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram                                    ; altsyncram_hs61    ; work         ;
;             |cmpr_866:wrempty_eq_comp|                      ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_866:wrempty_eq_comp                                    ; cmpr_866           ; work         ;
;    |spi_slave:spi_slave_rx2_inst|                           ; 139 (139)   ; 131 (131)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 39 (39)           ; 93 (93)          ; |radioberry|spi_slave:spi_slave_rx2_inst                                                                                                      ; spi_slave          ; work         ;
;    |spi_slave:spi_slave_rx_inst|                            ; 151 (151)   ; 137 (137)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 85 (85)           ; 60 (60)          ; |radioberry|spi_slave:spi_slave_rx_inst                                                                                                       ; spi_slave          ; work         ;
;    |transmitter:transmitter_inst|                           ; 3055 (107)  ; 2302 (103)                ; 0 (0)         ; 23040       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 752 (3)      ; 354 (32)          ; 1949 (72)        ; |radioberry|transmitter:transmitter_inst                                                                                                      ; transmitter        ; work         ;
;       |CicInterpM5:in2|                                     ; 1012 (1012) ; 975 (975)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 242 (242)         ; 733 (733)        ; |radioberry|transmitter:transmitter_inst|CicInterpM5:in2                                                                                      ; CicInterpM5        ; work         ;
;       |FirInterp8_1024:fi|                                  ; 183 (183)   ; 173 (173)                 ; 0 (0)         ; 23040       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 52 (52)           ; 121 (121)        ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi                                                                                   ; FirInterp8_1024    ; work         ;
;          |firram36I_1024:ram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram                                                                ; firram36I_1024     ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;                |altsyncram_jin1:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated ; altsyncram_jin1    ; work         ;
;          |firromI_1024:rom|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom                                                                  ; firromI_1024       ; work         ;
;             |altsyncram:altsyncram_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component                                  ; altsyncram         ; work         ;
;                |altsyncram_3fb1:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated   ; altsyncram_3fb1    ; work         ;
;          |lpm_mult:Mult0|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0                                                                    ; lpm_mult           ; work         ;
;             |mult_56t:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated                                            ; mult_56t           ; work         ;
;          |lpm_mult:Mult1|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1                                                                    ; lpm_mult           ; work         ;
;             |mult_56t:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated                                            ; mult_56t           ; work         ;
;       |cpl_cordic:cordic_inst|                              ; 1752 (1752) ; 1050 (1050)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 702 (702)    ; 28 (28)           ; 1022 (1022)      ; |radioberry|transmitter:transmitter_inst|cpl_cordic:cordic_inst                                                                               ; cpl_cordic         ; work         ;
;       |pulsegen:pulse_inst|                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |radioberry|transmitter:transmitter_inst|pulsegen:pulse_inst                                                                                  ; pulsegen           ; work         ;
;    |txFIFO:txFIFO_inst|                                     ; 105 (0)     ; 92 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 39 (0)            ; 53 (0)           ; |radioberry|txFIFO:txFIFO_inst                                                                                                                ; txFIFO             ; work         ;
;       |dcfifo:dcfifo_component|                             ; 105 (0)     ; 92 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 39 (0)            ; 53 (0)           ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component                                                                                        ; dcfifo             ; work         ;
;          |dcfifo_ngk1:auto_generated|                       ; 105 (36)    ; 92 (36)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 39 (22)           ; 53 (7)           ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated                                                             ; dcfifo_ngk1        ; work         ;
;             |a_graycounter_077:rdptr_g1p|                   ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 16 (16)          ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p                                 ; a_graycounter_077  ; work         ;
;             |a_graycounter_skc:wrptr_g1p|                   ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 21 (21)          ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p                                 ; a_graycounter_skc  ; work         ;
;             |alt_synch_pipe_bpl:rs_dgwp|                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 9 (0)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                  ; alt_synch_pipe_bpl ; work         ;
;                |dffpipe_se9:dffpipe3|                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 9 (9)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3             ; dffpipe_se9        ; work         ;
;             |altsyncram_v171:fifo_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram                                    ; altsyncram_v171    ; work         ;
;             |cmpr_i76:rdempty_eq_comp|                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:rdempty_eq_comp                                    ; cmpr_i76           ; work         ;
;             |cmpr_i76:rdfull_eq_comp|                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:rdfull_eq_comp                                     ; cmpr_i76           ; work         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; ad9866_rxen     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_rxclk    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_txen     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_txclk    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_sclk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_sdio     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_sen_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_rst_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_mode     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_miso        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED1      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED2      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED3      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED4      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx1_FIFOEmpty   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx2_FIFOEmpty   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; txFIFOFull      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ptt_out         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; filter[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad9866_adio[0]  ; Bidir    ; (4) 938 ps    ; --            ; --                    ; --  ; --   ;
; ad9866_adio[1]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_adio[2]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_adio[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_adio[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_adio[5]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_adio[6]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_adio[7]  ; Bidir    ; (5) 1119 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_adio[8]  ; Bidir    ; (4) 935 ps    ; --            ; --                    ; --  ; --   ;
; ad9866_adio[9]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ad9866_adio[10] ; Bidir    ; (5) 1119 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_adio[11] ; Bidir    ; --            ; (5) 1119 ps   ; --                    ; --  ; --   ;
; ptt_in          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_clk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk_10mhz       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; spi_ce[1]       ; Input    ; (0) 0 ps      ; (2) 556 ps    ; --                    ; --  ; --   ;
; spi_ce[0]       ; Input    ; (0) 0 ps      ; (3) 742 ps    ; --                    ; --  ; --   ;
; spi_sck         ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; spi_mosi        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ad9866_sdo      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ad9866_adio[0]                                                                                                             ;                   ;         ;
;      - adcpipe[1][0]                                                                                                       ; 0                 ; 4       ;
;      - adcpipe[0][0]                                                                                                       ; 0                 ; 4       ;
; ad9866_adio[1]                                                                                                             ;                   ;         ;
;      - adcpipe[1][1]~feeder                                                                                                ; 0                 ; 6       ;
;      - adcpipe[0][1]~feeder                                                                                                ; 0                 ; 6       ;
; ad9866_adio[2]                                                                                                             ;                   ;         ;
;      - adcpipe[1][2]~feeder                                                                                                ; 0                 ; 6       ;
;      - adcpipe[0][2]~feeder                                                                                                ; 0                 ; 6       ;
; ad9866_adio[3]                                                                                                             ;                   ;         ;
;      - adcpipe[0][3]                                                                                                       ; 0                 ; 6       ;
;      - adcpipe[1][3]~feeder                                                                                                ; 0                 ; 6       ;
; ad9866_adio[4]                                                                                                             ;                   ;         ;
;      - adcpipe[1][4]~feeder                                                                                                ; 0                 ; 6       ;
;      - adcpipe[0][4]~feeder                                                                                                ; 0                 ; 6       ;
; ad9866_adio[5]                                                                                                             ;                   ;         ;
;      - adcpipe[1][5]~feeder                                                                                                ; 0                 ; 6       ;
;      - adcpipe[0][5]~feeder                                                                                                ; 0                 ; 6       ;
; ad9866_adio[6]                                                                                                             ;                   ;         ;
;      - adcpipe[1][6]~feeder                                                                                                ; 0                 ; 6       ;
;      - adcpipe[0][6]~feeder                                                                                                ; 0                 ; 6       ;
; ad9866_adio[7]                                                                                                             ;                   ;         ;
;      - adcpipe[1][7]~feeder                                                                                                ; 0                 ; 5       ;
;      - adcpipe[0][7]~feeder                                                                                                ; 0                 ; 5       ;
; ad9866_adio[8]                                                                                                             ;                   ;         ;
;      - adcpipe[1][8]~feeder                                                                                                ; 0                 ; 4       ;
;      - adcpipe[0][8]~feeder                                                                                                ; 0                 ; 4       ;
; ad9866_adio[9]                                                                                                             ;                   ;         ;
;      - adcpipe[1][9]~feeder                                                                                                ; 1                 ; 6       ;
;      - adcpipe[0][9]~feeder                                                                                                ; 1                 ; 6       ;
; ad9866_adio[10]                                                                                                            ;                   ;         ;
;      - adcpipe[1][10]~feeder                                                                                               ; 0                 ; 5       ;
;      - adcpipe[0][10]~feeder                                                                                               ; 0                 ; 5       ;
; ad9866_adio[11]                                                                                                            ;                   ;         ;
;      - adcpipe[1][11]~feeder                                                                                               ; 1                 ; 5       ;
;      - adcpipe[0][11]~feeder                                                                                               ; 1                 ; 5       ;
; ptt_in                                                                                                                     ;                   ;         ;
;      - ad9866_adio[0]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[1]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[2]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[3]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[4]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[5]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[6]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[7]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[8]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[9]~output                                                                                               ; 0                 ; 6       ;
;      - ad9866_adio[10]~output                                                                                              ; 0                 ; 6       ;
;      - ad9866_adio[11]~output                                                                                              ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram|ram_block9a0         ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram|ram_block9a0       ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0         ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0         ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4         ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4         ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8         ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8         ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12        ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12        ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16        ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16        ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20        ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20        ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24        ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24        ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28        ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28        ; 0                 ; 6       ;
;      - tx_freq[31]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[30]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[29]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[28]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[27]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[26]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[25]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[24]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[21]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[20]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[23]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[22]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[18]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[17]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[16]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[19]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[14]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[13]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[15]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[12]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[11]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[10]~_Duplicate_2                                                                                            ; 0                 ; 6       ;
;      - tx_freq[9]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - tx_freq[8]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - tx_freq[7]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - tx_freq[5]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - tx_freq[4]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - tx_freq[6]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - tx_freq[3]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - tx_freq[2]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - tx_freq[1]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - tx_freq[0]~_Duplicate_2                                                                                             ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|LED~0                                                                                  ; 0                 ; 6       ;
;      - tx_gain[1]                                                                                                          ; 0                 ; 6       ;
;      - tx_gain[0]                                                                                                          ; 0                 ; 6       ;
;      - tx_gain[2]                                                                                                          ; 0                 ; 6       ;
;      - tx_gain[3]                                                                                                          ; 0                 ; 6       ;
;      - tx_gain[4]                                                                                                          ; 0                 ; 6       ;
;      - tx_gain[5]                                                                                                          ; 0                 ; 6       ;
;      - rx1_speed[1]                                                                                                        ; 0                 ; 6       ;
;      - rx1_speed[0]                                                                                                        ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[8]                                    ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[6]                                    ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[7]                                    ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[4]                                    ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[5]                                    ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[2]                                    ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[3]                                    ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[0]                                    ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[1]                                    ; 0                 ; 6       ;
;      - rx2_speed[1]                                                                                                        ; 0                 ; 6       ;
;      - rx2_speed[0]                                                                                                        ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[8]                                  ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[6]                                  ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[7]                                  ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[4]                                  ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[5]                                  ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[2]                                  ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[3]                                  ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[0]                                  ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[1]                                  ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[2]~0                                                                             ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[3]~1                                                                             ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[4]~2                                                                             ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[5]~3                                                                             ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[6]~4                                                                             ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[7]~5                                                                             ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[8]~6                                                                             ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[9]~7                                                                             ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[10]~8                                                                            ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[11]~9                                                                            ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[12]~10                                                                           ; 0                 ; 6       ;
;      - transmitter:transmitter_inst|gated[13]~11                                                                           ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a0        ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a0      ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|parity4           ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|_~0               ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|_~3               ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a1~0      ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|parity4         ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|_~0             ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|_~3             ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a1~0    ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|_~0               ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1~0      ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|_~6               ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[2]   ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[1]   ; 0                 ; 6       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[0]   ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[2] ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[1] ; 0                 ; 6       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[0] ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]   ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]   ; 0                 ; 6       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]   ; 0                 ; 6       ;
;      - ptt_in~_wirecell                                                                                                    ; 0                 ; 6       ;
;      - ad9866_txen~output                                                                                                  ; 0                 ; 6       ;
;      - ptt_out~output                                                                                                      ; 0                 ; 6       ;
;      - ad9866_rxen~output                                                                                                  ; 0                 ; 6       ;
;      - lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                                    ; 0                 ; 6       ;
;      - lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                                    ; 0                 ; 6       ;
; ad9866_clk                                                                                                                 ;                   ;         ;
; clk_10mhz                                                                                                                  ;                   ;         ;
; spi_ce[1]                                                                                                                  ;                   ;         ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram|ram_block9a0       ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[47]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx_inst|sdout~1                                                                                 ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx_inst|sdout~2                                                                                 ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|done                                                                                   ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[46]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|nb[6]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[5]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[4]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[3]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[2]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[1]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[0]                                                                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[30]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[31]~0                                                                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[29]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[28]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[27]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[26]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[25]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[24]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[23]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[20]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[19]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[22]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[21]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[17]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[16]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[15]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[18]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[13]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[12]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[14]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[11]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[10]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[9]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[8]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[7]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[6]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[4]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[3]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[5]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[2]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[1]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[0]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[45]                                                                               ; 1                 ; 2       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[8]                                  ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[6]                                  ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[7]                                  ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[4]                                  ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[5]                                  ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[2]                                  ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[3]                                  ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[0]                                  ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[1]                                  ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[44]                                                                               ; 1                 ; 2       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a8      ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a6      ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a7      ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a4      ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a5      ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a2      ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a3      ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a0      ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a1      ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[43]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[40]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[39]                                                                               ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|parity4         ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[42]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[38]                                                                               ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[2] ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[1] ; 0                 ; 0       ;
;      - rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[0] ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[41]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[37]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[40]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[36]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[39]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[35]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[38]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[34]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[37]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[33]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[36]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[32]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[35]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[31]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[34]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[33]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[32]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[31]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[30]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[29]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[28]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[27]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[26]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[25]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[24]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[23]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[22]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[21]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[20]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[19]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[18]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[17]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[16]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[15]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[14]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[13]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[12]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[11]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[10]                                                                               ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[9]                                                                                ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[8]                                                                                ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[7]                                                                                ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[6]                                                                                ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[5]                                                                                ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[4]                                                                                ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[3]                                                                                ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[2]                                                                                ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[1]                                                                                ; 1                 ; 2       ;
;      - spi_slave:spi_slave_rx2_inst|treg[0]                                                                                ; 1                 ; 2       ;
; spi_ce[0]                                                                                                                  ;                   ;         ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram|ram_block9a0         ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0         ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4         ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8         ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28        ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[47]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|sdout~1                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|sdout~2                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|done                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[46]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|nb[6]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[5]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[4]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[3]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[2]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[1]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[0]                                                                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[11]                           ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[10]                           ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[1]                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[0]                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[9]                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[8]                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[7]                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[6]                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[5]                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[4]                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[3]                            ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[2]                            ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[32]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[37]~0                                                                             ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[31]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[33]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[34]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[35]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[36]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[45]                                                                                ; 1                 ; 3       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[8]                                    ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[6]                                    ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[7]                                    ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[4]                                    ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[5]                                    ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[2]                                    ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[3]                                    ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[0]                                    ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|rdptr_g[1]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[30]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[44]                                                                                ; 1                 ; 3       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a8        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a6        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a7        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a4        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a5        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a2        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a3        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a0        ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|counter3a1        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[29]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[43]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|rreg[40]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[39]                                                                                ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|parity4           ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[17]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[18]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[19]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[20]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[21]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[22]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[23]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[24]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[25]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[26]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[27]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[28]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[0]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[1]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[2]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[3]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[4]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[5]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[6]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[7]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[8]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[9]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[10]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[11]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[12]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[13]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[14]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[15]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[16]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[42]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|rreg[38]                                                                                ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[2]   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[1]   ; 0                 ; 0       ;
;      - rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p|sub_parity5a[0]   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]   ; 0                 ; 0       ;
;      - txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[41]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|rreg[37]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[40]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[39]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[38]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[37]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[36]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[35]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[34]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[33]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[32]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[31]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[30]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[29]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[28]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[27]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[26]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[25]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[24]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[23]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[22]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[21]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[20]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[19]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[18]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[17]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[16]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[15]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[14]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[13]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[12]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[11]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[10]                                                                                ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[9]                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[8]                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[7]                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[6]                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[5]                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[4]                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[3]                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[2]                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[1]                                                                                 ; 1                 ; 3       ;
;      - spi_slave:spi_slave_rx_inst|treg[0]                                                                                 ; 1                 ; 3       ;
; spi_sck                                                                                                                    ;                   ;         ;
;      - spi_slave:spi_slave_rx_inst|done                                                                                    ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[32]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[33]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[34]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[35]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[36]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[37]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[47]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[0]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[1]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[2]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[3]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[4]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[5]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|nb[6]                                                                                  ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|done                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[0]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[1]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[2]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[3]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[4]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[5]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[6]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[7]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[8]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[9]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[10]                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[11]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[12]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[13]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[14]                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[15]                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[16]                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[17]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[18]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[19]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[20]                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[21]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[22]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[23]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[24]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[25]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[26]                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[27]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[28]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[29]                                                                              ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[30]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[31]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[46]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[47]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[46]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[6]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[5]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[4]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[3]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[2]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[1]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|nb[0]                                                                                   ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[30]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[29]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[28]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[27]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[26]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[25]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[24]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[23]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[20]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[19]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[22]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[21]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[17]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[16]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[15]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[18]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[13]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[12]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[14]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[11]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[10]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[9]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[8]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[7]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[6]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[4]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[3]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[5]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[2]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[1]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[0]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[32]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[31]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[33]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[34]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[35]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[36]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[45]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[45]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[30]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[44]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[44]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[41]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[40]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[41]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rdata[40]                                                                              ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[18]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[19]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[20]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[21]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[22]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[23]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[24]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[25]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[26]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[27]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[28]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[29]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[30]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[31]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[0]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[1]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[2]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[3]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[4]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[5]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[6]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[7]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[8]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[9]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[10]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[11]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[12]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[13]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[14]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[15]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[16]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rdata[17]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[29]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[43]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[43]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[40]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[39]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[40]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[39]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[17]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[18]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[19]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[20]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[21]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[22]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[23]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[24]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[25]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[26]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[27]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[28]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[0]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[1]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[2]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[3]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[4]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[5]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[6]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[7]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[8]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[9]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[10]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[11]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[12]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[13]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[14]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[15]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[16]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[42]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[42]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[38]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[38]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[41]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[41]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|rreg[37]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[37]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[40]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[40]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[36]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[39]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[39]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[35]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[38]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[38]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[34]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[37]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[37]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[33]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[36]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[36]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[32]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[35]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[35]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[31]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[34]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[34]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[33]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[33]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[32]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[32]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[31]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[31]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[30]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[30]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[29]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[29]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[28]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[28]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[27]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[27]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[26]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[26]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[25]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[25]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[24]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[24]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[23]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[23]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[22]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[22]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[21]                                                                               ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[21]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[20]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[20]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[19]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[19]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[18]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[18]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[17]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[17]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[16]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[16]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[15]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[15]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[14]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[14]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[13]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[13]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[12]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[12]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[11]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[11]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[10]                                                                               ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[10]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[9]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[9]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[8]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[8]                                                                                 ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[7]                                                                                ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[7]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[6]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[6]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[5]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[5]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[4]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[4]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[3]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[3]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[2]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[2]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[1]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[1]                                                                                 ; 0                 ; 0       ;
;      - spi_slave:spi_slave_rx2_inst|treg[0]                                                                                ; 1                 ; 0       ;
;      - spi_slave:spi_slave_rx_inst|treg[0]                                                                                 ; 0                 ; 0       ;
; spi_mosi                                                                                                                   ;                   ;         ;
;      - spi_slave:spi_slave_rx2_inst|rdata[0]                                                                               ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx2_inst|rreg[0]                                                                                ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rdata[0]                                                                                ; 0                 ; 6       ;
;      - spi_slave:spi_slave_rx_inst|rreg[0]                                                                                 ; 0                 ; 6       ;
; ad9866_sdo                                                                                                                 ;                   ;         ;
;      - ad9866:ad9866_inst|dut2_data[0]                                                                                     ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                            ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; ad9866:ad9866_inst|always0~1                                    ; LCCOMB_X16_Y8_N26  ; 6       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|dut2_data~1                                  ; LCCOMB_X24_Y8_N24  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|dut2_state.1                                 ; FF_X24_Y8_N5       ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|sclk~0                                       ; LCCOMB_X24_Y8_N18  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866:ad9866_inst|sen_n                                        ; FF_X24_Y8_N11      ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ad9866_clk                                                      ; PIN_91             ; 6239    ; Clock                                               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; clk_10mhz                                                       ; PIN_25             ; 91      ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ptt_in                                                          ; PIN_125            ; 147     ; Clock enable, Output enable, Write enable           ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cic:cic_inst_I2|out_strobe               ; FF_X11_Y23_N25     ; 728     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][15]              ; FF_X30_Y15_N21     ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][5]              ; FF_X20_Y25_N25     ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][14]              ; FF_X30_Y9_N31      ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][13]              ; FF_X30_Y12_N29     ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][12]              ; FF_X30_Y16_N29     ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][11]              ; FF_X29_Y19_N25     ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][10]              ; FF_X29_Y22_N17     ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][6]               ; FF_X21_Y23_N15     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|cordic:cordic_inst|phase[30]             ; FF_X31_Y7_N29      ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|Equal0~1                    ; LCCOMB_X16_Y20_N28 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|Equal9~0                    ; LCCOMB_X16_Y20_N4  ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|Equal9~1                    ; LCCOMB_X15_Y20_N26 ; 20      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[23]~27      ; LCCOMB_X23_Y21_N4  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[4]~28      ; LCCOMB_X23_Y21_N10 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[17]~2        ; LCCOMB_X23_Y21_N8  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|Iaccum[6]~27       ; LCCOMB_X15_Y21_N24 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[6]~28      ; LCCOMB_X15_Y21_N0  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~2     ; LCCOMB_X15_Y21_N26 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|Imult[19]~1        ; LCCOMB_X15_Y19_N28 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[0]~26        ; LCCOMB_X15_Y19_N0  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[17]~2     ; LCCOMB_X15_Y19_N30 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|Imult[35]~1        ; LCCOMB_X22_Y16_N26 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[3]~26        ; LCCOMB_X22_Y16_N0  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[17]~2     ; LCCOMB_X22_Y16_N2  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|Iaccum[15]~27      ; LCCOMB_X20_Y18_N22 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1]~26        ; LCCOMB_X20_Y18_N0  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[17]~2     ; LCCOMB_X20_Y18_N30 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|Iaccum[0]~27       ; LCCOMB_X21_Y19_N30 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[3]~26        ; LCCOMB_X21_Y19_N28 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]~2     ; LCCOMB_X21_Y19_N22 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|Iaccum[9]~27       ; LCCOMB_X22_Y21_N4  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[6]~26        ; LCCOMB_X22_Y21_N10 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]~2     ; LCCOMB_X22_Y21_N8  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|Imult[19]~1        ; LCCOMB_X20_Y19_N4  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[3]~26        ; LCCOMB_X20_Y19_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[17]~2        ; LCCOMB_X20_Y19_N30 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weA                         ; LCCOMB_X16_Y20_N10 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weB                         ; LCCOMB_X16_Y20_N16 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weC                         ; LCCOMB_X16_Y20_N26 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weD                         ; LCCOMB_X16_Y20_N2  ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weE                         ; LCCOMB_X16_Y20_N24 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weF                         ; LCCOMB_X16_Y20_N8  ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weG                         ; LCCOMB_X16_Y20_N14 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weH                         ; LCCOMB_X16_Y20_N6  ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|weH~0                       ; LCCOMB_X15_Y20_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|firX8R8:fir2|wstate[0]~0                 ; LCCOMB_X15_Y20_N18 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~6           ; LCCOMB_X7_Y21_N24  ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_strobe         ; FF_X7_Y20_N29      ; 387     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][15]          ; FF_X27_Y2_N1       ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][5]          ; FF_X5_Y7_N7        ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][14]          ; FF_X24_Y1_N23      ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][13]          ; FF_X26_Y1_N31      ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][12]          ; FF_X26_Y2_N27      ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][11]          ; FF_X21_Y3_N31      ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][10]          ; FF_X17_Y6_N31      ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][6]           ; FF_X6_Y6_N15       ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30]         ; FF_X22_Y1_N29      ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Equal0~1                ; LCCOMB_X19_Y10_N6  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Equal9~0                ; LCCOMB_X19_Y10_N10 ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|Equal9~1                ; LCCOMB_X19_Y10_N18 ; 20      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|Imult[11]~1    ; LCCOMB_X22_Y10_N2  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[0]~26    ; LCCOMB_X22_Y10_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[17]~2    ; LCCOMB_X22_Y10_N30 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|Imult[16]~1    ; LCCOMB_X20_Y10_N4  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|counter[4]~28  ; LCCOMB_X20_Y10_N0  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[17]~2 ; LCCOMB_X20_Y10_N30 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Imult[24]~1    ; LCCOMB_X17_Y11_N26 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|counter[4]~28  ; LCCOMB_X17_Y11_N0  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|reg_coef[17]~2 ; LCCOMB_X17_Y11_N30 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|Iaccum[16]~27  ; LCCOMB_X17_Y16_N4  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|counter[2]~28  ; LCCOMB_X17_Y16_N28 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[17]~2 ; LCCOMB_X17_Y16_N30 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[16]~27  ; LCCOMB_X17_Y14_N4  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[0]~26    ; LCCOMB_X17_Y14_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[17]~2 ; LCCOMB_X17_Y14_N30 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|Imult[35]~1    ; LCCOMB_X15_Y9_N30  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|counter[7]~28  ; LCCOMB_X15_Y9_N20  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[17]~2 ; LCCOMB_X15_Y9_N26  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Imult[33]~1    ; LCCOMB_X15_Y15_N24 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[0]~26    ; LCCOMB_X15_Y15_N28 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|reg_coef[17]~2 ; LCCOMB_X15_Y15_N2  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[35]~1    ; LCCOMB_X17_Y13_N0  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|caddr[1]~26    ; LCCOMB_X17_Y13_N4  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|reg_q[17]~2    ; LCCOMB_X17_Y13_N30 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weA                     ; LCCOMB_X19_Y10_N20 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weB                     ; LCCOMB_X19_Y13_N20 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weC                     ; LCCOMB_X19_Y13_N2  ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weD                     ; LCCOMB_X19_Y13_N14 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weE                     ; LCCOMB_X19_Y13_N0  ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weF                     ; LCCOMB_X19_Y13_N24 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weG                     ; LCCOMB_X19_Y13_N6  ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weH                     ; LCCOMB_X19_Y13_N26 ; 45      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|weH~0                   ; LCCOMB_X19_Y10_N2  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]~0             ; LCCOMB_X19_Y10_N14 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|Equal0~6       ; LCCOMB_X15_Y12_N6  ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|out_strobe     ; FF_X15_Y12_N25     ; 387     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|LessThan0~7                    ; LCCOMB_X6_Y22_N28  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; reset_handler:reset_handler_inst|reset                          ; FF_X6_Y22_N29      ; 541     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; reset_handler:reset_handler_inst|reset                          ; FF_X6_Y22_N29      ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; spi_ce[0]                                                       ; PIN_31             ; 171     ; Clock, Clock enable                                 ; no     ; --                   ; --               ; --                        ;
; spi_ce[1]                                                       ; PIN_28             ; 123     ; Clock, Clock enable                                 ; no     ; --                   ; --               ; --                        ;
; spi_sck                                                         ; PIN_39             ; 268     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx2_inst|done                               ; FF_X1_Y11_N23      ; 42      ; Clock                                               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; spi_slave:spi_slave_rx2_inst|rdata[31]~0                        ; LCCOMB_X1_Y11_N14  ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx_inst|done                                ; FF_X4_Y3_N29       ; 12      ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; spi_slave:spi_slave_rx_inst|rdata[37]~0                         ; LCCOMB_X15_Y3_N20  ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spi_slave:spi_slave_rx_inst|sdout~2                             ; LCCOMB_X10_Y3_N30  ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|CicInterpM5:in2|Equal0~2           ; LCCOMB_X22_Y15_N24 ; 469     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Imult[15]~0     ; LCCOMB_X26_Y8_N18  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|Selector1~0     ; LCCOMB_X26_Y8_N28  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|WideOr10~0      ; LCCOMB_X26_Y8_N24  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|raddr[0]~10     ; LCCOMB_X26_Y7_N30  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|req             ; FF_X26_Y7_N29      ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rDone    ; FF_X26_Y8_N7       ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd1    ; FF_X26_Y8_N31      ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun     ; FF_X26_Y8_N9       ; 100     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait    ; FF_X26_Y8_N1       ; 18      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|we              ; FF_X26_Y7_N25      ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|afTxFIFOReadStrobe~1               ; LCCOMB_X12_Y3_N26  ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[0][18]    ; FF_X33_Y23_N25     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[13][6]    ; FF_X39_Y6_N13      ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][5]    ; FF_X38_Y6_N7       ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[1][18]    ; FF_X26_Y11_N19     ; 59      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[2][17]    ; FF_X27_Y11_N17     ; 58      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][16]    ; FF_X31_Y11_N31     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][13]    ; FF_X33_Y10_N31     ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][12]    ; FF_X36_Y13_N27     ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][11]    ; FF_X35_Y12_N29     ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][10]    ; FF_X33_Y12_N29     ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|cpl_cordic:cordic_inst|phase[30]   ; FF_X22_Y7_N29      ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; transmitter:transmitter_inst|tx_IQ_data[8]~1                    ; LCCOMB_X12_Y3_N14  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                   ;
+----------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                   ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ad9866_clk                             ; PIN_91        ; 6239    ; 62                                   ; Global Clock         ; GCLK9            ; --                        ;
; clk_10mhz                              ; PIN_25        ; 91      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; reset_handler:reset_handler_inst|reset ; FF_X6_Y22_N29 ; 541     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; spi_slave:spi_slave_rx2_inst|done      ; FF_X1_Y11_N23 ; 42      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; spi_slave:spi_slave_rx_inst|done       ; FF_X4_Y3_N29  ; 12      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+----------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; Non-Global High Fan-Out Signals                             ;
+---------------------------------------------------+---------+
; Name                                              ; Fan-Out ;
+---------------------------------------------------+---------+
; receiver:receiver_inst|cic:cic_inst_I2|out_strobe ; 728     ;
+---------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                 ; Location                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y21_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8A.mif                         ; M9K_X13_Y24_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y23_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8B.mif                         ; M9K_X13_Y23_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y22_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8C.mif                         ; M9K_X13_Y22_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y17_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8D.mif                         ; M9K_X25_Y16_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X13_Y18_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8E.mif                         ; M9K_X25_Y18_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X13_Y17_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8F.mif                         ; M9K_X13_Y21_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X13_Y20_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8G.mif                         ; M9K_X25_Y20_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y19_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8H.mif                         ; M9K_X13_Y19_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X13_Y10_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8A.mif                         ; M9K_X25_Y10_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y12_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8B.mif                         ; M9K_X13_Y8_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y11_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8C.mif                         ; M9K_X13_Y11_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X13_Y12_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8D.mif                         ; M9K_X13_Y16_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y14_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8E.mif                         ; M9K_X13_Y14_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y9_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8F.mif                         ; M9K_X13_Y9_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X25_Y15_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8G.mif                         ; M9K_X13_Y15_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1    ; None                                ; M9K_X13_Y13_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8H.mif                         ; M9K_X25_Y13_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None                                ; M9K_X13_Y1_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None                                ; M9K_X13_Y2_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 4608  ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1    ; None                                ; M9K_X25_Y7_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; Single Clock ; 1024         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 18432 ; 1024                        ; 18                          ; --                          ; --                          ; 18432               ; 2    ; ./rtl/Polyphase_FIR/coefI8_1024.mif ; M9K_X25_Y8_N0, M9K_X25_Y5_N0                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8    ; None                                ; M9K_X13_Y6_N0, M9K_X13_Y7_N0, M9K_X13_Y4_N0, M9K_X25_Y3_N0, M9K_X13_Y5_N0, M9K_X25_Y4_N0, M9K_X25_Y6_N0, M9K_X13_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated|ALTSYNCRAM                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;
;8;(000000000000001011) (13) (11) (0B)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;
;16;(111111111111111101) (777775) (262141) (3FFFD)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;24;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;
;32;(000000000000001101) (15) (13) (0D)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;40;(111111111111110100) (777764) (262132) (3FFF4)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;
;48;(000000000000000101) (5) (5) (05)    ;(000000000000001001) (11) (9) (09)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;
;56;(000000000000000101) (5) (5) (05)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;64;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001100) (14) (12) (0C)   ;
;72;(000000000000001110) (16) (14) (0E)    ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;80;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;88;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001111) (17) (15) (0F)   ;
;96;(000000000000001101) (15) (13) (0D)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;104;(111111111111101111) (777757) (262127) (3FFEF)    ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;
;112;(000000000000001011) (13) (11) (0B)    ;(000000000000001110) (16) (14) (0E)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010001) (21) (17) (11)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000111) (7) (7) (07)   ;
;120;(000000000000000010) (2) (2) (02)    ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;128;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010011) (23) (19) (13)   ;
;136;(000000000000010100) (24) (20) (14)    ;(000000000000010011) (23) (19) (13)   ;(000000000000010001) (21) (17) (11)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;144;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;
;152;(000000000000000001) (1) (1) (01)    ;(000000000000000111) (7) (7) (07)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010011) (23) (19) (13)   ;
;160;(000000000000001111) (17) (15) (0F)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000011) (3) (3) (03)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;168;(111111111111101000) (777750) (262120) (3FFE8)    ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001111) (17) (15) (0F)   ;
;176;(000000000000010100) (24) (20) (14)    ;(000000000000011000) (30) (24) (18)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000011001) (31) (25) (19)   ;(000000000000010111) (27) (23) (17)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000100) (4) (4) (04)   ;
;184;(111111111111111100) (777774) (262140) (3FFFC)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;
;192;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111111110111) (777767) (262135) (3FFF7)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000011110) (36) (30) (1E)   ;
;200;(000000000000011110) (36) (30) (1E)    ;(000000000000011011) (33) (27) (1B)   ;(000000000000010110) (26) (22) (16)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;
;208;(111111111111100100) (777744) (262116) (3FFE4)    ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;
;216;(000000000000001001) (11) (9) (09)    ;(000000000000010011) (23) (19) (13)   ;(000000000000011011) (33) (27) (1B)   ;(000000000000100001) (41) (33) (21)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100001) (41) (33) (21)   ;(000000000000011011) (33) (27) (1B)   ;
;224;(000000000000010010) (22) (18) (12)    ;(000000000000001000) (10) (8) (08)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;
;232;(111111111111011001) (777731) (262105) (3FFD9)    ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000010110) (26) (22) (16)   ;(000000000000100000) (40) (32) (20)   ;
;240;(000000000000101000) (50) (40) (28)    ;(000000000000101101) (55) (45) (2D)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000101010) (52) (42) (2A)   ;(000000000000100011) (43) (35) (23)   ;(000000000000011000) (30) (24) (18)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;248;(111111111111101111) (777757) (262127) (3FFEF)    ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;
;256;(111111111111101011) (777753) (262123) (3FFEB)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000101000) (50) (40) (28)   ;(000000000000110010) (62) (50) (32)   ;(000000000000111000) (70) (56) (38)   ;(000000000000111010) (72) (58) (3A)   ;
;264;(000000000000110110) (66) (54) (36)    ;(000000000000101101) (55) (45) (2D)   ;(000000000000100001) (41) (33) (21)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;
;272;(111111111111000011) (777703) (262083) (3FFC3)    ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000001011) (13) (11) (0B)   ;
;280;(000000000000011111) (37) (31) (1F)    ;(000000000000110010) (62) (50) (32)   ;(000000000001000000) (100) (64) (40)   ;(000000000001001001) (111) (73) (49)   ;(000000000001001100) (114) (76) (4C)   ;(000000000001001000) (110) (72) (48)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000101101) (55) (45) (2D)   ;
;288;(000000000000011001) (31) (25) (19)    ;(000000000000000001) (1) (1) (01)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111110101001) (777651) (262057) (3FFA9)   ;(111111111110101001) (777651) (262057) (3FFA9)   ;
;296;(111111111110110000) (777660) (262064) (3FFB0)    ;(111111111111000000) (777700) (262080) (3FFC0)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000100111) (47) (39) (27)   ;(000000000001000001) (101) (65) (41)   ;(000000000001010101) (125) (85) (55)   ;
;304;(000000000001100011) (143) (99) (63)    ;(000000000001101000) (150) (104) (68)   ;(000000000001100100) (144) (100) (64)   ;(000000000001010111) (127) (87) (57)   ;(000000000001000010) (102) (66) (42)   ;(000000000000100110) (46) (38) (26)   ;(000000000000000110) (6) (6) (06)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;
;312;(111111111111000100) (777704) (262084) (3FFC4)    ;(111111111110100111) (777647) (262055) (3FFA7)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000101) (777605) (262021) (3FF85)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;
;320;(111111111111100100) (777744) (262116) (3FFE4)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000110100) (64) (52) (34)   ;(000000000001011001) (131) (89) (59)   ;(000000000001111000) (170) (120) (78)   ;(000000000010001101) (215) (141) (8D)   ;(000000000010010110) (226) (150) (96)   ;(000000000010010010) (222) (146) (92)   ;
;328;(000000000010000000) (200) (128) (80)    ;(000000000001100010) (142) (98) (62)   ;(000000000000111011) (73) (59) (3B)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(111111111101111111) (777577) (262015) (3FF7F)   ;(111111111101011111) (777537) (261983) (3FF5F)   ;
;336;(111111111101001100) (777514) (261964) (3FF4C)    ;(111111111101001000) (777510) (261960) (3FF48)   ;(111111111101010101) (777525) (261973) (3FF55)   ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110011101) (777635) (262045) (3FF9D)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(000000000000010000) (20) (16) (10)   ;(000000000001001110) (116) (78) (4E)   ;
;344;(000000000010000111) (207) (135) (87)    ;(000000000010110111) (267) (183) (B7)   ;(000000000011011000) (330) (216) (D8)   ;(000000000011100111) (347) (231) (E7)   ;(000000000011100001) (341) (225) (E1)   ;(000000000011000110) (306) (198) (C6)   ;(000000000010010111) (227) (151) (97)   ;(000000000001011001) (131) (89) (59)   ;
;352;(000000000000001111) (17) (15) (0F)    ;(111111111111000001) (777701) (262081) (3FFC1)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(111111111100110001) (777461) (261937) (3FF31)   ;(111111111011111110) (777376) (261886) (3FEFE)   ;(111111111011100000) (777340) (261856) (3FEE0)   ;(111111111011011100) (777334) (261852) (3FEDC)   ;(111111111011110010) (777362) (261874) (3FEF2)   ;
;360;(111111111100100011) (777443) (261923) (3FF23)    ;(111111111101101011) (777553) (261995) (3FF6B)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000101000) (50) (40) (28)   ;(000000000010001101) (215) (141) (8D)   ;(000000000011101010) (352) (234) (EA)   ;(000000000100110110) (466) (310) (136)   ;(000000000101101000) (550) (360) (168)   ;
;368;(000000000101111011) (573) (379) (17B)    ;(000000000101101011) (553) (363) (16B)   ;(000000000100111000) (470) (312) (138)   ;(000000000011100100) (344) (228) (E4)   ;(000000000001110111) (167) (119) (77)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;376;(111111111010001001) (777211) (261769) (3FE89)    ;(111111111000111011) (777073) (261691) (3FE3B)   ;(111111111000010101) (777025) (261653) (3FE15)   ;(111111111000011011) (777033) (261659) (3FE1B)   ;(111111111001010001) (777121) (261713) (3FE51)   ;(111111111010110011) (777263) (261811) (3FEB3)   ;(111111111100111010) (777472) (261946) (3FF3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;384;(000000000010001011) (213) (139) (8B)    ;(000000000100110110) (466) (310) (136)   ;(000000000111001100) (714) (460) (1CC)   ;(000000001000111110) (1076) (574) (23E)   ;(000000001001111111) (1177) (639) (27F)   ;(000000001010000100) (1204) (644) (284)   ;(000000001001001011) (1113) (587) (24B)   ;(000000000111010110) (726) (470) (1D6)   ;
;392;(000000000100101011) (453) (299) (12B)    ;(000000000001011010) (132) (90) (5A)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(111111111010001110) (777216) (261774) (3FE8E)   ;(111111110111000000) (776700) (261568) (3FDC0)   ;(111111110100011111) (776437) (261407) (3FD1F)   ;(111111110010111110) (776276) (261310) (3FCBE)   ;(111111110010101010) (776252) (261290) (3FCAA)   ;
;400;(111111110011101001) (776351) (261353) (3FCE9)    ;(111111110101111011) (776573) (261499) (3FD7B)   ;(111111111001010101) (777125) (261717) (3FE55)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010010111) (227) (151) (97)   ;(000000000111001010) (712) (458) (1CA)   ;(000000001011100000) (1340) (736) (2E0)   ;(000000001110111101) (1675) (957) (3BD)   ;
;408;(000000010001000111) (2107) (1095) (447)    ;(000000010001101010) (2152) (1130) (46A)   ;(000000010000011110) (2036) (1054) (41E)   ;(000000001101100011) (1543) (867) (363)   ;(000000001001000101) (1105) (581) (245)   ;(000000000011011101) (335) (221) (DD)   ;(111111111101001001) (777511) (261961) (3FF49)   ;(111111110110110001) (776661) (261553) (3FDB1)   ;
;416;(111111110000111101) (776075) (261181) (3FC3D)    ;(111111101100010101) (775425) (260885) (3FB15)   ;(111111101001011101) (775135) (260701) (3FA5D)   ;(111111101000101100) (775054) (260652) (3FA2C)   ;(111111101010010001) (775221) (260753) (3FA91)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(111111110100000110) (776406) (261382) (3FD06)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;
;424;(000000000011111111) (377) (255) (FF)    ;(000000001100011100) (1434) (796) (31C)   ;(000000010100000111) (2407) (1287) (507)   ;(000000011010001001) (3211) (1673) (689)   ;(000000011101110110) (3566) (1910) (776)   ;(000000011110101100) (3654) (1964) (7AC)   ;(000000011100011010) (3432) (1818) (71A)   ;(000000010111000011) (2703) (1475) (5C3)   ;
;432;(000000001111000001) (1701) (961) (3C1)    ;(000000000100111101) (475) (317) (13D)   ;(111111111001110100) (777164) (261748) (3FE74)   ;(111111101110101010) (775652) (261034) (3FBAA)   ;(111111100100101010) (774452) (260394) (3F92A)   ;(111111011100111011) (773473) (259899) (3F73B)   ;(111111011000011001) (773031) (259609) (3F619)   ;(111111010111101110) (772756) (259566) (3F5EE)   ;
;440;(111111011011001101) (773315) (259789) (3F6CD)    ;(111111100010110000) (774260) (260272) (3F8B0)   ;(111111101101110001) (775561) (260977) (3FB71)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000001010001101) (1215) (653) (28D)   ;(000000011000110111) (3067) (1591) (637)   ;(000000100101110001) (4561) (2417) (971)   ;(000000101111011101) (5735) (3037) (BDD)   ;
;448;(000000110100101111) (6457) (3375) (D2F)    ;(000000110100110011) (6463) (3379) (D33)   ;(000000101111010011) (5723) (3027) (BD3)   ;(000000100100011111) (4437) (2335) (91F)   ;(000000010101001100) (2514) (1356) (54C)   ;(000000000010110000) (260) (176) (B0)   ;(111111101110111010) (775672) (261050) (3FBBA)   ;(111111011011101100) (773354) (259820) (3F6EC)   ;
;456;(111111001011001001) (771311) (258761) (3F2C9)    ;(111110111111001100) (767714) (257996) (3EFCC)   ;(111110111001011000) (767130) (257624) (3EE58)   ;(111110111010101101) (767255) (257709) (3EEAD)   ;(111111000011011101) (770335) (258269) (3F0DD)   ;(111111010011001100) (772314) (259276) (3F4CC)   ;(111111101000101010) (775052) (260650) (3FA2A)   ;(000000000001111110) (176) (126) (7E)   ;
;464;(000000011100101011) (3453) (1835) (72B)    ;(000000110110000001) (6601) (3457) (D81)   ;(000001001011001111) (11317) (4815) (12CF)   ;(000001011001110011) (13163) (5747) (1673)   ;(000001011111101111) (13757) (6127) (17EF)   ;(000001011011110100) (13364) (5876) (16F4)   ;(000001001101110100) (11564) (4980) (1374)   ;(000000110110100010) (6642) (3490) (DA2)   ;
;472;(000000010111110011) (2763) (1523) (5F3)    ;(111111110100010111) (776427) (261399) (3FD17)   ;(111111001111101100) (771754) (259052) (3F3EC)   ;(111110101101100110) (765546) (256870) (3EB66)   ;(111110010001111000) (762170) (255096) (3E478)   ;(111101111111111111) (757777) (253951) (3DFFF)   ;(111101111010100010) (757242) (253602) (3DEA2)   ;(111110000011000101) (760305) (254149) (3E0C5)   ;
;480;(111110011001110011) (763163) (255603) (3E673)    ;(111110111101011001) (767531) (257881) (3EF59)   ;(111111101011000110) (775306) (260806) (3FAC6)   ;(000000011110111000) (3670) (1976) (7B8)   ;(000001010011110000) (12360) (5360) (14F0)   ;(000010000100001011) (20413) (8459) (210B)   ;(000010101010100101) (25245) (10917) (2AA5)   ;(000011000001111101) (30175) (12413) (307D)   ;
;488;(000011000110011001) (30631) (12697) (3199)    ;(000010110101100100) (26544) (11620) (2D64)   ;(000010001111000101) (21705) (9157) (23C5)   ;(000001010100101111) (12457) (5423) (152F)   ;(000000001010100010) (1242) (674) (2A2)   ;(111110110110011111) (766637) (257439) (3ED9F)   ;(111101100000010001) (754021) (251921) (3D811)   ;(111100010000101001) (742051) (246825) (3C429)   ;
;496;(111011010000110100) (732064) (242740) (3B434)    ;(111010101001101001) (725151) (240233) (3AA69)   ;(111010100010110110) (724266) (239798) (3A8B6)   ;(111011000010010100) (730224) (241812) (3B094)   ;(111100001011011100) (741334) (246492) (3C2DC)   ;(111101111110101011) (757653) (253867) (3DFAB)   ;(000000011001011000) (3130) (1624) (658)   ;(000011010101101111) (32557) (13679) (356F)   ;
;504;(000110101011001010) (65312) (27338) (6ACA)    ;(001010001110101100) (121654) (41900) (A3AC)   ;(001101110011110011) (156363) (56563) (DCF3)   ;(010001001101010000) (211520) (70480) (11350)   ;(010100001110000010) (241602) (82818) (14382)   ;(010110101010010011) (265223) (92819) (16A93)   ;(011000011000010100) (303024) (99860) (18614)   ;(011001010001001000) (312110) (103496) (19448)   ;
;512;(011001010001001000) (312110) (103496) (19448)    ;(011000011000010100) (303024) (99860) (18614)   ;(010110101010010011) (265223) (92819) (16A93)   ;(010100001110000010) (241602) (82818) (14382)   ;(010001001101010000) (211520) (70480) (11350)   ;(001101110011110011) (156363) (56563) (DCF3)   ;(001010001110101100) (121654) (41900) (A3AC)   ;(000110101011001010) (65312) (27338) (6ACA)   ;
;520;(000011010101101111) (32557) (13679) (356F)    ;(000000011001011000) (3130) (1624) (658)   ;(111101111110101011) (757653) (253867) (3DFAB)   ;(111100001011011100) (741334) (246492) (3C2DC)   ;(111011000010010100) (730224) (241812) (3B094)   ;(111010100010110110) (724266) (239798) (3A8B6)   ;(111010101001101001) (725151) (240233) (3AA69)   ;(111011010000110100) (732064) (242740) (3B434)   ;
;528;(111100010000101001) (742051) (246825) (3C429)    ;(111101100000010001) (754021) (251921) (3D811)   ;(111110110110011111) (766637) (257439) (3ED9F)   ;(000000001010100010) (1242) (674) (2A2)   ;(000001010100101111) (12457) (5423) (152F)   ;(000010001111000101) (21705) (9157) (23C5)   ;(000010110101100100) (26544) (11620) (2D64)   ;(000011000110011001) (30631) (12697) (3199)   ;
;536;(000011000001111101) (30175) (12413) (307D)    ;(000010101010100101) (25245) (10917) (2AA5)   ;(000010000100001011) (20413) (8459) (210B)   ;(000001010011110000) (12360) (5360) (14F0)   ;(000000011110111000) (3670) (1976) (7B8)   ;(111111101011000110) (775306) (260806) (3FAC6)   ;(111110111101011001) (767531) (257881) (3EF59)   ;(111110011001110011) (763163) (255603) (3E673)   ;
;544;(111110000011000101) (760305) (254149) (3E0C5)    ;(111101111010100010) (757242) (253602) (3DEA2)   ;(111101111111111111) (757777) (253951) (3DFFF)   ;(111110010001111000) (762170) (255096) (3E478)   ;(111110101101100110) (765546) (256870) (3EB66)   ;(111111001111101100) (771754) (259052) (3F3EC)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000010111110011) (2763) (1523) (5F3)   ;
;552;(000000110110100010) (6642) (3490) (DA2)    ;(000001001101110100) (11564) (4980) (1374)   ;(000001011011110100) (13364) (5876) (16F4)   ;(000001011111101111) (13757) (6127) (17EF)   ;(000001011001110011) (13163) (5747) (1673)   ;(000001001011001111) (11317) (4815) (12CF)   ;(000000110110000001) (6601) (3457) (D81)   ;(000000011100101011) (3453) (1835) (72B)   ;
;560;(000000000001111110) (176) (126) (7E)    ;(111111101000101010) (775052) (260650) (3FA2A)   ;(111111010011001100) (772314) (259276) (3F4CC)   ;(111111000011011101) (770335) (258269) (3F0DD)   ;(111110111010101101) (767255) (257709) (3EEAD)   ;(111110111001011000) (767130) (257624) (3EE58)   ;(111110111111001100) (767714) (257996) (3EFCC)   ;(111111001011001001) (771311) (258761) (3F2C9)   ;
;568;(111111011011101100) (773354) (259820) (3F6EC)    ;(111111101110111010) (775672) (261050) (3FBBA)   ;(000000000010110000) (260) (176) (B0)   ;(000000010101001100) (2514) (1356) (54C)   ;(000000100100011111) (4437) (2335) (91F)   ;(000000101111010011) (5723) (3027) (BD3)   ;(000000110100110011) (6463) (3379) (D33)   ;(000000110100101111) (6457) (3375) (D2F)   ;
;576;(000000101111011101) (5735) (3037) (BDD)    ;(000000100101110001) (4561) (2417) (971)   ;(000000011000110111) (3067) (1591) (637)   ;(000000001010001101) (1215) (653) (28D)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(111111101101110001) (775561) (260977) (3FB71)   ;(111111100010110000) (774260) (260272) (3F8B0)   ;(111111011011001101) (773315) (259789) (3F6CD)   ;
;584;(111111010111101110) (772756) (259566) (3F5EE)    ;(111111011000011001) (773031) (259609) (3F619)   ;(111111011100111011) (773473) (259899) (3F73B)   ;(111111100100101010) (774452) (260394) (3F92A)   ;(111111101110101010) (775652) (261034) (3FBAA)   ;(111111111001110100) (777164) (261748) (3FE74)   ;(000000000100111101) (475) (317) (13D)   ;(000000001111000001) (1701) (961) (3C1)   ;
;592;(000000010111000011) (2703) (1475) (5C3)    ;(000000011100011010) (3432) (1818) (71A)   ;(000000011110101100) (3654) (1964) (7AC)   ;(000000011101110110) (3566) (1910) (776)   ;(000000011010001001) (3211) (1673) (689)   ;(000000010100000111) (2407) (1287) (507)   ;(000000001100011100) (1434) (796) (31C)   ;(000000000011111111) (377) (255) (FF)   ;
;600;(111111111011100110) (777346) (261862) (3FEE6)    ;(111111110100000110) (776406) (261382) (3FD06)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(111111101010010001) (775221) (260753) (3FA91)   ;(111111101000101100) (775054) (260652) (3FA2C)   ;(111111101001011101) (775135) (260701) (3FA5D)   ;(111111101100010101) (775425) (260885) (3FB15)   ;(111111110000111101) (776075) (261181) (3FC3D)   ;
;608;(111111110110110001) (776661) (261553) (3FDB1)    ;(111111111101001001) (777511) (261961) (3FF49)   ;(000000000011011101) (335) (221) (DD)   ;(000000001001000101) (1105) (581) (245)   ;(000000001101100011) (1543) (867) (363)   ;(000000010000011110) (2036) (1054) (41E)   ;(000000010001101010) (2152) (1130) (46A)   ;(000000010001000111) (2107) (1095) (447)   ;
;616;(000000001110111101) (1675) (957) (3BD)    ;(000000001011100000) (1340) (736) (2E0)   ;(000000000111001010) (712) (458) (1CA)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(111111111001010101) (777125) (261717) (3FE55)   ;(111111110101111011) (776573) (261499) (3FD7B)   ;(111111110011101001) (776351) (261353) (3FCE9)   ;
;624;(111111110010101010) (776252) (261290) (3FCAA)    ;(111111110010111110) (776276) (261310) (3FCBE)   ;(111111110100011111) (776437) (261407) (3FD1F)   ;(111111110111000000) (776700) (261568) (3FDC0)   ;(111111111010001110) (777216) (261774) (3FE8E)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(000000000001011010) (132) (90) (5A)   ;(000000000100101011) (453) (299) (12B)   ;
;632;(000000000111010110) (726) (470) (1D6)    ;(000000001001001011) (1113) (587) (24B)   ;(000000001010000100) (1204) (644) (284)   ;(000000001001111111) (1177) (639) (27F)   ;(000000001000111110) (1076) (574) (23E)   ;(000000000111001100) (714) (460) (1CC)   ;(000000000100110110) (466) (310) (136)   ;(000000000010001011) (213) (139) (8B)   ;
;640;(111111111111011100) (777734) (262108) (3FFDC)    ;(111111111100111010) (777472) (261946) (3FF3A)   ;(111111111010110011) (777263) (261811) (3FEB3)   ;(111111111001010001) (777121) (261713) (3FE51)   ;(111111111000011011) (777033) (261659) (3FE1B)   ;(111111111000010101) (777025) (261653) (3FE15)   ;(111111111000111011) (777073) (261691) (3FE3B)   ;(111111111010001001) (777211) (261769) (3FE89)   ;
;648;(111111111011110101) (777365) (261877) (3FEF5)    ;(111111111101110011) (777563) (262003) (3FF73)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000001110111) (167) (119) (77)   ;(000000000011100100) (344) (228) (E4)   ;(000000000100111000) (470) (312) (138)   ;(000000000101101011) (553) (363) (16B)   ;(000000000101111011) (573) (379) (17B)   ;
;656;(000000000101101000) (550) (360) (168)    ;(000000000100110110) (466) (310) (136)   ;(000000000011101010) (352) (234) (EA)   ;(000000000010001101) (215) (141) (8D)   ;(000000000000101000) (50) (40) (28)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101101011) (777553) (261995) (3FF6B)   ;(111111111100100011) (777443) (261923) (3FF23)   ;
;664;(111111111011110010) (777362) (261874) (3FEF2)    ;(111111111011011100) (777334) (261852) (3FEDC)   ;(111111111011100000) (777340) (261856) (3FEE0)   ;(111111111011111110) (777376) (261886) (3FEFE)   ;(111111111100110001) (777461) (261937) (3FF31)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000001111) (17) (15) (0F)   ;
;672;(000000000001011001) (131) (89) (59)    ;(000000000010010111) (227) (151) (97)   ;(000000000011000110) (306) (198) (C6)   ;(000000000011100001) (341) (225) (E1)   ;(000000000011100111) (347) (231) (E7)   ;(000000000011011000) (330) (216) (D8)   ;(000000000010110111) (267) (183) (B7)   ;(000000000010000111) (207) (135) (87)   ;
;680;(000000000001001110) (116) (78) (4E)    ;(000000000000010000) (20) (16) (10)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(111111111110011101) (777635) (262045) (3FF9D)   ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111101010101) (777525) (261973) (3FF55)   ;(111111111101001000) (777510) (261960) (3FF48)   ;(111111111101001100) (777514) (261964) (3FF4C)   ;
;688;(111111111101011111) (777537) (261983) (3FF5F)    ;(111111111101111111) (777577) (262015) (3FF7F)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000111011) (73) (59) (3B)   ;(000000000001100010) (142) (98) (62)   ;(000000000010000000) (200) (128) (80)   ;
;696;(000000000010010010) (222) (146) (92)    ;(000000000010010110) (226) (150) (96)   ;(000000000010001101) (215) (141) (8D)   ;(000000000001111000) (170) (120) (78)   ;(000000000001011001) (131) (89) (59)   ;(000000000000110100) (64) (52) (34)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;
;704;(111111111111000000) (777700) (262080) (3FFC0)    ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(111111111110000101) (777605) (262021) (3FF85)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;
;712;(111111111111100100) (777744) (262116) (3FFE4)    ;(000000000000000110) (6) (6) (06)   ;(000000000000100110) (46) (38) (26)   ;(000000000001000010) (102) (66) (42)   ;(000000000001010111) (127) (87) (57)   ;(000000000001100100) (144) (100) (64)   ;(000000000001101000) (150) (104) (68)   ;(000000000001100011) (143) (99) (63)   ;
;720;(000000000001010101) (125) (85) (55)    ;(000000000001000001) (101) (65) (41)   ;(000000000000100111) (47) (39) (27)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;
;728;(111111111110101001) (777651) (262057) (3FFA9)    ;(111111111110101001) (777651) (262057) (3FFA9)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000000001) (1) (1) (01)   ;(000000000000011001) (31) (25) (19)   ;
;736;(000000000000101101) (55) (45) (2D)    ;(000000000000111110) (76) (62) (3E)   ;(000000000001001000) (110) (72) (48)   ;(000000000001001100) (114) (76) (4C)   ;(000000000001001001) (111) (73) (49)   ;(000000000001000000) (100) (64) (40)   ;(000000000000110010) (62) (50) (32)   ;(000000000000011111) (37) (31) (1F)   ;
;744;(000000000000001011) (13) (11) (0B)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;
;752;(111111111111001101) (777715) (262093) (3FFCD)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(000000000000100001) (41) (33) (21)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000110110) (66) (54) (36)   ;
;760;(000000000000111010) (72) (58) (3A)    ;(000000000000111000) (70) (56) (38)   ;(000000000000110010) (62) (50) (32)   ;(000000000000101000) (50) (40) (28)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;
;768;(111111111111011110) (777736) (262110) (3FFDE)    ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;776;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000011000) (30) (24) (18)   ;(000000000000100011) (43) (35) (23)   ;(000000000000101010) (52) (42) (2A)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000101000) (50) (40) (28)   ;
;784;(000000000000100000) (40) (32) (20)    ;(000000000000010110) (26) (22) (16)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;
;792;(111111111111010111) (777727) (262103) (3FFD7)    ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010010) (22) (18) (12)   ;
;800;(000000000000011011) (33) (27) (1B)    ;(000000000000100001) (41) (33) (21)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100001) (41) (33) (21)   ;(000000000000011011) (33) (27) (1B)   ;(000000000000010011) (23) (19) (13)   ;(000000000000001001) (11) (9) (09)   ;
;808;(111111111111111111) (777777) (262143) (3FFFF)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;
;816;(111111111111101010) (777752) (262122) (3FFEA)    ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010110) (26) (22) (16)   ;(000000000000011011) (33) (27) (1B)   ;(000000000000011110) (36) (30) (1E)   ;
;824;(000000000000011110) (36) (30) (1E)    ;(000000000000011100) (34) (28) (1C)   ;(000000000000010111) (27) (23) (17)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000000) (0) (0) (00)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;
;832;(111111111111101010) (777752) (262122) (3FFEA)    ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;
;840;(000000000000000100) (4) (4) (04)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011001) (31) (25) (19)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000011000) (30) (24) (18)   ;(000000000000010100) (24) (20) (14)   ;
;848;(000000000000001111) (17) (15) (0F)    ;(000000000000001000) (10) (8) (08)   ;(000000000000000000) (0) (0) (00)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;856;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000011) (3) (3) (03)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001111) (17) (15) (0F)   ;
;864;(000000000000010011) (23) (19) (13)    ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000001) (1) (1) (01)   ;
;872;(111111111111111010) (777772) (262138) (3FFFA)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;880;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000010) (2) (2) (02)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010100) (24) (20) (14)   ;
;888;(000000000000010011) (23) (19) (13)    ;(000000000000010000) (20) (16) (10)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;896;(111111111111101111) (777757) (262127) (3FFEF)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000010) (2) (2) (02)   ;
;904;(000000000000000111) (7) (7) (07)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010001) (21) (17) (11)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001011) (13) (11) (0B)   ;
;912;(000000000000000110) (6) (6) (06)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;920;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;
;928;(000000000000001111) (17) (15) (0F)    ;(000000000000010000) (20) (16) (10)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;936;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;944;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;
;952;(000000000000001100) (14) (12) (0C)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;
;960;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;
;968;(000000000000001001) (11) (9) (09)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;
;976;(000000000000000001) (1) (1) (01)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;984;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;
;992;(000000000000001110) (16) (14) (0E)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;1000;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;1008;(000000000000000001) (1) (1) (01)    ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;
;1016;(000000000000001000) (10) (8) (08)    ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;8;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;16;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;24;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;32;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;40;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;48;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;56;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;64;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;72;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;80;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;88;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;96;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;104;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;112;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;120;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;8;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;16;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;24;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;32;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;40;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;48;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;56;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;64;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;72;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;80;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;88;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;96;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;104;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;112;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;120;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;8;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;16;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;24;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;32;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;40;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;48;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;56;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;64;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;72;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;80;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;88;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;96;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;104;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;112;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;120;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;8;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;16;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;24;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;32;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;40;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;48;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;56;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;64;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;72;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;80;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;88;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;96;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;104;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;112;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;120;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;8;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;16;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;24;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;32;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;40;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;48;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;56;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;64;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;72;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;80;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;88;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;96;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;104;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;112;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;120;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;8;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;16;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;24;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;32;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;40;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;48;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;56;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;64;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;72;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;80;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;88;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;96;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;104;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;112;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;120;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;8;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;16;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;24;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;32;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;40;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;48;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;56;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;64;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;72;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;80;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;88;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;96;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;104;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;112;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;120;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;8;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;16;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;24;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;32;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;40;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;48;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;56;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;64;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;72;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;80;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;88;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;96;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;104;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;112;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;120;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 30          ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 30          ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 60          ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 18          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 12          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                 ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; lpm_mult:Mult0|mult_igt:auto_generated|mac_out8                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_igt:auto_generated|mac_mult7                                                  ;                            ; DSPMULT_X34_Y4_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_igt:auto_generated|mac_out6                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5                                                  ;                            ; DSPMULT_X34_Y3_N0  ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; lpm_mult:Mult0|mult_igt:auto_generated|mac_out4                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_igt:auto_generated|mac_mult3                                                  ;                            ; DSPMULT_X34_Y5_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_igt:auto_generated|w507w[0]                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1                                                  ;                            ; DSPMULT_X34_Y6_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_igt:auto_generated|mac_out8                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult2|mult_igt:auto_generated|mac_mult7                                                  ;                            ; DSPMULT_X18_Y6_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_igt:auto_generated|mac_out6                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult2|mult_igt:auto_generated|mac_mult5                                                  ;                            ; DSPMULT_X18_Y8_N0  ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; lpm_mult:Mult2|mult_igt:auto_generated|mac_out4                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult2|mult_igt:auto_generated|mac_mult3                                                  ;                            ; DSPMULT_X18_Y7_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_igt:auto_generated|w507w[0]                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult2|mult_igt:auto_generated|mac_mult1                                                  ;                            ; DSPMULT_X18_Y5_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X34_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    transmitter:transmitter_inst|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1  ;                            ; DSPMULT_X34_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ;                            ; DSPMULT_X18_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ;                            ; DSPMULT_X18_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ;                            ; DSPMULT_X18_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ;                            ; DSPMULT_X18_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ;                            ; DSPMULT_X18_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ;                            ; DSPMULT_X18_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ;                            ; DSPMULT_X18_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2         ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ;                            ; DSPMULT_X18_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult1|mult_igt:auto_generated|mac_out6                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_igt:auto_generated|mac_mult5                                                  ;                            ; DSPMULT_X18_Y2_N0  ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; lpm_mult:Mult1|mult_igt:auto_generated|mac_out8                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_igt:auto_generated|mac_mult7                                                  ;                            ; DSPMULT_X18_Y1_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_igt:auto_generated|mac_out4                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_igt:auto_generated|mac_mult3                                                  ;                            ; DSPMULT_X18_Y3_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_igt:auto_generated|w507w[0]                                                      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_igt:auto_generated|mac_mult1                                                  ;                            ; DSPMULT_X18_Y4_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 13,218 / 47,787 ( 28 % ) ;
; C16 interconnects     ; 76 / 1,804 ( 4 % )       ;
; C4 interconnects      ; 5,248 / 31,272 ( 17 % )  ;
; Direct links          ; 3,051 / 47,787 ( 6 % )   ;
; Global clocks         ; 5 / 20 ( 25 % )          ;
; Local interconnects   ; 2,890 / 15,408 ( 19 % )  ;
; R24 interconnects     ; 131 / 1,775 ( 7 % )      ;
; R4 interconnects      ; 7,977 / 41,310 ( 19 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.03) ; Number of LABs  (Total = 751) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 22                            ;
; 3                                           ; 17                            ;
; 4                                           ; 18                            ;
; 5                                           ; 10                            ;
; 6                                           ; 15                            ;
; 7                                           ; 16                            ;
; 8                                           ; 43                            ;
; 9                                           ; 72                            ;
; 10                                          ; 37                            ;
; 11                                          ; 40                            ;
; 12                                          ; 30                            ;
; 13                                          ; 32                            ;
; 14                                          ; 28                            ;
; 15                                          ; 21                            ;
; 16                                          ; 332                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.60) ; Number of LABs  (Total = 751) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 64                            ;
; 1 Clock                            ; 638                           ;
; 1 Clock enable                     ; 286                           ;
; 1 Sync. clear                      ; 63                            ;
; 1 Sync. load                       ; 97                            ;
; 2 Clock enables                    ; 29                            ;
; 2 Clocks                           ; 24                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.94) ; Number of LABs  (Total = 751) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 19                            ;
; 3                                            ; 4                             ;
; 4                                            ; 23                            ;
; 5                                            ; 10                            ;
; 6                                            ; 15                            ;
; 7                                            ; 9                             ;
; 8                                            ; 12                            ;
; 9                                            ; 30                            ;
; 10                                           ; 13                            ;
; 11                                           ; 15                            ;
; 12                                           ; 15                            ;
; 13                                           ; 15                            ;
; 14                                           ; 6                             ;
; 15                                           ; 9                             ;
; 16                                           ; 69                            ;
; 17                                           ; 14                            ;
; 18                                           ; 45                            ;
; 19                                           ; 12                            ;
; 20                                           ; 25                            ;
; 21                                           ; 9                             ;
; 22                                           ; 29                            ;
; 23                                           ; 45                            ;
; 24                                           ; 22                            ;
; 25                                           ; 11                            ;
; 26                                           ; 56                            ;
; 27                                           ; 14                            ;
; 28                                           ; 44                            ;
; 29                                           ; 15                            ;
; 30                                           ; 34                            ;
; 31                                           ; 28                            ;
; 32                                           ; 76                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.95) ; Number of LABs  (Total = 751) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 7                             ;
; 1                                               ; 30                            ;
; 2                                               ; 29                            ;
; 3                                               ; 41                            ;
; 4                                               ; 30                            ;
; 5                                               ; 15                            ;
; 6                                               ; 19                            ;
; 7                                               ; 21                            ;
; 8                                               ; 72                            ;
; 9                                               ; 80                            ;
; 10                                              ; 47                            ;
; 11                                              ; 70                            ;
; 12                                              ; 54                            ;
; 13                                              ; 38                            ;
; 14                                              ; 31                            ;
; 15                                              ; 37                            ;
; 16                                              ; 114                           ;
; 17                                              ; 10                            ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 2                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.12) ; Number of LABs  (Total = 751) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 12                            ;
; 3                                            ; 34                            ;
; 4                                            ; 35                            ;
; 5                                            ; 19                            ;
; 6                                            ; 29                            ;
; 7                                            ; 18                            ;
; 8                                            ; 23                            ;
; 9                                            ; 19                            ;
; 10                                           ; 31                            ;
; 11                                           ; 39                            ;
; 12                                           ; 38                            ;
; 13                                           ; 37                            ;
; 14                                           ; 34                            ;
; 15                                           ; 32                            ;
; 16                                           ; 33                            ;
; 17                                           ; 35                            ;
; 18                                           ; 51                            ;
; 19                                           ; 44                            ;
; 20                                           ; 21                            ;
; 21                                           ; 20                            ;
; 22                                           ; 15                            ;
; 23                                           ; 13                            ;
; 24                                           ; 10                            ;
; 25                                           ; 22                            ;
; 26                                           ; 10                            ;
; 27                                           ; 6                             ;
; 28                                           ; 13                            ;
; 29                                           ; 13                            ;
; 30                                           ; 10                            ;
; 31                                           ; 5                             ;
; 32                                           ; 3                             ;
; 33                                           ; 10                            ;
; 34                                           ; 1                             ;
; 35                                           ; 13                            ;
; 36                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 45        ; 0            ; 45        ; 0            ; 0            ; 45        ; 45        ; 0            ; 45        ; 45        ; 0            ; 1            ; 0            ; 0            ; 21           ; 0            ; 1            ; 21           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 45        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 45           ; 0         ; 45           ; 45           ; 0         ; 0         ; 45           ; 0         ; 0         ; 45           ; 44           ; 45           ; 45           ; 24           ; 45           ; 44           ; 24           ; 45           ; 45           ; 45           ; 44           ; 45           ; 45           ; 45           ; 45           ; 45           ; 0         ; 45           ; 45           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ad9866_rxen        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rxclk       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_txen        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_txclk       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sclk        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sdio        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sen_n       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_rst_n       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_mode        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_miso           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED1         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED2         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED3         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED4         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx1_FIFOEmpty      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx2_FIFOEmpty      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; txFIFOFull         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ptt_out            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; filter[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[4]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[5]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[6]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[7]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[8]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[9]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[10]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_adio[11]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ptt_in             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_10mhz          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ce[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ce[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_sck            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_mosi           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad9866_sdo         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                           ;
+-----------------+-----------------------------------+-------------------+
; Source Clock(s) ; Destination Clock(s)              ; Delay Added in ns ;
+-----------------+-----------------------------------+-------------------+
; I/O             ; spi_sck                           ; 54.3              ;
; ad9866_clk      ; ad9866_clk                        ; 41.2              ;
; spi_sck         ; spi_slave:spi_slave_rx2_inst|done ; 6.9               ;
; I/O             ; spi_ce0                           ; 3.6               ;
; I/O             ; spi_ce1                           ; 3.5               ;
+-----------------+-----------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                      ;
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                           ; Destination Register                                                                                                                                               ; Delay Added in ns ;
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; spi_ce[0]                                                 ; spi_slave:spi_slave_rx_inst|treg[7]                                                                                                                                ; 3.338             ;
; spi_mosi                                                  ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                                                               ; 2.848             ;
; spi_ce[1]                                                 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                                                              ; 2.719             ;
; spi_sck                                                   ; spi_slave:spi_slave_rx2_inst|rreg[5]                                                                                                                               ; 0.797             ;
; spi_slave:spi_slave_rx2_inst|rdata[3]                     ; tx_freq[3]~_Duplicate_2                                                                                                                                            ; 0.740             ;
; spi_slave:spi_slave_rx2_inst|rdata[20]                    ; tx_freq[20]~_Duplicate_2                                                                                                                                           ; 0.729             ;
; spi_slave:spi_slave_rx2_inst|rdata[26]                    ; tx_freq[26]~_Duplicate_2                                                                                                                                           ; 0.729             ;
; spi_slave:spi_slave_rx2_inst|rdata[29]                    ; tx_freq[29]~_Duplicate_2                                                                                                                                           ; 0.729             ;
; spi_slave:spi_slave_rx2_inst|rreg[22]                     ; spi_slave:spi_slave_rx2_inst|rdata[23]                                                                                                                             ; 0.626             ;
; spi_slave:spi_slave_rx_inst|nb[6]                         ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                                              ; 0.591             ;
; spi_slave:spi_slave_rx_inst|nb[5]                         ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                                              ; 0.591             ;
; spi_slave:spi_slave_rx_inst|nb[4]                         ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                                              ; 0.591             ;
; spi_slave:spi_slave_rx_inst|nb[3]                         ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                                              ; 0.591             ;
; spi_slave:spi_slave_rx_inst|nb[2]                         ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                                              ; 0.591             ;
; spi_slave:spi_slave_rx_inst|nb[1]                         ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                                              ; 0.591             ;
; spi_slave:spi_slave_rx_inst|nb[0]                         ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                                                              ; 0.591             ;
; spi_slave:spi_slave_rx2_inst|rdata[31]                    ; tx_freq[31]~_Duplicate_2                                                                                                                                           ; 0.508             ;
; spi_slave:spi_slave_rx2_inst|rdata[30]                    ; tx_freq[30]~_Duplicate_2                                                                                                                                           ; 0.504             ;
; spi_slave:spi_slave_rx2_inst|rdata[4]                     ; tx_freq[4]~_Duplicate_2                                                                                                                                            ; 0.484             ;
; spi_slave:spi_slave_rx2_inst|rdata[9]                     ; tx_freq[9]~_Duplicate_2                                                                                                                                            ; 0.484             ;
; spi_slave:spi_slave_rx2_inst|rdata[2]                     ; tx_freq[2]~_Duplicate_2                                                                                                                                            ; 0.434             ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a35~porta_address_reg0 ; 0.425             ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[2]  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated|ram_block1a8~porta_address_reg0    ; 0.422             ;
; ad9866_adio[0]                                            ; adcpipe[1][0]                                                                                                                                                      ; 0.375             ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[15] ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a16~porta_datain_reg0           ; 0.341             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[0]     ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.332             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0]     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.332             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|caddr[0] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.332             ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[3]  ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a3~porta_datain_reg0            ; 0.320             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[7]     ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.315             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[1]     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.315             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[3]     ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.315             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[2]     ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.315             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[4]     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.315             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[3]     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.315             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[2]     ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.315             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[1]     ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.315             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.315             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[6] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.315             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.315             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[2] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.315             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.315             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[2] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.315             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.315             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[4] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.315             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.315             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[6]     ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[5]     ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[4]     ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[3]     ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[2]     ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[1]     ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[6]     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[5]     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[4]     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[3]     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[2]     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[7]     ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[6]     ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[5]     ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[4]     ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[1]     ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[7]     ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[6]     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[5]     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[2]     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[1]     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[7]     ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[6]     ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[5]     ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[4]     ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[3]     ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[7]     ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated|ram_block1a17~porta_address_reg0           ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[6] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[4] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[2] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|caddr[7] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[4] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[2] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|caddr[7] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[6] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[4] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|caddr[7] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[6] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[4] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[7] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[6] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[5] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[2] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|caddr[7] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated|ram_block1a17~porta_address_reg0       ; 0.314             ;
; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[5]  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a35~porta_address_reg0 ; 0.314             ;
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10CL016YE144C8G for design "radioberry"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YE144C8G is compatible
    Info (176445): Device 10CL010YE144C8G is compatible
    Info (176445): Device 10CL025YE144C8G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_9ek1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_ngk1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe3|dffe4a* 
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp|dffpipe_hd9:dffpipe10|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(69): rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 69
Warning (332049): Ignored set_max_delay at radioberry.sdc(69): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 69
    Info (332050): set_max_delay -from rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx_inst|treg[*] 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 69
Warning (332174): Ignored filter at radioberry.sdc(70): rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 70
Warning (332049): Ignored set_max_delay at radioberry.sdc(70): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 70
    Info (332050): set_max_delay -from rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx2_inst|treg[*] 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 70
Warning (332174): Ignored filter at radioberry.sdc(75): ad9866_pga[*] could not be matched with a clock or keeper File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 75
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 11 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   13.563   ad9866_clk
    Info (332111):   13.563 ad9866_rxclk
    Info (332111):   13.563 ad9866_txclk
    Info (332111):  100.000    clk_10mhz
    Info (332111): 2500.000      spi_ce0
    Info (332111): 2500.000      spi_ce1
    Info (332111):   64.000      spi_sck
    Info (332111): 2500.000 spi_slave:spi_slave_rx2_inst|done
    Info (332111): 2500.000 spi_slave:spi_slave_rx_inst|done
    Info (332111):   13.563 virt_ad9866_clk
    Info (332111):   13.563 virt_ad9866_rxclk
Info (176353): Automatically promoted node ad9866_clk~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 35
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ad9866_rxclk~output File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 38
        Info (176357): Destination node ad9866_txclk~output File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 40
Info (176353): Automatically promoted node clk_10mhz~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 34
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node spi_slave:spi_slave_rx2_inst|done  File: C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node spi_slave:spi_slave_rx_inst|done  File: C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset_handler:reset_handler_inst|reset  File: C:/dev/git/Radioberry-2.x/firmware/rtl/reset_handler.v Line: 15
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node counter[23] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176357): Destination node counter[22] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176357): Destination node counter[21] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176357): Destination node counter[20] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176357): Destination node counter[19] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176357): Destination node counter[18] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176357): Destination node counter[17] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176357): Destination node counter[16] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176357): Destination node counter[15] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176357): Destination node counter[14] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 443
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 840 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 146 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:30
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 13.85 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ad9866_adio[0] uses I/O standard 3.3-V LVCMOS at 80 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[1] uses I/O standard 3.3-V LVCMOS at 83 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[2] uses I/O standard 3.3-V LVCMOS at 85 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[3] uses I/O standard 3.3-V LVCMOS at 86 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[4] uses I/O standard 3.3-V LVCMOS at 87 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[5] uses I/O standard 3.3-V LVCMOS at 98 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[6] uses I/O standard 3.3-V LVCMOS at 99 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[7] uses I/O standard 3.3-V LVCMOS at 100 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[8] uses I/O standard 3.3-V LVCMOS at 111 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[9] uses I/O standard 3.3-V LVCMOS at 103 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[10] uses I/O standard 3.3-V LVCMOS at 105 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ad9866_adio[11] uses I/O standard 3.3-V LVCMOS at 106 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 36
    Info (169178): Pin ptt_in uses I/O standard 3.3-V LVCMOS at 125 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 63
    Info (169178): Pin ad9866_clk uses I/O standard 3.3-V LVCMOS at 91 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 35
    Info (169178): Pin clk_10mhz uses I/O standard 3.3-V LVCMOS at 25 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 34
    Info (169178): Pin spi_sck uses I/O standard 3.3-V LVCMOS at 39 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 50
    Info (169178): Pin ad9866_sdo uses I/O standard 3.3-V LVCMOS at 66 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v Line: 43
Info (144001): Generated suppressed messages file C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1365 megabytes
    Info: Processing ended: Fri Sep 15 19:03:47 2017
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:46


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.fit.smsg.


