\hypertarget{structgioBase}{}\section{gio\+Base Struct Reference}
\label{structgioBase}\index{gio\+Base@{gio\+Base}}


G\+IO Base Register Definition.  




{\ttfamily \#include $<$reg\+\_\+gio.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32 \mbox{\hyperlink{structgioBase_aaba8cfd4fd45b38729fc0eb9c594c481}{G\+C\+R0}}
\item 
uint32 \mbox{\hyperlink{structgioBase_a9c230d342103baff11e8098e61649191}{rsvd}}
\item 
uint32 \mbox{\hyperlink{structgioBase_a972632ec99052df535f1a88cbc7a88c6}{I\+N\+T\+D\+ET}}
\item 
uint32 \mbox{\hyperlink{structgioBase_a50608ea9dd682b4469235370ec534efc}{P\+OL}}
\item 
uint32 \mbox{\hyperlink{structgioBase_a51bcd1e7d79ecb2020513014b73cd9d2}{E\+N\+A\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structgioBase_aa79d76885b40a0848fbdb73b38f92449}{E\+N\+A\+C\+LR}}
\item 
uint32 \mbox{\hyperlink{structgioBase_a2de2bac0e893f429a1759f353a94ea31}{L\+V\+L\+S\+ET}}
\item 
uint32 \mbox{\hyperlink{structgioBase_afe5f6f4391825df2c539c9acfe9bbfd8}{L\+V\+L\+C\+LR}}
\item 
uint32 \mbox{\hyperlink{structgioBase_a2110fd9de00d8a94ed80324e200994f7}{F\+LG}}
\item 
uint32 \mbox{\hyperlink{structgioBase_a30acfa6dfeabc36a749a41f7143ba6ce}{O\+F\+F1}}
\item 
uint32 \mbox{\hyperlink{structgioBase_a9a26c57caea956a4c9bf1d0a3977c535}{O\+F\+F2}}
\item 
uint32 \mbox{\hyperlink{structgioBase_a24df703ab1ed74c4c1f258c656ada852}{E\+M\+U1}}
\item 
uint32 \mbox{\hyperlink{structgioBase_ae95d7cff6fa91bb969d7c249e4e7651e}{E\+M\+U2}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+IO Base Register Definition. 

This structure is used to access the G\+IO module registers. 

Definition at line 70 of file reg\+\_\+gio.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{structgioBase_a24df703ab1ed74c4c1f258c656ada852}\label{structgioBase_a24df703ab1ed74c4c1f258c656ada852}} 
\index{gio\+Base@{gio\+Base}!E\+M\+U1@{E\+M\+U1}}
\index{E\+M\+U1@{E\+M\+U1}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{E\+M\+U1}{EMU1}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+E\+M\+U1}

0x002C\+: Emulation 1 Register 

Definition at line 83 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_ae95d7cff6fa91bb969d7c249e4e7651e}\label{structgioBase_ae95d7cff6fa91bb969d7c249e4e7651e}} 
\index{gio\+Base@{gio\+Base}!E\+M\+U2@{E\+M\+U2}}
\index{E\+M\+U2@{E\+M\+U2}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{E\+M\+U2}{EMU2}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+E\+M\+U2}

0x0030\+: Emulation 2 Register 

Definition at line 84 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_aa79d76885b40a0848fbdb73b38f92449}\label{structgioBase_aa79d76885b40a0848fbdb73b38f92449}} 
\index{gio\+Base@{gio\+Base}!E\+N\+A\+C\+LR@{E\+N\+A\+C\+LR}}
\index{E\+N\+A\+C\+LR@{E\+N\+A\+C\+LR}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{E\+N\+A\+C\+LR}{ENACLR}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+E\+N\+A\+C\+LR}

0x0014\+: Interrupt Enable Clear Register 

Definition at line 77 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_a51bcd1e7d79ecb2020513014b73cd9d2}\label{structgioBase_a51bcd1e7d79ecb2020513014b73cd9d2}} 
\index{gio\+Base@{gio\+Base}!E\+N\+A\+S\+ET@{E\+N\+A\+S\+ET}}
\index{E\+N\+A\+S\+ET@{E\+N\+A\+S\+ET}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{E\+N\+A\+S\+ET}{ENASET}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+E\+N\+A\+S\+ET}

0x0010\+: Interrupt Enable Set Register 

Definition at line 76 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_a2110fd9de00d8a94ed80324e200994f7}\label{structgioBase_a2110fd9de00d8a94ed80324e200994f7}} 
\index{gio\+Base@{gio\+Base}!F\+LG@{F\+LG}}
\index{F\+LG@{F\+LG}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{F\+LG}{FLG}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+F\+LG}

0x0020\+: Interrupt Flag Register 

Definition at line 80 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_aaba8cfd4fd45b38729fc0eb9c594c481}\label{structgioBase_aaba8cfd4fd45b38729fc0eb9c594c481}} 
\index{gio\+Base@{gio\+Base}!G\+C\+R0@{G\+C\+R0}}
\index{G\+C\+R0@{G\+C\+R0}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{G\+C\+R0}{GCR0}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+G\+C\+R0}

0x0000\+: Global Control Register 

Definition at line 72 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_a972632ec99052df535f1a88cbc7a88c6}\label{structgioBase_a972632ec99052df535f1a88cbc7a88c6}} 
\index{gio\+Base@{gio\+Base}!I\+N\+T\+D\+ET@{I\+N\+T\+D\+ET}}
\index{I\+N\+T\+D\+ET@{I\+N\+T\+D\+ET}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{I\+N\+T\+D\+ET}{INTDET}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+I\+N\+T\+D\+ET}

0x0008\+: Interrupt Detect Register 

Definition at line 74 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_afe5f6f4391825df2c539c9acfe9bbfd8}\label{structgioBase_afe5f6f4391825df2c539c9acfe9bbfd8}} 
\index{gio\+Base@{gio\+Base}!L\+V\+L\+C\+LR@{L\+V\+L\+C\+LR}}
\index{L\+V\+L\+C\+LR@{L\+V\+L\+C\+LR}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{L\+V\+L\+C\+LR}{LVLCLR}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+L\+V\+L\+C\+LR}

0x001C\+: Interrupt Priority Clear Register 

Definition at line 79 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_a2de2bac0e893f429a1759f353a94ea31}\label{structgioBase_a2de2bac0e893f429a1759f353a94ea31}} 
\index{gio\+Base@{gio\+Base}!L\+V\+L\+S\+ET@{L\+V\+L\+S\+ET}}
\index{L\+V\+L\+S\+ET@{L\+V\+L\+S\+ET}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{L\+V\+L\+S\+ET}{LVLSET}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+L\+V\+L\+S\+ET}

0x0018\+: Interrupt Priority Set Register 

Definition at line 78 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_a30acfa6dfeabc36a749a41f7143ba6ce}\label{structgioBase_a30acfa6dfeabc36a749a41f7143ba6ce}} 
\index{gio\+Base@{gio\+Base}!O\+F\+F1@{O\+F\+F1}}
\index{O\+F\+F1@{O\+F\+F1}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{O\+F\+F1}{OFF1}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+O\+F\+F1}

0x0024\+: Interrupt Offset A Register 

Definition at line 81 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_a9a26c57caea956a4c9bf1d0a3977c535}\label{structgioBase_a9a26c57caea956a4c9bf1d0a3977c535}} 
\index{gio\+Base@{gio\+Base}!O\+F\+F2@{O\+F\+F2}}
\index{O\+F\+F2@{O\+F\+F2}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{O\+F\+F2}{OFF2}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+O\+F\+F2}

0x0028\+: Interrupt Offset B Register 

Definition at line 82 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_a50608ea9dd682b4469235370ec534efc}\label{structgioBase_a50608ea9dd682b4469235370ec534efc}} 
\index{gio\+Base@{gio\+Base}!P\+OL@{P\+OL}}
\index{P\+OL@{P\+OL}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{P\+OL}{POL}}
{\footnotesize\ttfamily uint32 gio\+Base\+::\+P\+OL}

0x000C\+: Interrupt Polarity Register 

Definition at line 75 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{structgioBase_a9c230d342103baff11e8098e61649191}\label{structgioBase_a9c230d342103baff11e8098e61649191}} 
\index{gio\+Base@{gio\+Base}!rsvd@{rsvd}}
\index{rsvd@{rsvd}!gio\+Base@{gio\+Base}}
\subsubsection{\texorpdfstring{rsvd}{rsvd}}
{\footnotesize\ttfamily uint32 gio\+Base\+::rsvd}

0x0004\+: Reserved 

Definition at line 73 of file reg\+\_\+gio.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
generated\+\_\+launchpad/include/\mbox{\hyperlink{reg__gio_8h}{reg\+\_\+gio.\+h}}\end{DoxyCompactItemize}
