
*** Running vivado
    with args -log design_1_FFT_wrapper_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FFT_wrapper_0_1.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_FFT_wrapper_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1338.660 ; gain = 0.023 ; free physical = 12514 ; free virtual = 14173
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bzhao30/ENGS128/Lab4/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top design_1_FFT_wrapper_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11953
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2007.820 ; gain = 378.680 ; free physical = 11599 ; free virtual = 13262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_FFT_wrapper_0_1' [/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/bd/design_1/ip/design_1_FFT_wrapper_0_1/synth/design_1_FFT_wrapper_0_1.vhd:72]
	Parameter INPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FFT_wrapper' declared at '/home/bzhao30/ENGS128/Lab4/hw/src/FFT_wrapper.vhd:27' bound to instance 'U0' of component 'FFT_wrapper' [/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/bd/design_1/ip/design_1_FFT_wrapper_0_1/synth/design_1_FFT_wrapper_0_1.vhd:115]
INFO: [Synth 8-638] synthesizing module 'FFT_wrapper' [/home/bzhao30/ENGS128/Lab4/hw/src/FFT_wrapper.vhd:49]
INFO: [Synth 8-3491] module 'xfft_0' declared at '/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_FFT_wrapper_0_1_synth_1/.Xil/Vivado-11923-brad69/realtime/xfft_0_stub.vhdl:6' bound to instance 'uut' of component 'xfft_0' [/home/bzhao30/ENGS128/Lab4/hw/src/FFT_wrapper.vhd:113]
INFO: [Synth 8-638] synthesizing module 'xfft_0' [/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_FFT_wrapper_0_1_synth_1/.Xil/Vivado-11923-brad69/realtime/xfft_0_stub.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'FFT_wrapper' (0#1) [/home/bzhao30/ENGS128/Lab4/hw/src/FFT_wrapper.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_FFT_wrapper_0_1' (0#1) [/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/bd/design_1/ip/design_1_FFT_wrapper_0_1/synth/design_1_FFT_wrapper_0_1.vhd:72]
WARNING: [Synth 8-7129] Port s00_axis_aresetn in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[31] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[6] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[5] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[4] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[3] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[2] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[1] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[0] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module FFT_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2076.758 ; gain = 447.617 ; free physical = 11508 ; free virtual = 13172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2094.570 ; gain = 465.430 ; free physical = 11506 ; free virtual = 13169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2094.570 ; gain = 465.430 ; free physical = 11506 ; free virtual = 13169
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2094.570 ; gain = 0.000 ; free physical = 11506 ; free virtual = 13169
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'U0/uut'
Finished Parsing XDC File [/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'U0/uut'
Parsing XDC File [/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/bd/design_1/ip/design_1_FFT_wrapper_0_1/design_1_FFT_wrapper_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bzhao30/ENGS128/Lab4/hw/hw.gen/sources_1/bd/design_1/ip/design_1_FFT_wrapper_0_1/design_1_FFT_wrapper_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_FFT_wrapper_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_FFT_wrapper_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.352 ; gain = 0.000 ; free physical = 11491 ; free virtual = 13155
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2236.352 ; gain = 0.000 ; free physical = 11491 ; free virtual = 13155
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11489 ; free virtual = 13153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11489 ; free virtual = 13153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_FFT_wrapper_0_1_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for U0/uut. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11489 ; free virtual = 13153
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'FFT_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              001 |                               00
           count_outputs |                              010 |                               01
                 waiting |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'FFT_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11488 ; free virtual = 13153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axis_aresetn in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[31] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[6] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[5] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[4] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[3] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[2] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[1] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[0] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module FFT_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module FFT_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11479 ; free virtual = 13143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11475 ; free virtual = 13143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11475 ; free virtual = 13143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11468 ; free virtual = 13135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11467 ; free virtual = 13135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11467 ; free virtual = 13135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11467 ; free virtual = 13135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11467 ; free virtual = 13135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11467 ; free virtual = 13135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11467 ; free virtual = 13135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xfft_0        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |xfft_0_bbox |     1|
|2     |CARRY4      |    22|
|3     |LUT1        |    49|
|4     |LUT2        |     2|
|5     |LUT3        |     6|
|6     |LUT4        |     8|
|7     |LUT5        |    34|
|8     |LUT6        |     2|
|9     |FDRE        |    31|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11467 ; free virtual = 13135
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2236.352 ; gain = 465.430 ; free physical = 11466 ; free virtual = 13134
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.352 ; gain = 607.211 ; free physical = 11466 ; free virtual = 13134
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2236.352 ; gain = 0.000 ; free physical = 11699 ; free virtual = 13367
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.352 ; gain = 0.000 ; free physical = 11734 ; free virtual = 13402
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 94f022e9
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2236.352 ; gain = 897.691 ; free physical = 11734 ; free virtual = 13402
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1921.163; main = 1634.073; forked = 406.597
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3201.566; main = 2236.355; forked = 965.211
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/bzhao30/ENGS128/Lab4/hw/hw.runs/design_1_FFT_wrapper_0_1_synth_1/design_1_FFT_wrapper_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FFT_wrapper_0_1_utilization_synth.rpt -pb design_1_FFT_wrapper_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 27 14:58:12 2025...
