xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,
klt_pyramid_tracker_0_sim_netlist.v,verilog,xil_defaultlib,c:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/klt_pyramid_tracker_0/klt_pyramid_tracker_0_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
