
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Wed Jan 29 17:50:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ericbreh/school/cse293-final-project/Toolbox/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_gpio_0_0/design_1_axis_gpio_0_0.dcp' for cell 'design_1_i/axis_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_snoop_debug_0_0/design_1_axis_snoop_debug_0_0.dcp' for cell 'design_1_i/axis_snoop_debug_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_uart_0_0/design_1_axis_uart_0_0.dcp' for cell 'design_1_i/axis_uart_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_rmii_axis_0_0/design_1_rmii_axis_0_0.dcp' for cell 'design_1_i/rmii_axis_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1473.570 ; gain = 0.000 ; free physical = 2407 ; free virtual = 6399
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_rmii_axis_0_0/src/data_fifo/data_fifo.xdc] for cell 'design_1_i/rmii_axis_0/inst/packet_gen_i/data_fifo_i/U0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_rmii_axis_0_0/src/data_fifo/data_fifo.xdc] for cell 'design_1_i/rmii_axis_0/inst/packet_gen_i/data_fifo_i/U0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.957 ; gain = 581.766 ; free physical = 1804 ; free virtual = 5812
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_uart_0_0/src/tx_fifo/tx_fifo.xdc] for cell 'design_1_i/axis_uart_0/inst/tx_data_fifo_i/U0'
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/eth_project/eth_project.gen/sources_1/bd/design_1/ip/design_1_axis_uart_0_0/src/tx_fifo/tx_fifo.xdc] for cell 'design_1_i/axis_uart_0/inst/tx_data_fifo_i/U0'
Parsing XDC File [/home/ericbreh/school/cse293-final-project/Toolbox/utils/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/ericbreh/school/cse293-final-project/Toolbox/utils/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.957 ; gain = 0.000 ; free physical = 1799 ; free virtual = 5808
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2204.957 ; gain = 840.699 ; free physical = 1799 ; free virtual = 5808
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2241.473 ; gain = 36.516 ; free physical = 1757 ; free virtual = 5766

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 261cdaca5

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2241.473 ; gain = 0.000 ; free physical = 1756 ; free virtual = 5765

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 261cdaca5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5486

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 261cdaca5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5486
Phase 1 Initialization | Checksum: 261cdaca5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5486

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 261cdaca5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5486

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 261cdaca5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5486
Phase 2 Timer Update And Timing Data Collection | Checksum: 261cdaca5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5486

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 28ec682c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5486
Retarget | Checksum: 28ec682c5
INFO: [Opt 31-389] Phase Retarget created 26 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1dca1eb19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1479 ; free virtual = 5488
Constant propagation | Checksum: 1dca1eb19
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 50 cells
INFO: [Opt 31-1021] In phase Constant propagation, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1479 ; free virtual = 5488
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1479 ; free virtual = 5488
Phase 5 Sweep | Checksum: 1d1654156

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2533.371 ; gain = 0.000 ; free physical = 1478 ; free virtual = 5487
Sweep | Checksum: 1d1654156
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 159 cells
INFO: [Opt 31-1021] In phase Sweep, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d1654156

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2565.387 ; gain = 32.016 ; free physical = 1477 ; free virtual = 5486
BUFG optimization | Checksum: 1d1654156
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2793bfdf1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2565.387 ; gain = 32.016 ; free physical = 1477 ; free virtual = 5486
Shift Register Optimization | Checksum: 2793bfdf1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2b0310bfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2565.387 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5486
Post Processing Netlist | Checksum: 2b0310bfd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 29 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2fc648f74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2565.387 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5486

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2565.387 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5486
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2fc648f74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2565.387 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5486
Phase 9 Finalization | Checksum: 2fc648f74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2565.387 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5486
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              26  |              67  |                                             24  |
|  Constant propagation         |              35  |              50  |                                             23  |
|  Sweep                        |               8  |             159  |                                             58  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             29  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2fc648f74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2565.387 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5486

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 1 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 197f334e2

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1341 ; free virtual = 5354
Ending Power Optimization Task | Checksum: 197f334e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2882.355 ; gain = 316.969 ; free physical = 1341 ; free virtual = 5354

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1a671993d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1327 ; free virtual = 5340
Ending Final Cleanup Task | Checksum: 1a671993d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1327 ; free virtual = 5340

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1327 ; free virtual = 5340
Ending Netlist Obfuscation Task | Checksum: 1a671993d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1327 ; free virtual = 5340
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2882.355 ; gain = 677.398 ; free physical = 1327 ; free virtual = 5340
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1289 ; free virtual = 5303
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1289 ; free virtual = 5303
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1289 ; free virtual = 5303
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1288 ; free virtual = 5302
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1288 ; free virtual = 5302
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1287 ; free virtual = 5301
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1287 ; free virtual = 5301
INFO: [Common 17-1381] The checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1267 ; free virtual = 5282
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 149a448cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1267 ; free virtual = 5282
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1267 ; free virtual = 5282

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12d976195

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1266 ; free virtual = 5285

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15202457e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1262 ; free virtual = 5282

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15202457e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1261 ; free virtual = 5281
Phase 1 Placer Initialization | Checksum: 15202457e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1261 ; free virtual = 5281

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 218b9b409

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1259 ; free virtual = 5279

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2220a4ad0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1259 ; free virtual = 5279

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2220a4ad0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1259 ; free virtual = 5279

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 14fdf2eb0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1251 ; free virtual = 5272

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 14fdf2eb0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1251 ; free virtual = 5272

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 107 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 38 nets or LUTs. Breaked 0 LUT, combined 38 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1250 ; free virtual = 5273

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             38  |                    38  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             38  |                    38  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 16e0d4814

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1250 ; free virtual = 5273
Phase 2.5 Global Place Phase2 | Checksum: 1bc9a30f7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1249 ; free virtual = 5273
Phase 2 Global Placement | Checksum: 1bc9a30f7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1249 ; free virtual = 5273

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d82827e6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1249 ; free virtual = 5273

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28c922d1f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5273

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2771add82

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5273

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e5358fee

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5272

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e8be2085

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1245 ; free virtual = 5269

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1032aeae3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1246 ; free virtual = 5270

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e42f32bc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1246 ; free virtual = 5270
Phase 3 Detail Placement | Checksum: 1e42f32bc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1246 ; free virtual = 5270

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24e6ae16c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.503 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1465598a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1245 ; free virtual = 5269
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 28ff848f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1245 ; free virtual = 5269
Phase 4.1.1.1 BUFG Insertion | Checksum: 24e6ae16c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5268

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.503. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 257ff3803

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5268

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5268
Phase 4.1 Post Commit Optimization | Checksum: 257ff3803

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5268

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 257ff3803

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5267

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 257ff3803

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5267
Phase 4.3 Placer Reporting | Checksum: 257ff3803

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5267

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5267

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5267
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d19b3f15

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5267
Ending Placer Task | Checksum: 1acc6ff9a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5267
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1243 ; free virtual = 5267
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1239 ; free virtual = 5263
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1236 ; free virtual = 5261
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1237 ; free virtual = 5262
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1231 ; free virtual = 5259
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1231 ; free virtual = 5259
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1231 ; free virtual = 5259
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1231 ; free virtual = 5259
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1230 ; free virtual = 5259
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1230 ; free virtual = 5259
INFO: [Common 17-1381] The checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1223 ; free virtual = 5248
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 12.503 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1223 ; free virtual = 5249
Wrote PlaceDB: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1220 ; free virtual = 5249
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1220 ; free virtual = 5249
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1220 ; free virtual = 5250
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1220 ; free virtual = 5250
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1220 ; free virtual = 5250
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1220 ; free virtual = 5250
INFO: [Common 17-1381] The checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b31039a0 ConstDB: 0 ShapeSum: 47e46664 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 502de269 | NumContArr: 7e3ab1f4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 253ba8997

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1112 ; free virtual = 5140

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 253ba8997

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1112 ; free virtual = 5140

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 253ba8997

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1112 ; free virtual = 5140
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1630691bf

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1082 ; free virtual = 5110
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.613 | TNS=0.000  | WHS=-0.283 | THS=-214.207|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000174087 %
  Global Horizontal Routing Utilization  = 0.000213129 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2534
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2529
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 3

Phase 2 Router Initialization | Checksum: 12a7a56c5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1078 ; free virtual = 5106

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 12a7a56c5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1078 ; free virtual = 5106

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2305c5cdd

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105
Phase 4 Initial Routing | Checksum: 2305c5cdd

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.540 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2efab9a20

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105
Phase 5 Rip-up And Reroute | Checksum: 2efab9a20

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fd0f7652

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.628 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1fd0f7652

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1fd0f7652

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105
Phase 6 Delay and Skew Optimization | Checksum: 1fd0f7652

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.628 | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 215bc9ee9

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1075 ; free virtual = 5104
Phase 7 Post Hold Fix | Checksum: 215bc9ee9

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1075 ; free virtual = 5104

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.421247 %
  Global Horizontal Routing Utilization  = 0.308326 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 215bc9ee9

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1075 ; free virtual = 5104

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 215bc9ee9

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1075 ; free virtual = 5104

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ab605979

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1ab605979

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.628 | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1ab605979

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105
Total Elapsed time in route_design: 54.47 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 112f55e1e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 112f55e1e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1075 ; free virtual = 5104

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 2882.355 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5105
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:56 ; elapsed = 00:00:11 . Memory (MB): peak = 2952.578 ; gain = 38.453 ; free physical = 965 ; free virtual = 4994
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
130 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3000.602 ; gain = 118.246 ; free physical = 942 ; free virtual = 4976
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3000.602 ; gain = 0.000 ; free physical = 941 ; free virtual = 4975
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3000.602 ; gain = 0.000 ; free physical = 937 ; free virtual = 4974
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.602 ; gain = 0.000 ; free physical = 937 ; free virtual = 4974
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3000.602 ; gain = 0.000 ; free physical = 936 ; free virtual = 4974
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3000.602 ; gain = 0.000 ; free physical = 936 ; free virtual = 4974
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.602 ; gain = 0.000 ; free physical = 936 ; free virtual = 4974
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3000.602 ; gain = 0.000 ; free physical = 936 ; free virtual = 4974
INFO: [Common 17-1381] The checkpoint '/home/ericbreh/school/cse293-final-project/eth_project/eth_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_snoop_debug_0/inst/genblk1[1].axis_snoop_fifo_i/snoop_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_snoop_debug_0/inst/genblk1[0].axis_snoop_fifo_i/snoop_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_gpio_0/inst/sw_axis_i/axis_data_fifo_tuser>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3274.789 ; gain = 226.164 ; free physical = 610 ; free virtual = 4653
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 17:53:53 2025...
