Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 05 03:09:46 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DebUART_wrapper_control_sets_placed.rpt
| Design       : DebUART_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    93 |
| Unused register locations in slices containing registers |   280 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             270 |          106 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |             331 |          128 |
| Yes          | No                    | No                     |             655 |          269 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             676 |          193 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                              Enable Signal                                                                                             |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0       |                1 |              1 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          |                                                                                                                                                                                                        | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                              |                1 |              1 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                     |                1 |              1 |
| ~DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                 | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                             |                1 |              1 |
| ~DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          |                                                                                                                                                                                                        | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                 |                1 |              1 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0       |                1 |              1 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0                                                                                                                                       |                                                                                                                                                     |                2 |              2 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              2 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                         |                2 |              3 |
|  DebUART_i/counter_generic_0/U0/clk_dvr1/s_countValue_reg[2] |                                                                                                                                                                                                        |                                                                                                                                                     |                1 |              3 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                               | DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                     |                2 |              4 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                    |                2 |              4 |
| ~DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          |                                                                                                                                                                                                        | DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                 |                2 |              4 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                     | DebUART_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                       |                1 |              4 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                     | DebUART_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                       |                1 |              4 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | DebUART_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              4 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                              | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                2 |              4 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                     |                1 |              5 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                2 |              5 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                           |                                                                                                                                                     |                2 |              6 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[0]__0[0]                                                                                                                     |                                                                                                                                                     |                2 |              6 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | DebUART_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |              6 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]                                                                                                         |                                                                                                                                                     |                1 |              6 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                               |                                                                                                                                                     |                1 |              8 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                       | DebUART_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                3 |              8 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                     |                2 |              8 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                     |                7 |              8 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                     |                2 |              8 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                     |                3 |              8 |
|  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                |                                                                                                                                                     |                1 |              8 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                3 |              8 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                           |                                                                                                                                                     |                3 |              8 |
| ~DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE                          | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                       |                                                                                                                                                     |                1 |              8 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                          |                                                                                                                                                     |                4 |             10 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             11 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/BinToBCD16_1/U0/get_outputs                                                                                                                                                                  |                                                                                                                                                     |                3 |             12 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                     |                2 |             16 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             16 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/BinToBCD16_1/U0/int_rg_c[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                     |                2 |             16 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/BinToBCD16_0/U0/get_outputs                                                                                                                                                                  |                                                                                                                                                     |                6 |             20 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                7 |             20 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/FSM_even_odd_0/U0/next_array[5]_2                                                                                                                                                            |                                                                                                                                                     |               11 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/FSM_even_odd_0/U0/next_array[6]_7                                                                                                                                                            |                                                                                                                                                     |               10 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/FSM_even_odd_0/U0/next_array[1]_6                                                                                                                                                            |                                                                                                                                                     |               10 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/FSM_even_odd_0/U0/next_array[3]_0                                                                                                                                                            |                                                                                                                                                     |               18 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/FSM_even_odd_0/U0/next_array[2]_1                                                                                                                                                            |                                                                                                                                                     |               14 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/concat_memory_0/U0/vector_s[0][21]_i_1_n_0                                                                                                                                                   |                                                                                                                                                     |                7 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/concat_memory_0/U0/vector_s[3][21]_i_1_n_0                                                                                                                                                   |                                                                                                                                                     |                9 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/concat_memory_0/U0/vector_s[5][21]_i_1_n_0                                                                                                                                                   |                                                                                                                                                     |               14 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/concat_memory_0/U0/vector_s_reg[1]__0_n_0                                                                                                                                                    |                                                                                                                                                     |               10 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/concat_memory_0/U0/vector_s_reg[6]__0_n_0                                                                                                                                                    |                                                                                                                                                     |               12 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/concat_memory_0/U0/vector_s_reg[2]__0_n_0                                                                                                                                                    |                                                                                                                                                     |               15 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/concat_memory_0/U0/vector_s_reg[4]__0_n_0                                                                                                                                                    |                                                                                                                                                     |               12 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/concat_memory_0/U0/vector_s_reg[7]__0_n_0                                                                                                                                                    |                                                                                                                                                     |                8 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/FSM_even_odd_0/U0/next_array[0]_4                                                                                                                                                            |                                                                                                                                                     |                8 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/FSM_even_odd_0/U0/next_array[7]_5                                                                                                                                                            |                                                                                                                                                     |                9 |             22 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/FSM_even_odd_0/U0/next_array[4]_3                                                                                                                                                            |                                                                                                                                                     |               22 |             22 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   |                                                                                                                                                                                                        | DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                     |                4 |             23 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             23 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                               | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                6 |             26 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                7 |             26 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                            | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                5 |             26 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                7 |             26 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                     |                8 |             26 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                                                                      | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                6 |             26 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                     |                9 |             27 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0                                                                                    |                9 |             31 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |               14 |             32 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                7 |             32 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                     |                7 |             32 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |                9 |             32 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             32 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                     |               10 |             32 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |               10 |             32 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |               13 |             37 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Serial_Dbg_Intf.capture_1_reg                                                                                                                                        |                                                                                                                                                     |               11 |             47 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                   |               13 |             52 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               24 |             73 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                     |               10 |             75 |
|  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   |                                                                                                                                                                                                        |                                                                                                                                                     |               29 |             88 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                              |                                                                                                                                                     |               16 |            128 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               63 |            140 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                        |                                                                                                                                                     |               80 |            199 |
|  DebUART_i/clk_wiz_1/inst/clk_out1                           | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               67 |            218 |
+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                     3 |
| 3      |                     2 |
| 4      |                    11 |
| 5      |                     2 |
| 6      |                     4 |
| 8      |                    10 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                    49 |
+--------+-----------------------+


