{"vcs1":{"timestamp_begin":1730204116.578224209, "rt":3.99, "ut":0.93, "st":0.34}}
{"vcselab":{"timestamp_begin":1730204120.660227386, "rt":2.36, "ut":0.29, "st":0.20}}
{"link":{"timestamp_begin":1730204123.104611061, "rt":0.46, "ut":0.17, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730204115.740697922}
{"VCS_COMP_START_TIME": 1730204115.740697922}
{"VCS_COMP_END_TIME": 1730204125.214837107}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333660}}
{"stitch_vcselab": {"peak_mem": 231576}}
