Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb 18 21:56:47 2025
| Host         : dell running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu19eg-ffvc1760-2-i
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 20
+-----------+----------+----------------------------+--------+
| Rule      | Severity | Description                | Checks |
+-----------+----------+----------------------------+--------+
| PDCN-1569 | Warning  | LUT equation term check    | 3      |
| PDRC-134  | Warning  | SLICE_PairEqSame_B6B5_WARN | 3      |
| PDRC-136  | Warning  | SLICE_PairEqSame_C6C5_WARN | 2      |
| PDRC-138  | Warning  | SLICE_PairEqSame_D6D5_WARN | 5      |
| PDRC-142  | Warning  | SLICE_PairEqSame_B6B5_WARN | 2      |
| PDRC-144  | Warning  | SLICE_PairEqSame_C6C5_WARN | 2      |
| PDRC-146  | Warning  | SLICE_PairEqSame_D6D5_WARN | 2      |
| RTSTAT-10 | Warning  | No routable loads          | 1      |
+-----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A3))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A3))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-134#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X69Y270 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X75Y239 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X80Y247 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X67Y248 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X75Y239 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X64Y246 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X67Y248 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X67Y411 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#4 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X70Y227 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#5 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X75Y239 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X79Y260 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X83Y247 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X79Y260 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X83Y247 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X71Y229 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X79Y260 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
129 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu,
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu,
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg[1],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1],
design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1]
 (the first 15 of 127 listed nets/buses).
Related violations: <none>


