// Seed: 1222453706
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3
);
  logic id_4;
  logic id_5;
  generate
    assign id_5 = 1;
  endgenerate
endmodule
