Simulator report for lab4
Wed Nov 16 15:16:51 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ALTSYNCRAM
  6. |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 366 nodes    ;
; Simulation Coverage         ;      62.06 % ;
; Total Number of Transitions ; 5913         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; End time                                                                                   ; 2 us       ;               ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------+
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.06 % ;
; Total nodes checked                                 ; 366          ;
; Total output ports checked                          ; 369          ;
; Total output ports with complete 1/0-value coverage ; 229          ;
; Total output ports with no 1/0-value coverage       ; 76           ;
; Total output ports with no 1-value coverage         ; 128          ;
; Total output ports with no 0-value coverage         ; 88           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                                ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|address[5]                                                                                                             ; |main|address[5]                                                                                                                ; pin_out          ;
; |main|address[4]                                                                                                             ; |main|address[4]                                                                                                                ; pin_out          ;
; |main|address[3]                                                                                                             ; |main|address[3]                                                                                                                ; pin_out          ;
; |main|address[2]                                                                                                             ; |main|address[2]                                                                                                                ; pin_out          ;
; |main|address[1]                                                                                                             ; |main|address[1]                                                                                                                ; pin_out          ;
; |main|address[0]                                                                                                             ; |main|address[0]                                                                                                                ; pin_out          ;
; |main|clk                                                                                                                    ; |main|clk                                                                                                                       ; out              ;
; |main|data[8]                                                                                                                ; |main|data[8]                                                                                                                   ; pin_out          ;
; |main|data[7]                                                                                                                ; |main|data[7]                                                                                                                   ; pin_out          ;
; |main|data[6]                                                                                                                ; |main|data[6]                                                                                                                   ; pin_out          ;
; |main|data[5]                                                                                                                ; |main|data[5]                                                                                                                   ; pin_out          ;
; |main|data[4]                                                                                                                ; |main|data[4]                                                                                                                   ; pin_out          ;
; |main|data[3]                                                                                                                ; |main|data[3]                                                                                                                   ; pin_out          ;
; |main|data[2]                                                                                                                ; |main|data[2]                                                                                                                   ; pin_out          ;
; |main|data[1]                                                                                                                ; |main|data[1]                                                                                                                   ; pin_out          ;
; |main|control[3]                                                                                                             ; |main|control[3]                                                                                                                ; pin_out          ;
; |main|control[2]                                                                                                             ; |main|control[2]                                                                                                                ; pin_out          ;
; |main|control[1]                                                                                                             ; |main|control[1]                                                                                                                ; pin_out          ;
; |main|control[0]                                                                                                             ; |main|control[0]                                                                                                                ; pin_out          ;
; |main|word_one[8]                                                                                                            ; |main|word_one[8]                                                                                                               ; pin_out          ;
; |main|word_one[7]                                                                                                            ; |main|word_one[7]                                                                                                               ; pin_out          ;
; |main|word_one[6]                                                                                                            ; |main|word_one[6]                                                                                                               ; pin_out          ;
; |main|word_one[5]                                                                                                            ; |main|word_one[5]                                                                                                               ; pin_out          ;
; |main|word_one[3]                                                                                                            ; |main|word_one[3]                                                                                                               ; pin_out          ;
; |main|word_one[2]                                                                                                            ; |main|word_one[2]                                                                                                               ; pin_out          ;
; |main|word_one[1]                                                                                                            ; |main|word_one[1]                                                                                                               ; pin_out          ;
; |main|word_two[8]                                                                                                            ; |main|word_two[8]                                                                                                               ; pin_out          ;
; |main|word_two[7]                                                                                                            ; |main|word_two[7]                                                                                                               ; pin_out          ;
; |main|word_two[6]                                                                                                            ; |main|word_two[6]                                                                                                               ; pin_out          ;
; |main|word_two[4]                                                                                                            ; |main|word_two[4]                                                                                                               ; pin_out          ;
; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]   ; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]      ; out0             ;
; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]   ; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]      ; out0             ;
; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]    ; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]       ; out0             ;
; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]    ; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]       ; out0             ;
; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]   ; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]      ; out0             ;
; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]   ; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]      ; out0             ;
; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]   ; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]      ; out0             ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a1                 ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[1]                          ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a2                 ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[2]                          ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a3                 ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[3]                          ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a4                 ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[4]                          ; portadataout0    ;
; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                    ; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                                       ; out              ;
; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                    ; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                                       ; out              ;
; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                    ; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                                       ; out              ;
; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                    ; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                                       ; out              ;
; |main|ROM:inst|inst6                                                                                                         ; |main|ROM:inst|inst6                                                                                                            ; regout           ;
; |main|ROM:inst|inst4                                                                                                         ; |main|ROM:inst|inst4                                                                                                            ; out0             ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a1                     ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[1]                              ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a2                     ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[2]                              ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a3                     ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[3]                              ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a4                     ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[4]                              ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a5                     ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[5]                              ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a6                     ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[6]                              ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a7                     ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[7]                              ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a8                     ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[8]                              ; portadataout0    ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                                        ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                                        ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                                        ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                                        ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                                        ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                                        ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                                        ; out              ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                                        ; out              ;
; |main|control_device:inst8|addr[5]                                                                                           ; |main|control_device:inst8|addr[5]                                                                                              ; out0             ;
; |main|control_device:inst8|addr[4]                                                                                           ; |main|control_device:inst8|addr[4]                                                                                              ; out0             ;
; |main|control_device:inst8|addr[3]                                                                                           ; |main|control_device:inst8|addr[3]                                                                                              ; out0             ;
; |main|control_device:inst8|addr[2]                                                                                           ; |main|control_device:inst8|addr[2]                                                                                              ; out0             ;
; |main|control_device:inst8|addr[1]                                                                                           ; |main|control_device:inst8|addr[1]                                                                                              ; out0             ;
; |main|control_device:inst8|addr[0]                                                                                           ; |main|control_device:inst8|addr[0]                                                                                              ; out0             ;
; |main|control_device:inst8|inst37                                                                                            ; |main|control_device:inst8|inst37                                                                                               ; out0             ;
; |main|control_device:inst8|inst38                                                                                            ; |main|control_device:inst8|inst38                                                                                               ; out0             ;
; |main|control_device:inst8|inst39                                                                                            ; |main|control_device:inst8|inst39                                                                                               ; out0             ;
; |main|control_device:inst8|inst4                                                                                             ; |main|control_device:inst8|inst4                                                                                                ; out0             ;
; |main|control_device:inst8|inst9                                                                                             ; |main|control_device:inst8|inst9                                                                                                ; out0             ;
; |main|control_device:inst8|inst30                                                                                            ; |main|control_device:inst8|inst30                                                                                               ; out0             ;
; |main|control_device:inst8|inst6                                                                                             ; |main|control_device:inst8|inst6                                                                                                ; out0             ;
; |main|control_device:inst8|inst36                                                                                            ; |main|control_device:inst8|inst36                                                                                               ; out0             ;
; |main|control_device:inst8|inst33                                                                                            ; |main|control_device:inst8|inst33                                                                                               ; out0             ;
; |main|control_device:inst8|inst22                                                                                            ; |main|control_device:inst8|inst22                                                                                               ; out0             ;
; |main|control_device:inst8|inst7                                                                                             ; |main|control_device:inst8|inst7                                                                                                ; out0             ;
; |main|control_device:inst8|inst1                                                                                             ; |main|control_device:inst8|inst1                                                                                                ; out0             ;
; |main|control_device:inst8|inst10                                                                                            ; |main|control_device:inst8|inst10                                                                                               ; out0             ;
; |main|control_device:inst8|inst32                                                                                            ; |main|control_device:inst8|inst32                                                                                               ; out0             ;
; |main|control_device:inst8|inst34                                                                                            ; |main|control_device:inst8|inst34                                                                                               ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|tridata[8]~0                                                                   ; |main|control_device:inst8|lpm_bustri0:inst11|tridata[8]~0                                                                      ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|tridata[7]~1                                                                   ; |main|control_device:inst8|lpm_bustri0:inst11|tridata[7]~1                                                                      ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|tridata[6]~2                                                                   ; |main|control_device:inst8|lpm_bustri0:inst11|tridata[6]~2                                                                      ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|tridata[5]~3                                                                   ; |main|control_device:inst8|lpm_bustri0:inst11|tridata[5]~3                                                                      ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|tridata[4]~4                                                                   ; |main|control_device:inst8|lpm_bustri0:inst11|tridata[4]~4                                                                      ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|tridata[3]~5                                                                   ; |main|control_device:inst8|lpm_bustri0:inst11|tridata[3]~5                                                                      ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|tridata[2]~6                                                                   ; |main|control_device:inst8|lpm_bustri0:inst11|tridata[2]~6                                                                      ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|tridata[1]~7                                                                   ; |main|control_device:inst8|lpm_bustri0:inst11|tridata[1]~7                                                                      ; out0             ;
; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3]                                                   ; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2]                                                   ; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                   ; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                   ; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                   ; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                   ; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                   ; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                   ; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[8]                                             ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[8]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[7]                                             ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[7]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[6]                                             ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[6]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[4]                                             ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[4]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[3]                                                   ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[1]                                                   ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout             ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout                ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w1_n0_mux_dataout~0           ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w1_n0_mux_dataout~0              ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w2_n0_mux_dataout~0           ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w2_n0_mux_dataout~0              ; out0             ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[8]                                             ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[8]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[7]                                             ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[7]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[6]                                             ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[6]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[5]                                             ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[5]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[3]                                             ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[3]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[2]                                             ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[2]                                                ; regout           ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[1]                                             ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[1]                                                ; regout           ;
; |main|control_device:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]        ; |main|control_device:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]           ; out0             ;
; |main|control_device:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]        ; |main|control_device:inst8|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]           ; out0             ;
; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                   ; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                   ; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                   ; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                   ; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0   ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1   ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2   ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3   ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[3] ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]               ; regout           ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[2] ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]               ; regout           ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[1] ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]               ; regout           ;
; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_reg_bit1a[0] ; |main|control_device:inst8|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]               ; regout           ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]        ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]           ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]        ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]           ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]        ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]           ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]          ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]             ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]          ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]             ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]          ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]             ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]            ; out0             ;
; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]         ; |main|control_device:inst8|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]            ; out0             ;
; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~0           ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~0              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2           ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~3           ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~3              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~5           ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~5              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~7           ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~7              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~8           ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~8              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9           ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~12          ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~12             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13          ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14          ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~17          ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~17             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~18          ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~18             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19          ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19             ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~0                   ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~0                      ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~1                   ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~1                      ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~2                   ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~2                      ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~3                   ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~3                      ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~4                   ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~4                      ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~5                   ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~5                      ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~6                   ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~6                      ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~7                   ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~7                      ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~9                   ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~9                      ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~10                  ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~10                     ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~11                  ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~11                     ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~12                  ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~12                     ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~0           ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~0              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~1           ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~1              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2           ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~3           ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~3              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~5           ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~5              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6           ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~7           ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~7              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~8           ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~8              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9           ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9              ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~11          ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~11             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~12          ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~12             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13          ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16          ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~17          ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~17             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~18          ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~18             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~21          ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~21             ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~22          ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~22             ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|address[6]                                                                                                           ; |main|address[6]                                                                                                           ; pin_out          ;
; |main|data[0]                                                                                                              ; |main|data[0]                                                                                                              ; pin_out          ;
; |main|word_one[4]                                                                                                          ; |main|word_one[4]                                                                                                          ; pin_out          ;
; |main|word_one[0]                                                                                                          ; |main|word_one[0]                                                                                                          ; pin_out          ;
; |main|word_two[5]                                                                                                          ; |main|word_two[5]                                                                                                          ; pin_out          ;
; |main|word_two[3]                                                                                                          ; |main|word_two[3]                                                                                                          ; pin_out          ;
; |main|word_two[2]                                                                                                          ; |main|word_two[2]                                                                                                          ; pin_out          ;
; |main|word_two[1]                                                                                                          ; |main|word_two[1]                                                                                                          ; pin_out          ;
; |main|word_two[0]                                                                                                          ; |main|word_two[0]                                                                                                          ; pin_out          ;
; |main|processor_registers:inst2|inst1                                                                                      ; |main|processor_registers:inst2|inst1                                                                                      ; out0             ;
; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[8]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[7]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[6]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[5]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[4]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[3]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[2]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[1]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[8]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[8]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[7]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[7]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[6]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[6]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[5]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[4]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[3]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[2]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[8]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[8]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[7]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[7]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[6]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[6]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[5]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main|processor_registers:inst2|lpm_decode2:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; |main|processor_registers:inst2|lpm_decode2:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; out0             ;
; |main|processor_registers:inst2|lpm_decode2:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; |main|processor_registers:inst2|lpm_decode2:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; out0             ;
; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; |main|processor_registers:inst2|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; out0             ;
; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[8]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[8]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[7]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[7]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a0               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[0]                     ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a5               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[5]                     ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a6               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[6]                     ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a7               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[7]                     ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a8               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[8]                     ; portadataout0    ;
; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                  ; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[8]                                                  ; out              ;
; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                  ; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                                  ; out              ;
; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                  ; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                                  ; out              ;
; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                  ; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                                  ; out              ;
; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                  ; |main|RAM:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                                  ; out              ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0                   ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[0]                         ; portadataout0    ;
; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; |main|ROM:inst|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                                   ; out              ;
; |main|control_device:inst8|addr[6]                                                                                         ; |main|control_device:inst8|addr[6]                                                                                         ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|tridata[0]~8                                                                 ; |main|control_device:inst8|lpm_bustri0:inst11|tridata[0]~8                                                                 ; out0             ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[8]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[8]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[7]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|control_device:inst8|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[6]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[5]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|control_device:inst8|lpm_bustri1:inst23|lpm_bustri:lpm_bustri_component|dout[0]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|control_device:inst8|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                      ; out              ;
; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|control_device:inst8|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[6]                                      ; out              ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[5]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[2]                                                 ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[0]                                                 ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[6]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|control_device:inst8|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                      ; out              ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w3_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w3_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w4_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w4_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w5_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w5_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w6_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w6_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[4]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                 ; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                 ; regout           ;
; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[6]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|control_device:inst8|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[5]                                      ; out              ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~1         ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~1         ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4         ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4         ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6         ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6         ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10        ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~11        ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~11        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15        ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16        ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20        ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~21        ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~21        ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~8                 ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~8                 ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4         ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4         ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~23        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~23        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~24        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~24        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~27        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~27        ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|word_one[4]                                                                                                          ; |main|word_one[4]                                                                                                          ; pin_out          ;
; |main|word_one[0]                                                                                                          ; |main|word_one[0]                                                                                                          ; pin_out          ;
; |main|word_two[5]                                                                                                          ; |main|word_two[5]                                                                                                          ; pin_out          ;
; |main|word_two[3]                                                                                                          ; |main|word_two[3]                                                                                                          ; pin_out          ;
; |main|word_two[2]                                                                                                          ; |main|word_two[2]                                                                                                          ; pin_out          ;
; |main|word_two[1]                                                                                                          ; |main|word_two[1]                                                                                                          ; pin_out          ;
; |main|word_two[0]                                                                                                          ; |main|word_two[0]                                                                                                          ; pin_out          ;
; |main|processor_registers:inst2|inst1                                                                                      ; |main|processor_registers:inst2|inst1                                                                                      ; out0             ;
; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[8]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[8]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[7]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[6]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[5]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[4]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[3]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[2]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[1]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]                                            ; |main|processor_registers:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[8]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[8]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[7]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[7]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[6]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[6]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[5]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[4]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[3]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[2]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[4]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main|processor_registers:inst2|lpm_decode2:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; |main|processor_registers:inst2|lpm_decode2:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; out0             ;
; |main|processor_registers:inst2|lpm_decode2:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; |main|processor_registers:inst2|lpm_decode2:inst14|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; out0             ;
; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |main|processor_registers:inst2|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a0               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[0]                     ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a5               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[5]                     ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a6               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[6]                     ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a7               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[7]                     ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|ram_block1a8               ; |main|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_f2i1:auto_generated|q_a[8]                     ; portadataout0    ;
; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0                   ; |main|ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[0]                         ; portadataout0    ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[8]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[8]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[7]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                      ; out              ;
; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                      ; |main|control_device:inst8|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                      ; out              ;
; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5]                                                 ; |main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                 ; |main|control_device:inst8|lpm_dff1:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[5]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[3]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[2]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|control_device:inst8|lpm_dff0:word2_buffer|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[4]                                                 ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[4]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[2]                                                 ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[0]                                                 ; |main|control_device:inst8|lpm_dff1:inst31|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w0_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w3_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w3_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w4_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w4_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w5_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w5_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w6_n0_mux_dataout~0         ; |main|control_device:inst8|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_84e:auto_generated|l1_w6_n0_mux_dataout~0         ; out0             ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[4]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main|control_device:inst8|lpm_dff0:word1_buffer|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                 ; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                 ; regout           ;
; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                 ; |main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                 ; regout           ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15        ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16        ; |main|control_device:inst8|lpm_add_sub1:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16        ; out0             ;
; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~8                 ; |main|control_device:inst8|sub2:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~8                 ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4         ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4         ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~23        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~23        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~24        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~24        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26        ; out0             ;
; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~27        ; |main|control_device:inst8|lpm_add_sub1:inst20|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~27        ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Nov 16 15:16:51 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Info: Using vector source file "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab4/lab4_quartus/main.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_out[8]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_out[7]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_out[6]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_out[5]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_out[4]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_out[3]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_out[2]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_out[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "RAM_out[0]" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6]"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5]"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4]"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|control_device:inst8|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 260.0 ns on register "|main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 260.0 ns on register "|main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 660.0 ns on register "|main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[4]"
Warning: Found clock-sensitive change during active clock edge at time 660.0 ns on register "|main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 660.0 ns on register "|main|control_device:inst8|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[2]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.06 %
Info: Number of transitions in simulation is 5913
Info: Quartus II Simulator was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 145 megabytes
    Info: Processing ended: Wed Nov 16 15:16:51 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


