$comment
	File created using the following command:
		vcd file lab06.msim.vcd -direction
$end
$date
	Fri Nov 22 16:51:37 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab06_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % A4 $end
$var reg 1 & A5 $end
$var reg 1 ' A6 $end
$var reg 1 ( A7 $end
$var reg 1 ) B0 $end
$var reg 1 * B1 $end
$var reg 1 + B2 $end
$var reg 1 , B3 $end
$var reg 1 - B4 $end
$var reg 1 . B5 $end
$var reg 1 / B6 $end
$var reg 1 0 B7 $end
$var reg 1 1 C0 $end
$var reg 1 2 C1 $end
$var reg 1 3 C2 $end
$var reg 1 4 C3 $end
$var reg 1 5 C4 $end
$var reg 1 6 C5 $end
$var reg 1 7 C6 $end
$var reg 1 8 C7 $end
$var reg 1 9 CLK $end
$var reg 1 : D0 $end
$var reg 1 ; D1 $end
$var reg 1 < D2 $end
$var reg 1 = D3 $end
$var reg 1 > D4 $end
$var reg 1 ? D5 $end
$var reg 1 @ D6 $end
$var reg 1 A D7 $end
$var reg 1 B S0 $end
$var reg 1 C S1 $end
$var wire 1 D pin_name1 $end
$var wire 1 E pin_name2 $end
$var wire 1 F pin_name3 $end
$var wire 1 G pin_name4 $end
$var wire 1 H pin_name5 $end
$var wire 1 I pin_name6 $end
$var wire 1 J pin_name7 $end
$var wire 1 K pin_name8 $end

$scope module i1 $end
$var wire 1 L gnd $end
$var wire 1 M vcc $end
$var wire 1 N unknown $end
$var tri1 1 O devclrn $end
$var tri1 1 P devpor $end
$var tri1 1 Q devoe $end
$var wire 1 R pin_name1~output_o $end
$var wire 1 S pin_name2~output_o $end
$var wire 1 T pin_name3~output_o $end
$var wire 1 U pin_name4~output_o $end
$var wire 1 V pin_name5~output_o $end
$var wire 1 W pin_name6~output_o $end
$var wire 1 X pin_name7~output_o $end
$var wire 1 Y pin_name8~output_o $end
$var wire 1 Z CLK~input_o $end
$var wire 1 [ CLK~inputclkctrl_outclk $end
$var wire 1 \ C7~input_o $end
$var wire 1 ] S1~input_o $end
$var wire 1 ^ D7~input_o $end
$var wire 1 _ B7~input_o $end
$var wire 1 ` A7~input_o $end
$var wire 1 a S0~input_o $end
$var wire 1 b inst41~0_combout $end
$var wire 1 c inst41~1_combout $end
$var wire 1 d inst42~combout $end
$var wire 1 e B6~input_o $end
$var wire 1 f A6~input_o $end
$var wire 1 g C6~input_o $end
$var wire 1 h inst40~0_combout $end
$var wire 1 i D6~input_o $end
$var wire 1 j inst40~1_combout $end
$var wire 1 k B5~input_o $end
$var wire 1 l A5~input_o $end
$var wire 1 m inst39~0_combout $end
$var wire 1 n D5~input_o $end
$var wire 1 o C5~input_o $end
$var wire 1 p inst39~1_combout $end
$var wire 1 q C4~input_o $end
$var wire 1 r A4~input_o $end
$var wire 1 s inst38~0_combout $end
$var wire 1 t B4~input_o $end
$var wire 1 u D4~input_o $end
$var wire 1 v inst38~1_combout $end
$var wire 1 w A3~input_o $end
$var wire 1 x B3~input_o $end
$var wire 1 y inst37~0_combout $end
$var wire 1 z C3~input_o $end
$var wire 1 { D3~input_o $end
$var wire 1 | inst37~1_combout $end
$var wire 1 } D2~input_o $end
$var wire 1 ~ B2~input_o $end
$var wire 1 !! A2~input_o $end
$var wire 1 "! C2~input_o $end
$var wire 1 #! inst36~0_combout $end
$var wire 1 $! inst36~1_combout $end
$var wire 1 %! B1~input_o $end
$var wire 1 &! A1~input_o $end
$var wire 1 '! inst35~0_combout $end
$var wire 1 (! D1~input_o $end
$var wire 1 )! C1~input_o $end
$var wire 1 *! inst35~1_combout $end
$var wire 1 +! B0~input_o $end
$var wire 1 ,! A0~input_o $end
$var wire 1 -! C0~input_o $end
$var wire 1 .! inst34~0_combout $end
$var wire 1 /! D0~input_o $end
$var wire 1 0! inst34~1_combout $end
$var wire 1 1! inst76~0_combout $end
$var wire 1 2! inst84~combout $end
$var wire 1 3! inst122~q $end
$var wire 1 4! inst82~0_combout $end
$var wire 1 5! inst90~combout $end
$var wire 1 6! inst123~q $end
$var wire 1 7! inst88~0_combout $end
$var wire 1 8! inst96~combout $end
$var wire 1 9! inst124~q $end
$var wire 1 :! inst94~0_combout $end
$var wire 1 ;! inst102~combout $end
$var wire 1 <! inst125~q $end
$var wire 1 =! inst100~0_combout $end
$var wire 1 >! inst108~combout $end
$var wire 1 ?! inst126~q $end
$var wire 1 @! inst106~0_combout $end
$var wire 1 A! inst114~combout $end
$var wire 1 B! inst127~q $end
$var wire 1 C! inst112~0_combout $end
$var wire 1 D! inst120~combout $end
$var wire 1 E! inst128~q $end
$var wire 1 F! inst118~0_combout $end
$var wire 1 G! inst129~q $end
$var wire 1 H! inst78~combout $end
$var wire 1 I! inst121~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
xN
1O
1P
1Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
1,!
1-!
1.!
1/!
10!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
$end
#500000
19
1Z
1[
1I!
1R
1D
#1000000
1B
09
1a
0Z
0[
0.!
1d
11!
0H!
12!
#1500000
19
1Z
1[
0I!
13!
1S
0R
01!
14!
0D
1E
1H!
02!
04!
12!
15!
05!
#2000000
1C
0B
09
1]
0a
0Z
0[
1.!
00!
10!
0H!
1H!
#2500000
19
1Z
1[
1I!
1R
11!
1D
0H!
14!
02!
15!
#3000000
1B
09
1a
0Z
0[
1'!
1#!
1y
1s
1m
1h
1b
#3500000
19
1Z
1[
0I!
16!
03!
0S
1T
0R
01!
17!
04!
0D
1F
0E
1H!
05!
12!
07!
02!
18!
15!
08!
#4000000
0C
0B
09
0]
0a
0Z
0[
1*!
0'!
0#!
1|
0y
0s
1p
0m
0h
0d
1c
0b
1$!
1v
1j
0*!
0$!
0|
0v
0p
0j
0c
12!
18!
1>!
1D!
1A!
1;!
02!
05!
08!
0;!
0>!
0A!
0D!
#4500000
19
1Z
1[
1I!
06!
0T
1R
1D
0F
#5000000
09
0Z
0[
#5500000
19
1Z
1[
#6000000
09
0Z
0[
#6500000
19
1Z
1[
#7000000
09
0Z
0[
#7500000
19
1Z
1[
#8000000
09
0Z
0[
#8500000
19
1Z
1[
#9000000
09
0Z
0[
#9500000
19
1Z
1[
#10000000
09
0Z
0[
#10500000
19
1Z
1[
#11000000
09
0Z
0[
#11500000
19
1Z
1[
#12000000
09
0Z
0[
#12500000
19
1Z
1[
#13000000
09
0Z
0[
#13500000
19
1Z
1[
#14000000
09
0Z
0[
#14500000
19
1Z
1[
#15000000
09
0Z
0[
#15500000
19
1Z
1[
#16000000
