# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_pipelined.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 12:50:26 on Apr 04,2025
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 12:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 12:50:26 on Apr 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Fatal: (vopt-4) ****** Memory allocation failure. *****
# Attempting to allocate 4194336 bytes
# Please check your system for available memory and swap space.
# ** Fatal: (vopt-4) ****** Memory allocation failure. *****
# Attempting to allocate 4194336 bytes
# Please check your system for available memory and swap space.
# riscv_pipelined.sv(417): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 232.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./riscv_pipelined.do PAUSED at line 33
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# End time: 12:53:03 on Apr 04,2025, Elapsed time: 0:02:37
# Errors: 2, Warnings: 0
