-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
-- Date        : Sat Aug 10 18:42:10 2019
-- Host        : DESKTOP-JNP2NQV running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ip/microblaze_Video_Controller_4regs_0_0/microblaze_Video_Controller_4regs_0_0_sim_netlist.vhdl
-- Design      : microblaze_Video_Controller_4regs_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Background_drawer is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    bg_filled_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Background_drawer : entity is "Background_drawer";
end microblaze_Video_Controller_4regs_0_0_Background_drawer;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Background_drawer is
  signal \bg_type[3]_i_1_n_0\ : STD_LOGIC;
  signal \bg_type_reg_n_0_[0]\ : STD_LOGIC;
  signal \bg_type_reg_n_0_[1]\ : STD_LOGIC;
  signal \bg_type_reg_n_0_[2]\ : STD_LOGIC;
  signal \bg_type_reg_n_0_[3]\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \/_rgb_pixel[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \/_rgb_pixel[10]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \/_rgb_pixel[11]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \/_rgb_pixel[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \/_rgb_pixel[5]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \/_rgb_pixel[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \/_rgb_pixel[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \/_rgb_pixel[8]_i_1\ : label is "soft_lutpair2";
begin
\/_rgb_pixel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
        port map (
      I0 => \bg_type_reg_n_0_[2]\,
      I1 => \bg_type_reg_n_0_[0]\,
      I2 => \bg_type_reg_n_0_[1]\,
      I3 => \bg_type_reg_n_0_[3]\,
      O => p_1_out(0)
    );
\/_rgb_pixel[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \bg_type_reg_n_0_[1]\,
      I1 => \bg_type_reg_n_0_[3]\,
      I2 => \bg_type_reg_n_0_[2]\,
      O => p_1_out(10)
    );
\/_rgb_pixel[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEB"
    )
        port map (
      I0 => \bg_type_reg_n_0_[3]\,
      I1 => \bg_type_reg_n_0_[1]\,
      I2 => \bg_type_reg_n_0_[2]\,
      I3 => \bg_type_reg_n_0_[0]\,
      O => p_1_out(11)
    );
\/_rgb_pixel[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => \bg_type_reg_n_0_[3]\,
      I1 => \bg_type_reg_n_0_[0]\,
      I2 => \bg_type_reg_n_0_[2]\,
      I3 => \bg_type_reg_n_0_[1]\,
      O => p_1_out(3)
    );
\/_rgb_pixel[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \bg_type_reg_n_0_[2]\,
      I1 => \bg_type_reg_n_0_[1]\,
      I2 => \bg_type_reg_n_0_[3]\,
      I3 => \bg_type_reg_n_0_[0]\,
      O => p_1_out(5)
    );
\/_rgb_pixel[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1004"
    )
        port map (
      I0 => \bg_type_reg_n_0_[3]\,
      I1 => \bg_type_reg_n_0_[2]\,
      I2 => \bg_type_reg_n_0_[1]\,
      I3 => \bg_type_reg_n_0_[0]\,
      O => p_1_out(6)
    );
\/_rgb_pixel[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \bg_type_reg_n_0_[0]\,
      I1 => \bg_type_reg_n_0_[2]\,
      I2 => \bg_type_reg_n_0_[3]\,
      I3 => \bg_type_reg_n_0_[1]\,
      O => p_1_out(7)
    );
\/_rgb_pixel[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \bg_type_reg_n_0_[3]\,
      I1 => \bg_type_reg_n_0_[0]\,
      I2 => \bg_type_reg_n_0_[1]\,
      I3 => \bg_type_reg_n_0_[2]\,
      O => p_1_out(8)
    );
\/_rgb_pixel[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \bg_type_reg_n_0_[0]\,
      I1 => \bg_type_reg_n_0_[3]\,
      I2 => \bg_type_reg_n_0_[2]\,
      O => p_1_out(9)
    );
\_rgb_pixel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(0),
      Q => Q(0),
      R => \bg_type[3]_i_1_n_0\
    );
\_rgb_pixel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(10),
      Q => Q(7),
      R => \bg_type[3]_i_1_n_0\
    );
\_rgb_pixel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(11),
      Q => Q(8),
      R => \bg_type[3]_i_1_n_0\
    );
\_rgb_pixel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(3),
      Q => Q(1),
      R => \bg_type[3]_i_1_n_0\
    );
\_rgb_pixel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(5),
      Q => Q(2),
      R => \bg_type[3]_i_1_n_0\
    );
\_rgb_pixel_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(6),
      Q => Q(3),
      R => \bg_type[3]_i_1_n_0\
    );
\_rgb_pixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(7),
      Q => Q(4),
      R => \bg_type[3]_i_1_n_0\
    );
\_rgb_pixel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(8),
      Q => Q(5),
      R => \bg_type[3]_i_1_n_0\
    );
\_rgb_pixel_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(9),
      Q => Q(6),
      R => \bg_type[3]_i_1_n_0\
    );
\bg_type[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => bg_filled_reg,
      O => \bg_type[3]_i_1_n_0\
    );
\bg_type_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(0),
      Q => \bg_type_reg_n_0_[0]\,
      R => \bg_type[3]_i_1_n_0\
    );
\bg_type_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(1),
      Q => \bg_type_reg_n_0_[1]\,
      R => \bg_type[3]_i_1_n_0\
    );
\bg_type_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(2),
      Q => \bg_type_reg_n_0_[2]\,
      R => \bg_type[3]_i_1_n_0\
    );
\bg_type_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => D(3),
      Q => \bg_type_reg_n_0_[3]\,
      R => \bg_type[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Car_drawer is
  port (
    Q : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[8]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[11]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[7]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[10]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[5]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[11]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_2\ : out STD_LOGIC;
    \_rgb_out_reg[6]\ : out STD_LOGIC;
    \_rgb_out_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[8]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    hcount : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \vc_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb_pixel : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vcount : in STD_LOGIC_VECTOR ( 5 downto 0 );
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    nxt_rgb1 : in STD_LOGIC;
    \vc_reg[10]_6\ : in STD_LOGIC;
    \vc_reg[10]_7\ : in STD_LOGIC;
    \vc_reg[10]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[6]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[6]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[6]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[6]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[6]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[6]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[6]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[9]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \vc_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Car_drawer : entity is "Car_drawer";
end microblaze_Video_Controller_4regs_0_0_Car_drawer;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Car_drawer is
  signal \^q\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \_rgb_out[11]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \^_rgb_out_reg[11]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_rgb_pixel[0]_i_1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_111_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_112_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_113_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_134_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_135_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_136_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_167_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_168_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_169_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_170_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_171_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_183_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_184_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_185_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_186__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_187_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_199_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_200_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_201_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_202_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_203_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_215_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_216_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_217_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_218_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_219_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_231_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_232_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_233_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_234_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_235_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_247_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_248__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_249_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_250_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_251_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_29_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_52_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_53_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_54_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_66_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_70_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_88_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_89_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_90_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_107_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_108_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_136_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_137_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_138_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_154_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_155_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_156_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_157_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_158_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_170_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_171__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_172_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_173__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_174_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_186_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_187_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_188_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_189__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_190_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_202_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_203_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_204_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_205_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_206_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_218_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_219_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_220_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_221_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_222_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_234_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_235_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_236_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_237__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_238_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_250_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_251_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_252_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_253_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_254_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_266_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_267_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_268_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_269_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_270_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_274_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_275_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_276_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_277_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_278_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_290_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_291_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_292_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_293_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_294_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_37__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_38__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_39_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_60__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_61__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_62__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_83_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_84_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_85_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_16_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_43_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_58__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_60__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_61_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_2_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_3_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_4_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[0]_1\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[0]_2\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \_rgb_pixel_reg[10]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_106_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_106_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_106_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_119_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_119_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_119_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_129_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_129_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_129_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_129_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_142_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_142_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_142_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_23_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_23_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_23_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_36_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_36_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_36_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_40_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_40_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_40_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_40_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_44_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_44_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_44_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_44_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_5_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_5_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_5_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_83_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_83_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_83_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_83_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_96_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_96_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_96_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[11]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[11]_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_101_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_101_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_101_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_101_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_114_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_114_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_114_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_120_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_120_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_120_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_131_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_131_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_131_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_131_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_17_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_17_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_17_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_17_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_32_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_32_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_32_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_55_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_55_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_55_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_55_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_68_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_68_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_68_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_78_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_78_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_78_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_91_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_91_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_91_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^_rgb_pixel_reg[2]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[5]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \_rgb_pixel_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_24_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_24_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_24_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_4_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_4_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[7]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[8]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal car_pixel : STD_LOGIC_VECTOR ( 4 to 4 );
  signal nxt_pixel146_out : STD_LOGIC;
  signal obj_reg1 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg10 : STD_LOGIC;
  signal obj_reg100 : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[0]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[10]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[11]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[12]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[13]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[14]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[15]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[16]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[18]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[19]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[1]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[20]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[2]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[3]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[4]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[5]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_reg1[20]_i_2_n_0\ : STD_LOGIC;
  signal obj_reg2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg20 : STD_LOGIC;
  signal obj_reg3 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg30 : STD_LOGIC;
  signal obj_reg4 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg40 : STD_LOGIC;
  signal obj_reg5 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg50 : STD_LOGIC;
  signal obj_reg6 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg60 : STD_LOGIC;
  signal \obj_reg6[20]_i_2_n_0\ : STD_LOGIC;
  signal obj_reg7 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg70 : STD_LOGIC;
  signal \obj_reg7[20]_i_2_n_0\ : STD_LOGIC;
  signal \obj_reg7[20]_i_3_n_0\ : STD_LOGIC;
  signal obj_reg8 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg80 : STD_LOGIC;
  signal obj_reg9 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg90 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW__rgb_pixel_reg[10]_i_106_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_119_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_129_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_142_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_101_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_114_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_131_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_13__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_10\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_8\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \_rgb_pixel[1]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_5\ : label is "soft_lutpair6";
begin
  Q(20 downto 0) <= \^q\(20 downto 0);
  \_rgb_out_reg[11]\(7 downto 0) <= \^_rgb_out_reg[11]\(7 downto 0);
  \_rgb_pixel_reg[0]_0\(20 downto 0) <= \^_rgb_pixel_reg[0]_0\(20 downto 0);
  \_rgb_pixel_reg[0]_1\(20 downto 0) <= \^_rgb_pixel_reg[0]_1\(20 downto 0);
  \_rgb_pixel_reg[0]_2\ <= \^_rgb_pixel_reg[0]_2\;
  \_rgb_pixel_reg[10]_0\(20 downto 0) <= \^_rgb_pixel_reg[10]_0\(20 downto 0);
  \_rgb_pixel_reg[11]_0\(20 downto 0) <= \^_rgb_pixel_reg[11]_0\(20 downto 0);
  \_rgb_pixel_reg[11]_1\ <= \^_rgb_pixel_reg[11]_1\;
  \_rgb_pixel_reg[1]_0\(20 downto 0) <= \^_rgb_pixel_reg[1]_0\(20 downto 0);
  \_rgb_pixel_reg[1]_2\(0) <= \^_rgb_pixel_reg[1]_2\(0);
  \_rgb_pixel_reg[2]_0\(20 downto 0) <= \^_rgb_pixel_reg[2]_0\(20 downto 0);
  \_rgb_pixel_reg[5]_0\(20 downto 0) <= \^_rgb_pixel_reg[5]_0\(20 downto 0);
  \_rgb_pixel_reg[7]_0\(20 downto 0) <= \^_rgb_pixel_reg[7]_0\(20 downto 0);
  \_rgb_pixel_reg[8]_0\(20 downto 0) <= \^_rgb_pixel_reg[8]_0\(20 downto 0);
  p_0_in <= \^p_0_in\;
  sel0(0) <= \^sel0\(0);
\_rgb_out[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^p_0_in\
    );
\_rgb_out[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^_rgb_out_reg[11]\(1),
      I1 => \^_rgb_out_reg[11]\(0),
      I2 => \^_rgb_out_reg[11]\(2),
      I3 => \^_rgb_out_reg[11]\(5),
      I4 => \_rgb_out[11]_i_17_n_0\,
      O => \^sel0\(0)
    );
\_rgb_out[11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^_rgb_out_reg[11]\(4),
      I1 => \^_rgb_out_reg[11]\(3),
      I2 => car_pixel(4),
      I3 => \^_rgb_out_reg[11]\(7),
      I4 => \^_rgb_out_reg[11]\(6),
      O => \_rgb_out[11]_i_17_n_0\
    );
\_rgb_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => \_rgb_out[4]_i_2_n_0\,
      I3 => nxt_rgb1,
      O => D(0)
    );
\_rgb_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => car_pixel(4),
      I1 => \^sel0\(0),
      I2 => rgb_pixel(0),
      I3 => \_rgb_pixel_reg[7]_4\(0),
      I4 => \_rgb_pixel_reg[11]_5\(0),
      I5 => \_rgb_pixel_reg[11]_5\(1),
      O => \_rgb_out[4]_i_2_n_0\
    );
\_rgb_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]\(4),
      I1 => \^sel0\(0),
      I2 => rgb_pixel(0),
      I3 => \_rgb_pixel_reg[7]_4\(1),
      I4 => \_rgb_pixel_reg[11]_5\(0),
      I5 => \_rgb_pixel_reg[11]_5\(1),
      O => \_rgb_out_reg[6]\
    );
\_rgb_pixel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F4F5F5F5F5"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_4_n_0\,
      I1 => \vc_reg[10]_6\,
      I2 => \_rgb_pixel[0]_i_3_n_0\,
      I3 => \^_rgb_pixel_reg[0]_2\,
      I4 => \_rgb_pixel[11]_i_3_n_0\,
      I5 => \_rgb_pixel[10]_i_10_n_0\,
      O => \_rgb_pixel[0]_i_1_n_0\
    );
\_rgb_pixel[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEFEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[5]_i_2_n_0\,
      I1 => \_rgb_pixel[11]_i_2_n_0\,
      I2 => \vc_reg[10]\(0),
      I3 => \_rgb_pixel_reg[10]_i_5_n_0\,
      I4 => \hc_reg[10]\(0),
      I5 => CO(0),
      O => \_rgb_pixel[0]_i_3_n_0\
    );
\_rgb_pixel[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => CO(0),
      I1 => \hc_reg[10]\(0),
      I2 => \_rgb_pixel_reg[10]_i_5_n_0\,
      I3 => \vc_reg[10]\(0),
      I4 => s00_axi_aresetn,
      O => \_rgb_pixel[10]_i_1_n_0\
    );
\_rgb_pixel[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_5\(0),
      I1 => \_rgb_pixel_reg[10]_i_44_n_0\,
      I2 => \hc_reg[10]_2\(0),
      I3 => \vc_reg[10]_4\(0),
      O => \_rgb_pixel[10]_i_10_n_0\
    );
\_rgb_pixel[10]_i_100__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => vcount(4),
      I2 => \^_rgb_pixel_reg[0]_0\(9),
      I3 => vcount(5),
      O => \_rgb_pixel_reg[0]_3\(1)
    );
\_rgb_pixel[10]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[0]_0\(8),
      I3 => vcount(4),
      O => \_rgb_pixel_reg[0]_3\(0)
    );
\_rgb_pixel[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEEF"
    )
        port map (
      I0 => \_rgb_pixel[5]_i_2_n_0\,
      I1 => \_rgb_pixel[11]_i_4_n_0\,
      I2 => \_rgb_pixel[8]_i_2_n_0\,
      I3 => \_rgb_pixel[11]_i_3_n_0\,
      I4 => \_rgb_pixel[11]_i_2_n_0\,
      O => \_rgb_pixel[10]_i_11_n_0\
    );
\_rgb_pixel[10]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(19),
      I1 => hcount(5),
      I2 => \^_rgb_pixel_reg[8]_0\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[10]_i_111_n_0\
    );
\_rgb_pixel[10]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(18),
      I1 => hcount(4),
      I2 => \^_rgb_pixel_reg[8]_0\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[10]_i_112_n_0\
    );
\_rgb_pixel[10]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[8]_0\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[10]_i_113_n_0\
    );
\_rgb_pixel[10]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[8]_3\(0)
    );
\_rgb_pixel[10]_i_123__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(8),
      I1 => vcount(4),
      I2 => \^_rgb_pixel_reg[8]_0\(9),
      I3 => vcount(5),
      O => \_rgb_pixel_reg[8]_1\(1)
    );
\_rgb_pixel[10]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[8]_0\(8),
      I3 => vcount(4),
      O => \_rgb_pixel_reg[8]_1\(0)
    );
\_rgb_pixel[10]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(19),
      I1 => hcount(5),
      I2 => \^_rgb_pixel_reg[2]_0\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[10]_i_134_n_0\
    );
\_rgb_pixel[10]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(18),
      I1 => hcount(4),
      I2 => \^_rgb_pixel_reg[2]_0\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[10]_i_135_n_0\
    );
\_rgb_pixel[10]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[2]_0\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[10]_i_136_n_0\
    );
\_rgb_pixel[10]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[2]_3\(0)
    );
\_rgb_pixel[10]_i_146__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(8),
      I1 => vcount(4),
      I2 => \^_rgb_pixel_reg[2]_0\(9),
      I3 => vcount(5),
      O => \_rgb_pixel_reg[2]_1\(1)
    );
\_rgb_pixel[10]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[2]_0\(8),
      I3 => vcount(4),
      O => \_rgb_pixel_reg[2]_1\(0)
    );
\_rgb_pixel[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => vcount(4),
      I2 => \^q\(9),
      I3 => vcount(5),
      O => S(1)
    );
\_rgb_pixel[10]_i_167\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(14),
      O => \_rgb_pixel[10]_i_167_n_0\
    );
\_rgb_pixel[10]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[0]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[10]_i_168_n_0\
    );
\_rgb_pixel[10]_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[0]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[10]_i_169_n_0\
    );
\_rgb_pixel[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(7),
      I1 => vcount(3),
      I2 => \^q\(8),
      I3 => vcount(4),
      O => S(0)
    );
\_rgb_pixel[10]_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[0]_0\(14),
      O => \_rgb_pixel[10]_i_170_n_0\
    );
\_rgb_pixel[10]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[10]_i_171_n_0\
    );
\_rgb_pixel[10]_i_183\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel[10]_i_183_n_0\
    );
\_rgb_pixel[10]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[10]_i_184_n_0\
    );
\_rgb_pixel[10]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[10]_i_185_n_0\
    );
\_rgb_pixel[10]_i_186__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel[10]_i_186__0_n_0\
    );
\_rgb_pixel[10]_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[10]_i_187_n_0\
    );
\_rgb_pixel[10]_i_199\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(14),
      O => \_rgb_pixel[10]_i_199_n_0\
    );
\_rgb_pixel[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F10000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\,
      I1 => \_rgb_pixel[10]_i_8_n_0\,
      I2 => \_rgb_pixel[10]_i_9_n_0\,
      I3 => \_rgb_pixel[10]_i_10_n_0\,
      I4 => \_rgb_pixel[10]_i_11_n_0\,
      O => \_rgb_pixel[10]_i_2_n_0\
    );
\_rgb_pixel[10]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[8]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[10]_i_200_n_0\
    );
\_rgb_pixel[10]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[8]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[10]_i_201_n_0\
    );
\_rgb_pixel[10]_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[8]_0\(14),
      O => \_rgb_pixel[10]_i_202_n_0\
    );
\_rgb_pixel[10]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[10]_i_203_n_0\
    );
\_rgb_pixel[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[1]_5\(0)
    );
\_rgb_pixel[10]_i_215\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(4),
      O => \_rgb_pixel[10]_i_215_n_0\
    );
\_rgb_pixel[10]_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[8]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[10]_i_216_n_0\
    );
\_rgb_pixel[10]_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[8]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[10]_i_217_n_0\
    );
\_rgb_pixel[10]_i_218\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[8]_0\(4),
      O => \_rgb_pixel[10]_i_218_n_0\
    );
\_rgb_pixel[10]_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[10]_i_219_n_0\
    );
\_rgb_pixel[10]_i_231\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(14),
      O => \_rgb_pixel[10]_i_231_n_0\
    );
\_rgb_pixel[10]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[2]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[10]_i_232_n_0\
    );
\_rgb_pixel[10]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[2]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[10]_i_233_n_0\
    );
\_rgb_pixel[10]_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[2]_0\(14),
      O => \_rgb_pixel[10]_i_234_n_0\
    );
\_rgb_pixel[10]_i_235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[10]_i_235_n_0\
    );
\_rgb_pixel[10]_i_247\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(4),
      O => \_rgb_pixel[10]_i_247_n_0\
    );
\_rgb_pixel[10]_i_248__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[2]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[10]_i_248__0_n_0\
    );
\_rgb_pixel[10]_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[2]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[10]_i_249_n_0\
    );
\_rgb_pixel[10]_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[2]_0\(4),
      O => \_rgb_pixel[10]_i_250_n_0\
    );
\_rgb_pixel[10]_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[10]_i_251_n_0\
    );
\_rgb_pixel[10]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(19),
      I1 => hcount(5),
      I2 => \^q\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[10]_i_28_n_0\
    );
\_rgb_pixel[10]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(18),
      I1 => hcount(4),
      I2 => \^q\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[10]_i_29_n_0\
    );
\_rgb_pixel[10]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(17),
      I1 => hcount(3),
      I2 => \^q\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[10]_i_30_n_0\
    );
\_rgb_pixel[10]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \_rgb_pixel[10]_i_50_n_0\
    );
\_rgb_pixel[10]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(7),
      I1 => vcount(3),
      I2 => \^q\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[10]_i_51_n_0\
    );
\_rgb_pixel[10]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(5),
      I1 => vcount(1),
      I2 => \^q\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[10]_i_52_n_0\
    );
\_rgb_pixel[10]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(5),
      I1 => vcount(1),
      I2 => \^q\(4),
      O => \_rgb_pixel[10]_i_53_n_0\
    );
\_rgb_pixel[10]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[10]_i_54_n_0\
    );
\_rgb_pixel[10]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \_rgb_pixel[10]_i_66_n_0\
    );
\_rgb_pixel[10]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(17),
      I1 => hcount(3),
      I2 => \^q\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[10]_i_67_n_0\
    );
\_rgb_pixel[10]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(15),
      I1 => hcount(1),
      I2 => \^q\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[10]_i_68_n_0\
    );
\_rgb_pixel[10]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(15),
      I1 => hcount(1),
      I2 => \^q\(14),
      O => \_rgb_pixel[10]_i_69_n_0\
    );
\_rgb_pixel[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_18\(0),
      I1 => \_rgb_pixel_reg[10]_i_36_n_0\,
      I2 => \hc_reg[10]_8\(0),
      I3 => \vc_reg[10]_19\(0),
      O => \^_rgb_pixel_reg[0]_2\
    );
\_rgb_pixel[10]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[10]_i_70_n_0\
    );
\_rgb_pixel[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_3\(0),
      I1 => \_rgb_pixel_reg[10]_i_40_n_0\,
      I2 => \hc_reg[10]_1\(0),
      I3 => \vc_reg[10]_2\(0),
      O => \_rgb_pixel[10]_i_8_n_0\
    );
\_rgb_pixel[10]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(19),
      I1 => hcount(5),
      I2 => \^_rgb_pixel_reg[0]_0\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[10]_i_88_n_0\
    );
\_rgb_pixel[10]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(18),
      I1 => hcount(4),
      I2 => \^_rgb_pixel_reg[0]_0\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[10]_i_89_n_0\
    );
\_rgb_pixel[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => \vc_reg[10]_10\(0),
      I1 => \hc_reg[10]_4\(0),
      I2 => \_rgb_pixel_reg[11]_i_17_n_0\,
      I3 => \vc_reg[10]_11\(0),
      I4 => \^_rgb_pixel_reg[11]_1\,
      I5 => \_rgb_pixel[5]_i_2_n_0\,
      O => \_rgb_pixel[10]_i_9_n_0\
    );
\_rgb_pixel[10]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[0]_0\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[10]_i_90_n_0\
    );
\_rgb_pixel[10]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[0]_7\(0)
    );
\_rgb_pixel[11]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(19),
      I1 => hcount(5),
      I2 => \^_rgb_pixel_reg[11]_0\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[11]_i_106_n_0\
    );
\_rgb_pixel[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(18),
      I1 => hcount(4),
      I2 => \^_rgb_pixel_reg[11]_0\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[11]_i_107_n_0\
    );
\_rgb_pixel[11]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[11]_0\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[11]_i_108_n_0\
    );
\_rgb_pixel[11]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[11]_4\(0)
    );
\_rgb_pixel[11]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(8),
      I1 => vcount(4),
      I2 => \^_rgb_pixel_reg[11]_0\(9),
      I3 => vcount(5),
      O => \_rgb_pixel_reg[11]_2\(1)
    );
\_rgb_pixel[11]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[11]_0\(8),
      I3 => vcount(4),
      O => \_rgb_pixel_reg[11]_2\(0)
    );
\_rgb_pixel[11]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(8),
      I1 => vcount(4),
      I2 => \^_rgb_pixel_reg[0]_1\(9),
      I3 => vcount(5),
      O => \_rgb_pixel_reg[0]_4\(1)
    );
\_rgb_pixel[11]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[0]_1\(8),
      I3 => vcount(4),
      O => \_rgb_pixel_reg[0]_4\(0)
    );
\_rgb_pixel[11]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[0]_8\(0)
    );
\_rgb_pixel[11]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(19),
      I1 => hcount(5),
      I2 => \^_rgb_pixel_reg[0]_1\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[11]_i_136_n_0\
    );
\_rgb_pixel[11]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(18),
      I1 => hcount(4),
      I2 => \^_rgb_pixel_reg[0]_1\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[11]_i_137_n_0\
    );
\_rgb_pixel[11]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[0]_1\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[11]_i_138_n_0\
    );
\_rgb_pixel[11]_i_154\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(14),
      O => \_rgb_pixel[11]_i_154_n_0\
    );
\_rgb_pixel[11]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[1]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_155_n_0\
    );
\_rgb_pixel[11]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[1]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_156_n_0\
    );
\_rgb_pixel[11]_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[1]_0\(14),
      O => \_rgb_pixel[11]_i_157_n_0\
    );
\_rgb_pixel[11]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[11]_i_158_n_0\
    );
\_rgb_pixel[11]_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(4),
      O => \_rgb_pixel[11]_i_170_n_0\
    );
\_rgb_pixel[11]_i_171__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[1]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_171__0_n_0\
    );
\_rgb_pixel[11]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[1]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_172_n_0\
    );
\_rgb_pixel[11]_i_173__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[1]_0\(4),
      O => \_rgb_pixel[11]_i_173__0_n_0\
    );
\_rgb_pixel[11]_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[11]_i_174_n_0\
    );
\_rgb_pixel[11]_i_186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(14),
      O => \_rgb_pixel[11]_i_186_n_0\
    );
\_rgb_pixel[11]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[7]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_187_n_0\
    );
\_rgb_pixel[11]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[7]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_188_n_0\
    );
\_rgb_pixel[11]_i_189__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[7]_0\(14),
      O => \_rgb_pixel[11]_i_189__0_n_0\
    );
\_rgb_pixel[11]_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[11]_i_190_n_0\
    );
\_rgb_pixel[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55FF55FF54"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_2_n_0\,
      I1 => \_rgb_pixel[11]_i_3_n_0\,
      I2 => \_rgb_pixel[11]_i_4_n_0\,
      I3 => \_rgb_pixel[11]_i_5_n_0\,
      I4 => \^_rgb_pixel_reg[11]_1\,
      I5 => \vc_reg[10]_7\,
      O => \_rgb_pixel[11]_i_1__0_n_0\
    );
\_rgb_pixel[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_0\(0),
      I1 => \_rgb_pixel_reg[11]_i_9_n_0\,
      I2 => \hc_reg[10]_0\(0),
      I3 => \vc_reg[10]_1\(0),
      O => \_rgb_pixel[11]_i_2_n_0\
    );
\_rgb_pixel[11]_i_202\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(4),
      O => \_rgb_pixel[11]_i_202_n_0\
    );
\_rgb_pixel[11]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[7]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_203_n_0\
    );
\_rgb_pixel[11]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[7]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_204_n_0\
    );
\_rgb_pixel[11]_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[7]_0\(4),
      O => \_rgb_pixel[11]_i_205_n_0\
    );
\_rgb_pixel[11]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[11]_i_206_n_0\
    );
\_rgb_pixel[11]_i_218\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(14),
      O => \_rgb_pixel[11]_i_218_n_0\
    );
\_rgb_pixel[11]_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[10]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_219_n_0\
    );
\_rgb_pixel[11]_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[10]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_220_n_0\
    );
\_rgb_pixel[11]_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[10]_0\(14),
      O => \_rgb_pixel[11]_i_221_n_0\
    );
\_rgb_pixel[11]_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[11]_i_222_n_0\
    );
\_rgb_pixel[11]_i_234\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(4),
      O => \_rgb_pixel[11]_i_234_n_0\
    );
\_rgb_pixel[11]_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[10]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_235_n_0\
    );
\_rgb_pixel[11]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[10]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_236_n_0\
    );
\_rgb_pixel[11]_i_237__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[10]_0\(4),
      O => \_rgb_pixel[11]_i_237__0_n_0\
    );
\_rgb_pixel[11]_i_238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[11]_i_238_n_0\
    );
\_rgb_pixel[11]_i_250\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(14),
      O => \_rgb_pixel[11]_i_250_n_0\
    );
\_rgb_pixel[11]_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[11]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_251_n_0\
    );
\_rgb_pixel[11]_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[11]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_252_n_0\
    );
\_rgb_pixel[11]_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[11]_0\(14),
      O => \_rgb_pixel[11]_i_253_n_0\
    );
\_rgb_pixel[11]_i_254\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[11]_i_254_n_0\
    );
\_rgb_pixel[11]_i_266\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(4),
      O => \_rgb_pixel[11]_i_266_n_0\
    );
\_rgb_pixel[11]_i_267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[11]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_267_n_0\
    );
\_rgb_pixel[11]_i_268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[11]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_268_n_0\
    );
\_rgb_pixel[11]_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[11]_0\(4),
      O => \_rgb_pixel[11]_i_269_n_0\
    );
\_rgb_pixel[11]_i_270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[11]_i_270_n_0\
    );
\_rgb_pixel[11]_i_274\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(4),
      O => \_rgb_pixel[11]_i_274_n_0\
    );
\_rgb_pixel[11]_i_275\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[0]_1\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_275_n_0\
    );
\_rgb_pixel[11]_i_276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[0]_1\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[11]_i_276_n_0\
    );
\_rgb_pixel[11]_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[0]_1\(4),
      O => \_rgb_pixel[11]_i_277_n_0\
    );
\_rgb_pixel[11]_i_278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[11]_i_278_n_0\
    );
\_rgb_pixel[11]_i_290\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(14),
      O => \_rgb_pixel[11]_i_290_n_0\
    );
\_rgb_pixel[11]_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[0]_1\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_291_n_0\
    );
\_rgb_pixel[11]_i_292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[0]_1\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[11]_i_292_n_0\
    );
\_rgb_pixel[11]_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[0]_1\(14),
      O => \_rgb_pixel[11]_i_293_n_0\
    );
\_rgb_pixel[11]_i_294\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[11]_i_294_n_0\
    );
\_rgb_pixel[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_16\(0),
      I1 => \_rgb_pixel_reg[11]_i_13__0_n_0\,
      I2 => \hc_reg[10]_7\(0),
      I3 => \vc_reg[10]_17\(0),
      O => \_rgb_pixel[11]_i_3_n_0\
    );
\_rgb_pixel[11]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(19),
      I1 => hcount(5),
      I2 => \^_rgb_pixel_reg[1]_0\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[11]_i_37__0_n_0\
    );
\_rgb_pixel[11]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(18),
      I1 => hcount(4),
      I2 => \^_rgb_pixel_reg[1]_0\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[11]_i_38__0_n_0\
    );
\_rgb_pixel[11]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[1]_0\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[11]_i_39_n_0\
    );
\_rgb_pixel[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_11\(0),
      I1 => \_rgb_pixel_reg[11]_i_17_n_0\,
      I2 => \hc_reg[10]_4\(0),
      I3 => \vc_reg[10]_10\(0),
      O => \_rgb_pixel[11]_i_4_n_0\
    );
\_rgb_pixel[11]_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[1]_6\(0)
    );
\_rgb_pixel[11]_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(8),
      I1 => vcount(4),
      I2 => \^_rgb_pixel_reg[1]_0\(9),
      I3 => vcount(5),
      O => \_rgb_pixel_reg[1]_1\(1)
    );
\_rgb_pixel[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \_rgb_pixel[5]_i_2_n_0\,
      I1 => CO(0),
      I2 => \hc_reg[10]\(0),
      I3 => \_rgb_pixel_reg[10]_i_5_n_0\,
      I4 => \vc_reg[10]\(0),
      O => \_rgb_pixel[11]_i_5_n_0\
    );
\_rgb_pixel[11]_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[1]_0\(8),
      I3 => vcount(4),
      O => \_rgb_pixel_reg[1]_1\(0)
    );
\_rgb_pixel[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_14\(0),
      I1 => \_rgb_pixel_reg[11]_i_21__0_n_0\,
      I2 => \hc_reg[10]_6\(0),
      I3 => \vc_reg[10]_15\(0),
      O => \^_rgb_pixel_reg[11]_1\
    );
\_rgb_pixel[11]_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(19),
      I1 => hcount(5),
      I2 => \^_rgb_pixel_reg[7]_0\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[11]_i_60__0_n_0\
    );
\_rgb_pixel[11]_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(18),
      I1 => hcount(4),
      I2 => \^_rgb_pixel_reg[7]_0\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[11]_i_61__0_n_0\
    );
\_rgb_pixel[11]_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[7]_0\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[11]_i_62__0_n_0\
    );
\_rgb_pixel[11]_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[7]_3\(0)
    );
\_rgb_pixel[11]_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(8),
      I1 => vcount(4),
      I2 => \^_rgb_pixel_reg[7]_0\(9),
      I3 => vcount(5),
      O => \_rgb_pixel_reg[7]_1\(1)
    );
\_rgb_pixel[11]_i_73__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[7]_0\(8),
      I3 => vcount(4),
      O => \_rgb_pixel_reg[7]_1\(0)
    );
\_rgb_pixel[11]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(19),
      I1 => hcount(5),
      I2 => \^_rgb_pixel_reg[10]_0\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[11]_i_83_n_0\
    );
\_rgb_pixel[11]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(18),
      I1 => hcount(4),
      I2 => \^_rgb_pixel_reg[10]_0\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[11]_i_84_n_0\
    );
\_rgb_pixel[11]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[10]_0\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[11]_i_85_n_0\
    );
\_rgb_pixel[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[10]_3\(0)
    );
\_rgb_pixel[11]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(8),
      I1 => vcount(4),
      I2 => \^_rgb_pixel_reg[10]_0\(9),
      I3 => vcount(5),
      O => \_rgb_pixel_reg[10]_1\(1)
    );
\_rgb_pixel[11]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[10]_0\(8),
      I3 => vcount(4),
      O => \_rgb_pixel_reg[10]_1\(0)
    );
\_rgb_pixel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22AA00AA22AA02"
    )
        port map (
      I0 => \_rgb_pixel[1]_i_2_n_0\,
      I1 => \_rgb_pixel[11]_i_3_n_0\,
      I2 => \_rgb_pixel[10]_i_10_n_0\,
      I3 => \_rgb_pixel[1]_i_3_n_0\,
      I4 => \^_rgb_pixel_reg[11]_1\,
      I5 => \^_rgb_pixel_reg[0]_2\,
      O => \_rgb_pixel[1]_i_1_n_0\
    );
\_rgb_pixel[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABBBBB"
    )
        port map (
      I0 => \_rgb_pixel[5]_i_2_n_0\,
      I1 => \_rgb_pixel[11]_i_4_n_0\,
      I2 => \vc_reg[10]_0\(0),
      I3 => \_rgb_pixel_reg[11]_i_9_n_0\,
      I4 => \hc_reg[10]_0\(0),
      I5 => \vc_reg[10]_1\(0),
      O => \_rgb_pixel[1]_i_2_n_0\
    );
\_rgb_pixel[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \vc_reg[10]_8\(0),
      I1 => \hc_reg[10]_3\(0),
      I2 => \^_rgb_pixel_reg[1]_2\(0),
      I3 => \vc_reg[10]_9\(0),
      I4 => \_rgb_pixel[5]_i_2_n_0\,
      O => \_rgb_pixel[1]_i_3_n_0\
    );
\_rgb_pixel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF50FF50FF55FF54"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_4_n_0\,
      I1 => \_rgb_pixel[2]_i_2_n_0\,
      I2 => \_rgb_pixel[8]_i_2_n_0\,
      I3 => \_rgb_pixel[2]_i_3_n_0\,
      I4 => \^_rgb_pixel_reg[11]_1\,
      I5 => \_rgb_pixel[11]_i_3_n_0\,
      O => \_rgb_pixel[2]_i_1_n_0\
    );
\_rgb_pixel[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\,
      I1 => \vc_reg[10]_4\(0),
      I2 => \hc_reg[10]_2\(0),
      I3 => \_rgb_pixel_reg[10]_i_44_n_0\,
      I4 => \vc_reg[10]_5\(0),
      O => \_rgb_pixel[2]_i_2_n_0\
    );
\_rgb_pixel[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \vc_reg[10]_1\(0),
      I1 => \hc_reg[10]_0\(0),
      I2 => \_rgb_pixel_reg[11]_i_9_n_0\,
      I3 => \vc_reg[10]_0\(0),
      I4 => \_rgb_pixel[5]_i_2_n_0\,
      O => \_rgb_pixel[2]_i_3_n_0\
    );
\_rgb_pixel[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55FF55FF54"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_2_n_0\,
      I1 => \^_rgb_pixel_reg[11]_1\,
      I2 => \_rgb_pixel[11]_i_3_n_0\,
      I3 => \_rgb_pixel[8]_i_3_n_0\,
      I4 => \^_rgb_pixel_reg[0]_2\,
      I5 => \_rgb_pixel[10]_i_10_n_0\,
      O => \_rgb_pixel[4]_i_1_n_0\
    );
\_rgb_pixel[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF400000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\,
      I1 => \_rgb_pixel[10]_i_10_n_0\,
      I2 => \_rgb_pixel[5]_i_2_n_0\,
      I3 => \^_rgb_pixel_reg[11]_1\,
      I4 => \_rgb_pixel[11]_i_4_n_0\,
      I5 => \_rgb_pixel[10]_i_11_n_0\,
      O => \_rgb_pixel[5]_i_1_n_0\
    );
\_rgb_pixel[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(19),
      I1 => hcount(5),
      I2 => \^_rgb_pixel_reg[5]_0\(20),
      I3 => hcount(6),
      O => \_rgb_pixel[5]_i_16_n_0\
    );
\_rgb_pixel[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(18),
      I1 => hcount(4),
      I2 => \^_rgb_pixel_reg[5]_0\(19),
      I3 => hcount(5),
      O => \_rgb_pixel[5]_i_17_n_0\
    );
\_rgb_pixel[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[5]_0\(18),
      I3 => hcount(4),
      O => \_rgb_pixel[5]_i_18_n_0\
    );
\_rgb_pixel[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_12\(0),
      I1 => \_rgb_pixel_reg[5]_i_4_n_0\,
      I2 => \hc_reg[10]_5\(0),
      I3 => \vc_reg[10]_13\(0),
      O => \_rgb_pixel[5]_i_2_n_0\
    );
\_rgb_pixel[5]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(20),
      I1 => hcount(6),
      O => \_rgb_pixel_reg[5]_3\(0)
    );
\_rgb_pixel[5]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(8),
      I1 => vcount(4),
      I2 => \^_rgb_pixel_reg[5]_0\(9),
      I3 => vcount(5),
      O => \_rgb_pixel_reg[5]_1\(1)
    );
\_rgb_pixel[5]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[5]_0\(8),
      I3 => vcount(4),
      O => \_rgb_pixel_reg[5]_1\(0)
    );
\_rgb_pixel[5]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(14),
      O => \_rgb_pixel[5]_i_41_n_0\
    );
\_rgb_pixel[5]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(17),
      I1 => hcount(3),
      I2 => \^_rgb_pixel_reg[5]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[5]_i_42_n_0\
    );
\_rgb_pixel[5]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[5]_0\(16),
      I3 => hcount(2),
      O => \_rgb_pixel[5]_i_43_n_0\
    );
\_rgb_pixel[5]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(15),
      I1 => hcount(1),
      I2 => \^_rgb_pixel_reg[5]_0\(14),
      O => \_rgb_pixel[5]_i_44_n_0\
    );
\_rgb_pixel[5]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(14),
      I1 => hcount(0),
      O => \_rgb_pixel[5]_i_45_n_0\
    );
\_rgb_pixel[5]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(4),
      O => \_rgb_pixel[5]_i_57_n_0\
    );
\_rgb_pixel[5]_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(7),
      I1 => vcount(3),
      I2 => \^_rgb_pixel_reg[5]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[5]_i_58__0_n_0\
    );
\_rgb_pixel[5]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[5]_0\(6),
      I3 => vcount(2),
      O => \_rgb_pixel[5]_i_59_n_0\
    );
\_rgb_pixel[5]_i_60__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(5),
      I1 => vcount(1),
      I2 => \^_rgb_pixel_reg[5]_0\(4),
      O => \_rgb_pixel[5]_i_60__0_n_0\
    );
\_rgb_pixel[5]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(4),
      I1 => vcount(0),
      O => \_rgb_pixel[5]_i_61_n_0\
    );
\_rgb_pixel[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF11FF11FF11FF10"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_3_n_0\,
      I1 => \_rgb_pixel[8]_i_2_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\,
      I3 => \_rgb_pixel[7]_i_2_n_0\,
      I4 => \_rgb_pixel[10]_i_10_n_0\,
      I5 => \^_rgb_pixel_reg[11]_1\,
      O => \_rgb_pixel[7]_i_1__0_n_0\
    );
\_rgb_pixel[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => \vc_reg[10]_1\(0),
      I1 => \hc_reg[10]_0\(0),
      I2 => \_rgb_pixel_reg[11]_i_9_n_0\,
      I3 => \vc_reg[10]_0\(0),
      I4 => \_rgb_pixel[11]_i_4_n_0\,
      I5 => \_rgb_pixel[5]_i_2_n_0\,
      O => \_rgb_pixel[7]_i_2_n_0\
    );
\_rgb_pixel[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55FF55FF54"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_2_n_0\,
      I1 => \^_rgb_pixel_reg[0]_2\,
      I2 => \_rgb_pixel[11]_i_3_n_0\,
      I3 => \_rgb_pixel[8]_i_3_n_0\,
      I4 => \_rgb_pixel[10]_i_10_n_0\,
      I5 => \_rgb_pixel[8]_i_4_n_0\,
      O => \_rgb_pixel[8]_i_1_n_0\
    );
\_rgb_pixel[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_2\(0),
      I2 => \hc_reg[10]_3\(0),
      I3 => \vc_reg[10]_8\(0),
      O => \_rgb_pixel[8]_i_2_n_0\
    );
\_rgb_pixel[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nxt_pixel146_out,
      I1 => \_rgb_pixel[5]_i_2_n_0\,
      I2 => \_rgb_pixel[11]_i_4_n_0\,
      I3 => \_rgb_pixel[11]_i_2_n_0\,
      O => \_rgb_pixel[8]_i_3_n_0\
    );
\_rgb_pixel[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_1\,
      I1 => \vc_reg[10]_2\(0),
      I2 => \hc_reg[10]_1\(0),
      I3 => \_rgb_pixel_reg[10]_i_40_n_0\,
      I4 => \vc_reg[10]_3\(0),
      O => \_rgb_pixel[8]_i_4_n_0\
    );
\_rgb_pixel[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]\(0),
      I1 => \_rgb_pixel_reg[10]_i_5_n_0\,
      I2 => \hc_reg[10]\(0),
      I3 => CO(0),
      O => nxt_pixel146_out
    );
\_rgb_pixel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[0]_i_1_n_0\,
      Q => \^_rgb_out_reg[11]\(0),
      R => \^p_0_in\
    );
\_rgb_pixel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[10]_i_2_n_0\,
      Q => \^_rgb_out_reg[11]\(6),
      R => \_rgb_pixel[10]_i_1_n_0\
    );
\_rgb_pixel_reg[10]_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]_0\(0),
      CO(3) => \_rgb_pixel_reg[10]_i_106_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_106_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_106_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_106_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \hc_reg[6]\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_199_n_0\,
      DI(0) => \^_rgb_pixel_reg[8]_0\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_106_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_200_n_0\,
      S(2) => \_rgb_pixel[10]_i_201_n_0\,
      S(1) => \_rgb_pixel[10]_i_202_n_0\,
      S(0) => \_rgb_pixel[10]_i_203_n_0\
    );
\_rgb_pixel_reg[10]_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_0\(0),
      CO(3) => \_rgb_pixel_reg[8]_2\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_119_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_119_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_119_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_0\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_215_n_0\,
      DI(0) => \^_rgb_pixel_reg[8]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_119_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_216_n_0\,
      S(2) => \_rgb_pixel[10]_i_217_n_0\,
      S(1) => \_rgb_pixel[10]_i_218_n_0\,
      S(0) => \_rgb_pixel[10]_i_219_n_0\
    );
\_rgb_pixel_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]\(0),
      CO(3) => \_rgb_pixel_reg[1]_3\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_12_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_12_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_50_n_0\,
      DI(0) => \^q\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_51_n_0\,
      S(2) => \_rgb_pixel[10]_i_52_n_0\,
      S(1) => \_rgb_pixel[10]_i_53_n_0\,
      S(0) => \_rgb_pixel[10]_i_54_n_0\
    );
\_rgb_pixel_reg[10]_i_129\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]_1\(0),
      CO(3) => \_rgb_pixel_reg[10]_i_129_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_129_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_129_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_129_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \hc_reg[6]_0\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_231_n_0\,
      DI(0) => \^_rgb_pixel_reg[2]_0\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_129_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_232_n_0\,
      S(2) => \_rgb_pixel[10]_i_233_n_0\,
      S(1) => \_rgb_pixel[10]_i_234_n_0\,
      S(0) => \_rgb_pixel[10]_i_235_n_0\
    );
\_rgb_pixel_reg[10]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_1\(0),
      CO(3) => \_rgb_pixel_reg[2]_2\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_142_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_142_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_142_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_1\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_247_n_0\,
      DI(0) => \^_rgb_pixel_reg[2]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_142_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_248__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_249_n_0\,
      S(1) => \_rgb_pixel[10]_i_250_n_0\,
      S(0) => \_rgb_pixel[10]_i_251_n_0\
    );
\_rgb_pixel_reg[10]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]\(0),
      CO(3) => \_rgb_pixel_reg[10]_i_23_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_23_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_23_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_66_n_0\,
      DI(0) => \^q\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_67_n_0\,
      S(2) => \_rgb_pixel[10]_i_68_n_0\,
      S(1) => \_rgb_pixel[10]_i_69_n_0\,
      S(0) => \_rgb_pixel[10]_i_70_n_0\
    );
\_rgb_pixel_reg[10]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_83_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_36_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_36_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_36_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_2\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_12\(0),
      S(2) => \_rgb_pixel[10]_i_88_n_0\,
      S(1) => \_rgb_pixel[10]_i_89_n_0\,
      S(0) => \_rgb_pixel[10]_i_90_n_0\
    );
\_rgb_pixel_reg[10]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_106_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_40_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_40_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_40_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_40_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_0\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_10\(0),
      S(2) => \_rgb_pixel[10]_i_111_n_0\,
      S(1) => \_rgb_pixel[10]_i_112_n_0\,
      S(0) => \_rgb_pixel[10]_i_113_n_0\
    );
\_rgb_pixel_reg[10]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_129_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_44_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_44_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_44_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_1\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_11\(0),
      S(2) => \_rgb_pixel[10]_i_134_n_0\,
      S(1) => \_rgb_pixel[10]_i_135_n_0\,
      S(0) => \_rgb_pixel[10]_i_136_n_0\
    );
\_rgb_pixel_reg[10]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_23_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_5_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_5_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_5_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_9\(0),
      S(2) => \_rgb_pixel[10]_i_28_n_0\,
      S(1) => \_rgb_pixel[10]_i_29_n_0\,
      S(0) => \_rgb_pixel[10]_i_30_n_0\
    );
\_rgb_pixel_reg[10]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]_2\(0),
      CO(3) => \_rgb_pixel_reg[10]_i_83_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_83_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_83_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \hc_reg[6]_1\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_167_n_0\,
      DI(0) => \^_rgb_pixel_reg[0]_0\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_83_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_168_n_0\,
      S(2) => \_rgb_pixel[10]_i_169_n_0\,
      S(1) => \_rgb_pixel[10]_i_170_n_0\,
      S(0) => \_rgb_pixel[10]_i_171_n_0\
    );
\_rgb_pixel_reg[10]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_2\(0),
      CO(3) => \_rgb_pixel_reg[0]_5\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_96_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_96_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_96_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_2\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_183_n_0\,
      DI(0) => \^_rgb_pixel_reg[0]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_96_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_184_n_0\,
      S(2) => \_rgb_pixel[10]_i_185_n_0\,
      S(1) => \_rgb_pixel[10]_i_186__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_187_n_0\
    );
\_rgb_pixel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[11]_i_1__0_n_0\,
      Q => \^_rgb_out_reg[11]\(7),
      R => \^p_0_in\
    );
\_rgb_pixel_reg[11]_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]_3\(0),
      CO(3) => \_rgb_pixel_reg[11]_i_101_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_101_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_101_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_101_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \hc_reg[6]_2\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_250_n_0\,
      DI(0) => \^_rgb_pixel_reg[11]_0\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_101_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_251_n_0\,
      S(2) => \_rgb_pixel[11]_i_252_n_0\,
      S(1) => \_rgb_pixel[11]_i_253_n_0\,
      S(0) => \_rgb_pixel[11]_i_254_n_0\
    );
\_rgb_pixel_reg[11]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_3\(0),
      CO(3) => \_rgb_pixel_reg[11]_3\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_114_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_114_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_114_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_3\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_266_n_0\,
      DI(0) => \^_rgb_pixel_reg[11]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_114_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_267_n_0\,
      S(2) => \_rgb_pixel[11]_i_268_n_0\,
      S(1) => \_rgb_pixel[11]_i_269_n_0\,
      S(0) => \_rgb_pixel[11]_i_270_n_0\
    );
\_rgb_pixel_reg[11]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_5\(0),
      CO(3) => \_rgb_pixel_reg[0]_6\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_120_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_120_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_5\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_274_n_0\,
      DI(0) => \^_rgb_pixel_reg[0]_1\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_120_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_275_n_0\,
      S(2) => \_rgb_pixel[11]_i_276_n_0\,
      S(1) => \_rgb_pixel[11]_i_277_n_0\,
      S(0) => \_rgb_pixel[11]_i_278_n_0\
    );
\_rgb_pixel_reg[11]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]_5\(0),
      CO(3) => \_rgb_pixel_reg[11]_i_131_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_131_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_131_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_131_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \hc_reg[6]_4\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_290_n_0\,
      DI(0) => \^_rgb_pixel_reg[0]_1\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_131_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_291_n_0\,
      S(2) => \_rgb_pixel[11]_i_292_n_0\,
      S(1) => \_rgb_pixel[11]_i_293_n_0\,
      S(0) => \_rgb_pixel[11]_i_294_n_0\
    );
\_rgb_pixel_reg[11]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_55_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_13__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_13__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_13__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_13__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_4\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_13__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_14\(0),
      S(2) => \_rgb_pixel[11]_i_60__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_61__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_62__0_n_0\
    );
\_rgb_pixel_reg[11]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_78_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_17_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_17_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_17_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_6\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_16\(0),
      S(2) => \_rgb_pixel[11]_i_83_n_0\,
      S(1) => \_rgb_pixel[11]_i_84_n_0\,
      S(0) => \_rgb_pixel[11]_i_85_n_0\
    );
\_rgb_pixel_reg[11]_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_101_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_21__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_21__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_21__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_3\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_13\(0),
      S(2) => \_rgb_pixel[11]_i_106_n_0\,
      S(1) => \_rgb_pixel[11]_i_107_n_0\,
      S(0) => \_rgb_pixel[11]_i_108_n_0\
    );
\_rgb_pixel_reg[11]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_131_n_0\,
      CO(3) => \^_rgb_pixel_reg[1]_2\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_26_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_26_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_5\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_15\(0),
      S(2) => \_rgb_pixel[11]_i_136_n_0\,
      S(1) => \_rgb_pixel[11]_i_137_n_0\,
      S(0) => \_rgb_pixel[11]_i_138_n_0\
    );
\_rgb_pixel_reg[11]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]_7\(0),
      CO(3) => \_rgb_pixel_reg[11]_i_32_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_32_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_32_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \hc_reg[6]_6\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_154_n_0\,
      DI(0) => \^_rgb_pixel_reg[1]_0\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_155_n_0\,
      S(2) => \_rgb_pixel[11]_i_156_n_0\,
      S(1) => \_rgb_pixel[11]_i_157_n_0\,
      S(0) => \_rgb_pixel[11]_i_158_n_0\
    );
\_rgb_pixel_reg[11]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_7\(0),
      CO(3) => \_rgb_pixel_reg[1]_4\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_45_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_45_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_7\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_170_n_0\,
      DI(0) => \^_rgb_pixel_reg[1]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_171__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_172_n_0\,
      S(1) => \_rgb_pixel[11]_i_173__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_174_n_0\
    );
\_rgb_pixel_reg[11]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]_4\(0),
      CO(3) => \_rgb_pixel_reg[11]_i_55_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_55_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_55_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \hc_reg[6]_3\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_186_n_0\,
      DI(0) => \^_rgb_pixel_reg[7]_0\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_55_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_187_n_0\,
      S(2) => \_rgb_pixel[11]_i_188_n_0\,
      S(1) => \_rgb_pixel[11]_i_189__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_190_n_0\
    );
\_rgb_pixel_reg[11]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_4\(0),
      CO(3) => \_rgb_pixel_reg[7]_2\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_68_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_68_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_4\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_202_n_0\,
      DI(0) => \^_rgb_pixel_reg[7]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_68_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_203_n_0\,
      S(2) => \_rgb_pixel[11]_i_204_n_0\,
      S(1) => \_rgb_pixel[11]_i_205_n_0\,
      S(0) => \_rgb_pixel[11]_i_206_n_0\
    );
\_rgb_pixel_reg[11]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]_6\(0),
      CO(3) => \_rgb_pixel_reg[11]_i_78_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_78_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_78_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_78_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \hc_reg[6]_5\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_218_n_0\,
      DI(0) => \^_rgb_pixel_reg[10]_0\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_219_n_0\,
      S(2) => \_rgb_pixel[11]_i_220_n_0\,
      S(1) => \_rgb_pixel[11]_i_221_n_0\,
      S(0) => \_rgb_pixel[11]_i_222_n_0\
    );
\_rgb_pixel_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_32_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_9_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_9_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_9_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_7\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_17\(0),
      S(2) => \_rgb_pixel[11]_i_37__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_38__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_39_n_0\
    );
\_rgb_pixel_reg[11]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_6\(0),
      CO(3) => \_rgb_pixel_reg[10]_2\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_91_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_91_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_6\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_234_n_0\,
      DI(0) => \^_rgb_pixel_reg[10]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_91_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_235_n_0\,
      S(2) => \_rgb_pixel[11]_i_236_n_0\,
      S(1) => \_rgb_pixel[11]_i_237__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_238_n_0\
    );
\_rgb_pixel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[1]_i_1_n_0\,
      Q => \^_rgb_out_reg[11]\(1),
      R => \_rgb_pixel[10]_i_1_n_0\
    );
\_rgb_pixel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[2]_i_1_n_0\,
      Q => \^_rgb_out_reg[11]\(2),
      R => \_rgb_pixel[10]_i_1_n_0\
    );
\_rgb_pixel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[4]_i_1_n_0\,
      Q => car_pixel(4),
      R => \^p_0_in\
    );
\_rgb_pixel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[5]_i_1_n_0\,
      Q => \^_rgb_out_reg[11]\(3),
      R => \_rgb_pixel[10]_i_1_n_0\
    );
\_rgb_pixel_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \hc_reg[3]_8\(0),
      CO(3) => \_rgb_pixel_reg[5]_i_11_n_0\,
      CO(2) => \_rgb_pixel_reg[5]_i_11_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_11_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \hc_reg[6]_7\(1 downto 0),
      DI(1) => \_rgb_pixel[5]_i_41_n_0\,
      DI(0) => \^_rgb_pixel_reg[5]_0\(14),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_42_n_0\,
      S(2) => \_rgb_pixel[5]_i_43_n_0\,
      S(1) => \_rgb_pixel[5]_i_44_n_0\,
      S(0) => \_rgb_pixel[5]_i_45_n_0\
    );
\_rgb_pixel_reg[5]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_8\(0),
      CO(3) => \_rgb_pixel_reg[5]_2\(0),
      CO(2) => \_rgb_pixel_reg[5]_i_24_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_24_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_8\(1 downto 0),
      DI(1) => \_rgb_pixel[5]_i_57_n_0\,
      DI(0) => \^_rgb_pixel_reg[5]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_58__0_n_0\,
      S(2) => \_rgb_pixel[5]_i_59_n_0\,
      S(1) => \_rgb_pixel[5]_i_60__0_n_0\,
      S(0) => \_rgb_pixel[5]_i_61_n_0\
    );
\_rgb_pixel_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[5]_i_11_n_0\,
      CO(3) => \_rgb_pixel_reg[5]_i_4_n_0\,
      CO(2) => \_rgb_pixel_reg[5]_i_4_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_4_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_8\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_18\(0),
      S(2) => \_rgb_pixel[5]_i_16_n_0\,
      S(1) => \_rgb_pixel[5]_i_17_n_0\,
      S(0) => \_rgb_pixel[5]_i_18_n_0\
    );
\_rgb_pixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[7]_i_1__0_n_0\,
      Q => \^_rgb_out_reg[11]\(4),
      R => \_rgb_pixel[10]_i_1_n_0\
    );
\_rgb_pixel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[8]_i_1_n_0\,
      Q => \^_rgb_out_reg[11]\(5),
      R => \^p_0_in\
    );
\obj_buff10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[0]\,
      Q => \^_rgb_pixel_reg[8]_0\(0),
      R => '0'
    );
\obj_buff10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[10]\,
      Q => \^_rgb_pixel_reg[8]_0\(10),
      R => '0'
    );
\obj_buff10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[11]\,
      Q => \^_rgb_pixel_reg[8]_0\(11),
      R => '0'
    );
\obj_buff10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[12]\,
      Q => \^_rgb_pixel_reg[8]_0\(12),
      R => '0'
    );
\obj_buff10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[13]\,
      Q => \^_rgb_pixel_reg[8]_0\(13),
      R => '0'
    );
\obj_buff10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[14]\,
      Q => \^_rgb_pixel_reg[8]_0\(14),
      R => '0'
    );
\obj_buff10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[15]\,
      Q => \^_rgb_pixel_reg[8]_0\(15),
      R => '0'
    );
\obj_buff10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[16]\,
      Q => \^_rgb_pixel_reg[8]_0\(16),
      R => '0'
    );
\obj_buff10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[17]\,
      Q => \^_rgb_pixel_reg[8]_0\(17),
      R => '0'
    );
\obj_buff10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[18]\,
      Q => \^_rgb_pixel_reg[8]_0\(18),
      R => '0'
    );
\obj_buff10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[19]\,
      Q => \^_rgb_pixel_reg[8]_0\(19),
      R => '0'
    );
\obj_buff10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[1]\,
      Q => \^_rgb_pixel_reg[8]_0\(1),
      R => '0'
    );
\obj_buff10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[20]\,
      Q => \^_rgb_pixel_reg[8]_0\(20),
      R => '0'
    );
\obj_buff10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[2]\,
      Q => \^_rgb_pixel_reg[8]_0\(2),
      R => '0'
    );
\obj_buff10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[3]\,
      Q => \^_rgb_pixel_reg[8]_0\(3),
      R => '0'
    );
\obj_buff10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[4]\,
      Q => \^_rgb_pixel_reg[8]_0\(4),
      R => '0'
    );
\obj_buff10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[5]\,
      Q => \^_rgb_pixel_reg[8]_0\(5),
      R => '0'
    );
\obj_buff10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[6]\,
      Q => \^_rgb_pixel_reg[8]_0\(6),
      R => '0'
    );
\obj_buff10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[7]\,
      Q => \^_rgb_pixel_reg[8]_0\(7),
      R => '0'
    );
\obj_buff10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[8]\,
      Q => \^_rgb_pixel_reg[8]_0\(8),
      R => '0'
    );
\obj_buff10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[9]\,
      Q => \^_rgb_pixel_reg[8]_0\(9),
      R => '0'
    );
\obj_buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(0),
      Q => \^q\(0),
      R => '0'
    );
\obj_buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(10),
      Q => \^q\(10),
      R => '0'
    );
\obj_buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(11),
      Q => \^q\(11),
      R => '0'
    );
\obj_buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(12),
      Q => \^q\(12),
      R => '0'
    );
\obj_buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(13),
      Q => \^q\(13),
      R => '0'
    );
\obj_buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(14),
      Q => \^q\(14),
      R => '0'
    );
\obj_buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(15),
      Q => \^q\(15),
      R => '0'
    );
\obj_buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(16),
      Q => \^q\(16),
      R => '0'
    );
\obj_buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(17),
      Q => \^q\(17),
      R => '0'
    );
\obj_buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(18),
      Q => \^q\(18),
      R => '0'
    );
\obj_buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(19),
      Q => \^q\(19),
      R => '0'
    );
\obj_buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(1),
      Q => \^q\(1),
      R => '0'
    );
\obj_buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(20),
      Q => \^q\(20),
      R => '0'
    );
\obj_buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(2),
      Q => \^q\(2),
      R => '0'
    );
\obj_buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(3),
      Q => \^q\(3),
      R => '0'
    );
\obj_buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(4),
      Q => \^q\(4),
      R => '0'
    );
\obj_buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(5),
      Q => \^q\(5),
      R => '0'
    );
\obj_buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(6),
      Q => \^q\(6),
      R => '0'
    );
\obj_buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(7),
      Q => \^q\(7),
      R => '0'
    );
\obj_buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(8),
      Q => \^q\(8),
      R => '0'
    );
\obj_buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(9),
      Q => \^q\(9),
      R => '0'
    );
\obj_buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(0),
      Q => \^_rgb_pixel_reg[5]_0\(0),
      R => '0'
    );
\obj_buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(10),
      Q => \^_rgb_pixel_reg[5]_0\(10),
      R => '0'
    );
\obj_buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(11),
      Q => \^_rgb_pixel_reg[5]_0\(11),
      R => '0'
    );
\obj_buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(12),
      Q => \^_rgb_pixel_reg[5]_0\(12),
      R => '0'
    );
\obj_buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(13),
      Q => \^_rgb_pixel_reg[5]_0\(13),
      R => '0'
    );
\obj_buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(14),
      Q => \^_rgb_pixel_reg[5]_0\(14),
      R => '0'
    );
\obj_buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(15),
      Q => \^_rgb_pixel_reg[5]_0\(15),
      R => '0'
    );
\obj_buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(16),
      Q => \^_rgb_pixel_reg[5]_0\(16),
      R => '0'
    );
\obj_buff2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(17),
      Q => \^_rgb_pixel_reg[5]_0\(17),
      R => '0'
    );
\obj_buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(18),
      Q => \^_rgb_pixel_reg[5]_0\(18),
      R => '0'
    );
\obj_buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(19),
      Q => \^_rgb_pixel_reg[5]_0\(19),
      R => '0'
    );
\obj_buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(1),
      Q => \^_rgb_pixel_reg[5]_0\(1),
      R => '0'
    );
\obj_buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(20),
      Q => \^_rgb_pixel_reg[5]_0\(20),
      R => '0'
    );
\obj_buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(2),
      Q => \^_rgb_pixel_reg[5]_0\(2),
      R => '0'
    );
\obj_buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(3),
      Q => \^_rgb_pixel_reg[5]_0\(3),
      R => '0'
    );
\obj_buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(4),
      Q => \^_rgb_pixel_reg[5]_0\(4),
      R => '0'
    );
\obj_buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(5),
      Q => \^_rgb_pixel_reg[5]_0\(5),
      R => '0'
    );
\obj_buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(6),
      Q => \^_rgb_pixel_reg[5]_0\(6),
      R => '0'
    );
\obj_buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(7),
      Q => \^_rgb_pixel_reg[5]_0\(7),
      R => '0'
    );
\obj_buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(8),
      Q => \^_rgb_pixel_reg[5]_0\(8),
      R => '0'
    );
\obj_buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(9),
      Q => \^_rgb_pixel_reg[5]_0\(9),
      R => '0'
    );
\obj_buff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(0),
      Q => \^_rgb_pixel_reg[1]_0\(0),
      R => '0'
    );
\obj_buff3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(10),
      Q => \^_rgb_pixel_reg[1]_0\(10),
      R => '0'
    );
\obj_buff3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(11),
      Q => \^_rgb_pixel_reg[1]_0\(11),
      R => '0'
    );
\obj_buff3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(12),
      Q => \^_rgb_pixel_reg[1]_0\(12),
      R => '0'
    );
\obj_buff3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(13),
      Q => \^_rgb_pixel_reg[1]_0\(13),
      R => '0'
    );
\obj_buff3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(14),
      Q => \^_rgb_pixel_reg[1]_0\(14),
      R => '0'
    );
\obj_buff3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(15),
      Q => \^_rgb_pixel_reg[1]_0\(15),
      R => '0'
    );
\obj_buff3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(16),
      Q => \^_rgb_pixel_reg[1]_0\(16),
      R => '0'
    );
\obj_buff3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(17),
      Q => \^_rgb_pixel_reg[1]_0\(17),
      R => '0'
    );
\obj_buff3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(18),
      Q => \^_rgb_pixel_reg[1]_0\(18),
      R => '0'
    );
\obj_buff3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(19),
      Q => \^_rgb_pixel_reg[1]_0\(19),
      R => '0'
    );
\obj_buff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(1),
      Q => \^_rgb_pixel_reg[1]_0\(1),
      R => '0'
    );
\obj_buff3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(20),
      Q => \^_rgb_pixel_reg[1]_0\(20),
      R => '0'
    );
\obj_buff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(2),
      Q => \^_rgb_pixel_reg[1]_0\(2),
      R => '0'
    );
\obj_buff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(3),
      Q => \^_rgb_pixel_reg[1]_0\(3),
      R => '0'
    );
\obj_buff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(4),
      Q => \^_rgb_pixel_reg[1]_0\(4),
      R => '0'
    );
\obj_buff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(5),
      Q => \^_rgb_pixel_reg[1]_0\(5),
      R => '0'
    );
\obj_buff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(6),
      Q => \^_rgb_pixel_reg[1]_0\(6),
      R => '0'
    );
\obj_buff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(7),
      Q => \^_rgb_pixel_reg[1]_0\(7),
      R => '0'
    );
\obj_buff3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(8),
      Q => \^_rgb_pixel_reg[1]_0\(8),
      R => '0'
    );
\obj_buff3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(9),
      Q => \^_rgb_pixel_reg[1]_0\(9),
      R => '0'
    );
\obj_buff4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(0),
      Q => \^_rgb_pixel_reg[10]_0\(0),
      R => '0'
    );
\obj_buff4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(10),
      Q => \^_rgb_pixel_reg[10]_0\(10),
      R => '0'
    );
\obj_buff4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(11),
      Q => \^_rgb_pixel_reg[10]_0\(11),
      R => '0'
    );
\obj_buff4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(12),
      Q => \^_rgb_pixel_reg[10]_0\(12),
      R => '0'
    );
\obj_buff4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(13),
      Q => \^_rgb_pixel_reg[10]_0\(13),
      R => '0'
    );
\obj_buff4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(14),
      Q => \^_rgb_pixel_reg[10]_0\(14),
      R => '0'
    );
\obj_buff4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(15),
      Q => \^_rgb_pixel_reg[10]_0\(15),
      R => '0'
    );
\obj_buff4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(16),
      Q => \^_rgb_pixel_reg[10]_0\(16),
      R => '0'
    );
\obj_buff4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(17),
      Q => \^_rgb_pixel_reg[10]_0\(17),
      R => '0'
    );
\obj_buff4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(18),
      Q => \^_rgb_pixel_reg[10]_0\(18),
      R => '0'
    );
\obj_buff4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(19),
      Q => \^_rgb_pixel_reg[10]_0\(19),
      R => '0'
    );
\obj_buff4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(1),
      Q => \^_rgb_pixel_reg[10]_0\(1),
      R => '0'
    );
\obj_buff4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(20),
      Q => \^_rgb_pixel_reg[10]_0\(20),
      R => '0'
    );
\obj_buff4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(2),
      Q => \^_rgb_pixel_reg[10]_0\(2),
      R => '0'
    );
\obj_buff4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(3),
      Q => \^_rgb_pixel_reg[10]_0\(3),
      R => '0'
    );
\obj_buff4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(4),
      Q => \^_rgb_pixel_reg[10]_0\(4),
      R => '0'
    );
\obj_buff4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(5),
      Q => \^_rgb_pixel_reg[10]_0\(5),
      R => '0'
    );
\obj_buff4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(6),
      Q => \^_rgb_pixel_reg[10]_0\(6),
      R => '0'
    );
\obj_buff4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(7),
      Q => \^_rgb_pixel_reg[10]_0\(7),
      R => '0'
    );
\obj_buff4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(8),
      Q => \^_rgb_pixel_reg[10]_0\(8),
      R => '0'
    );
\obj_buff4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(9),
      Q => \^_rgb_pixel_reg[10]_0\(9),
      R => '0'
    );
\obj_buff5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(0),
      Q => \^_rgb_pixel_reg[0]_1\(0),
      R => '0'
    );
\obj_buff5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(10),
      Q => \^_rgb_pixel_reg[0]_1\(10),
      R => '0'
    );
\obj_buff5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(11),
      Q => \^_rgb_pixel_reg[0]_1\(11),
      R => '0'
    );
\obj_buff5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(12),
      Q => \^_rgb_pixel_reg[0]_1\(12),
      R => '0'
    );
\obj_buff5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(13),
      Q => \^_rgb_pixel_reg[0]_1\(13),
      R => '0'
    );
\obj_buff5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(14),
      Q => \^_rgb_pixel_reg[0]_1\(14),
      R => '0'
    );
\obj_buff5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(15),
      Q => \^_rgb_pixel_reg[0]_1\(15),
      R => '0'
    );
\obj_buff5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(16),
      Q => \^_rgb_pixel_reg[0]_1\(16),
      R => '0'
    );
\obj_buff5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(17),
      Q => \^_rgb_pixel_reg[0]_1\(17),
      R => '0'
    );
\obj_buff5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(18),
      Q => \^_rgb_pixel_reg[0]_1\(18),
      R => '0'
    );
\obj_buff5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(19),
      Q => \^_rgb_pixel_reg[0]_1\(19),
      R => '0'
    );
\obj_buff5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(1),
      Q => \^_rgb_pixel_reg[0]_1\(1),
      R => '0'
    );
\obj_buff5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(20),
      Q => \^_rgb_pixel_reg[0]_1\(20),
      R => '0'
    );
\obj_buff5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(2),
      Q => \^_rgb_pixel_reg[0]_1\(2),
      R => '0'
    );
\obj_buff5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(3),
      Q => \^_rgb_pixel_reg[0]_1\(3),
      R => '0'
    );
\obj_buff5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(4),
      Q => \^_rgb_pixel_reg[0]_1\(4),
      R => '0'
    );
\obj_buff5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(5),
      Q => \^_rgb_pixel_reg[0]_1\(5),
      R => '0'
    );
\obj_buff5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(6),
      Q => \^_rgb_pixel_reg[0]_1\(6),
      R => '0'
    );
\obj_buff5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(7),
      Q => \^_rgb_pixel_reg[0]_1\(7),
      R => '0'
    );
\obj_buff5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(8),
      Q => \^_rgb_pixel_reg[0]_1\(8),
      R => '0'
    );
\obj_buff5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(9),
      Q => \^_rgb_pixel_reg[0]_1\(9),
      R => '0'
    );
\obj_buff6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(0),
      Q => \^_rgb_pixel_reg[7]_0\(0),
      R => '0'
    );
\obj_buff6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(10),
      Q => \^_rgb_pixel_reg[7]_0\(10),
      R => '0'
    );
\obj_buff6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(11),
      Q => \^_rgb_pixel_reg[7]_0\(11),
      R => '0'
    );
\obj_buff6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(12),
      Q => \^_rgb_pixel_reg[7]_0\(12),
      R => '0'
    );
\obj_buff6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(13),
      Q => \^_rgb_pixel_reg[7]_0\(13),
      R => '0'
    );
\obj_buff6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(14),
      Q => \^_rgb_pixel_reg[7]_0\(14),
      R => '0'
    );
\obj_buff6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(15),
      Q => \^_rgb_pixel_reg[7]_0\(15),
      R => '0'
    );
\obj_buff6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(16),
      Q => \^_rgb_pixel_reg[7]_0\(16),
      R => '0'
    );
\obj_buff6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(17),
      Q => \^_rgb_pixel_reg[7]_0\(17),
      R => '0'
    );
\obj_buff6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(18),
      Q => \^_rgb_pixel_reg[7]_0\(18),
      R => '0'
    );
\obj_buff6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(19),
      Q => \^_rgb_pixel_reg[7]_0\(19),
      R => '0'
    );
\obj_buff6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(1),
      Q => \^_rgb_pixel_reg[7]_0\(1),
      R => '0'
    );
\obj_buff6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(20),
      Q => \^_rgb_pixel_reg[7]_0\(20),
      R => '0'
    );
\obj_buff6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(2),
      Q => \^_rgb_pixel_reg[7]_0\(2),
      R => '0'
    );
\obj_buff6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(3),
      Q => \^_rgb_pixel_reg[7]_0\(3),
      R => '0'
    );
\obj_buff6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(4),
      Q => \^_rgb_pixel_reg[7]_0\(4),
      R => '0'
    );
\obj_buff6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(5),
      Q => \^_rgb_pixel_reg[7]_0\(5),
      R => '0'
    );
\obj_buff6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(6),
      Q => \^_rgb_pixel_reg[7]_0\(6),
      R => '0'
    );
\obj_buff6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(7),
      Q => \^_rgb_pixel_reg[7]_0\(7),
      R => '0'
    );
\obj_buff6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(8),
      Q => \^_rgb_pixel_reg[7]_0\(8),
      R => '0'
    );
\obj_buff6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(9),
      Q => \^_rgb_pixel_reg[7]_0\(9),
      R => '0'
    );
\obj_buff7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(0),
      Q => \^_rgb_pixel_reg[11]_0\(0),
      R => '0'
    );
\obj_buff7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(10),
      Q => \^_rgb_pixel_reg[11]_0\(10),
      R => '0'
    );
\obj_buff7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(11),
      Q => \^_rgb_pixel_reg[11]_0\(11),
      R => '0'
    );
\obj_buff7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(12),
      Q => \^_rgb_pixel_reg[11]_0\(12),
      R => '0'
    );
\obj_buff7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(13),
      Q => \^_rgb_pixel_reg[11]_0\(13),
      R => '0'
    );
\obj_buff7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(14),
      Q => \^_rgb_pixel_reg[11]_0\(14),
      R => '0'
    );
\obj_buff7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(15),
      Q => \^_rgb_pixel_reg[11]_0\(15),
      R => '0'
    );
\obj_buff7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(16),
      Q => \^_rgb_pixel_reg[11]_0\(16),
      R => '0'
    );
\obj_buff7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(17),
      Q => \^_rgb_pixel_reg[11]_0\(17),
      R => '0'
    );
\obj_buff7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(18),
      Q => \^_rgb_pixel_reg[11]_0\(18),
      R => '0'
    );
\obj_buff7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(19),
      Q => \^_rgb_pixel_reg[11]_0\(19),
      R => '0'
    );
\obj_buff7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(1),
      Q => \^_rgb_pixel_reg[11]_0\(1),
      R => '0'
    );
\obj_buff7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(20),
      Q => \^_rgb_pixel_reg[11]_0\(20),
      R => '0'
    );
\obj_buff7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(2),
      Q => \^_rgb_pixel_reg[11]_0\(2),
      R => '0'
    );
\obj_buff7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(3),
      Q => \^_rgb_pixel_reg[11]_0\(3),
      R => '0'
    );
\obj_buff7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(4),
      Q => \^_rgb_pixel_reg[11]_0\(4),
      R => '0'
    );
\obj_buff7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(5),
      Q => \^_rgb_pixel_reg[11]_0\(5),
      R => '0'
    );
\obj_buff7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(6),
      Q => \^_rgb_pixel_reg[11]_0\(6),
      R => '0'
    );
\obj_buff7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(7),
      Q => \^_rgb_pixel_reg[11]_0\(7),
      R => '0'
    );
\obj_buff7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(8),
      Q => \^_rgb_pixel_reg[11]_0\(8),
      R => '0'
    );
\obj_buff7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(9),
      Q => \^_rgb_pixel_reg[11]_0\(9),
      R => '0'
    );
\obj_buff8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(0),
      Q => \^_rgb_pixel_reg[0]_0\(0),
      R => '0'
    );
\obj_buff8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(10),
      Q => \^_rgb_pixel_reg[0]_0\(10),
      R => '0'
    );
\obj_buff8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(11),
      Q => \^_rgb_pixel_reg[0]_0\(11),
      R => '0'
    );
\obj_buff8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(12),
      Q => \^_rgb_pixel_reg[0]_0\(12),
      R => '0'
    );
\obj_buff8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(13),
      Q => \^_rgb_pixel_reg[0]_0\(13),
      R => '0'
    );
\obj_buff8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(14),
      Q => \^_rgb_pixel_reg[0]_0\(14),
      R => '0'
    );
\obj_buff8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(15),
      Q => \^_rgb_pixel_reg[0]_0\(15),
      R => '0'
    );
\obj_buff8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(16),
      Q => \^_rgb_pixel_reg[0]_0\(16),
      R => '0'
    );
\obj_buff8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(17),
      Q => \^_rgb_pixel_reg[0]_0\(17),
      R => '0'
    );
\obj_buff8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(18),
      Q => \^_rgb_pixel_reg[0]_0\(18),
      R => '0'
    );
\obj_buff8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(19),
      Q => \^_rgb_pixel_reg[0]_0\(19),
      R => '0'
    );
\obj_buff8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(1),
      Q => \^_rgb_pixel_reg[0]_0\(1),
      R => '0'
    );
\obj_buff8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(20),
      Q => \^_rgb_pixel_reg[0]_0\(20),
      R => '0'
    );
\obj_buff8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(2),
      Q => \^_rgb_pixel_reg[0]_0\(2),
      R => '0'
    );
\obj_buff8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(3),
      Q => \^_rgb_pixel_reg[0]_0\(3),
      R => '0'
    );
\obj_buff8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(4),
      Q => \^_rgb_pixel_reg[0]_0\(4),
      R => '0'
    );
\obj_buff8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(5),
      Q => \^_rgb_pixel_reg[0]_0\(5),
      R => '0'
    );
\obj_buff8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(6),
      Q => \^_rgb_pixel_reg[0]_0\(6),
      R => '0'
    );
\obj_buff8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(7),
      Q => \^_rgb_pixel_reg[0]_0\(7),
      R => '0'
    );
\obj_buff8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(8),
      Q => \^_rgb_pixel_reg[0]_0\(8),
      R => '0'
    );
\obj_buff8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(9),
      Q => \^_rgb_pixel_reg[0]_0\(9),
      R => '0'
    );
\obj_buff9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(0),
      Q => \^_rgb_pixel_reg[2]_0\(0),
      R => '0'
    );
\obj_buff9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(10),
      Q => \^_rgb_pixel_reg[2]_0\(10),
      R => '0'
    );
\obj_buff9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(11),
      Q => \^_rgb_pixel_reg[2]_0\(11),
      R => '0'
    );
\obj_buff9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(12),
      Q => \^_rgb_pixel_reg[2]_0\(12),
      R => '0'
    );
\obj_buff9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(13),
      Q => \^_rgb_pixel_reg[2]_0\(13),
      R => '0'
    );
\obj_buff9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(14),
      Q => \^_rgb_pixel_reg[2]_0\(14),
      R => '0'
    );
\obj_buff9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(15),
      Q => \^_rgb_pixel_reg[2]_0\(15),
      R => '0'
    );
\obj_buff9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(16),
      Q => \^_rgb_pixel_reg[2]_0\(16),
      R => '0'
    );
\obj_buff9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(17),
      Q => \^_rgb_pixel_reg[2]_0\(17),
      R => '0'
    );
\obj_buff9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(18),
      Q => \^_rgb_pixel_reg[2]_0\(18),
      R => '0'
    );
\obj_buff9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(19),
      Q => \^_rgb_pixel_reg[2]_0\(19),
      R => '0'
    );
\obj_buff9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(1),
      Q => \^_rgb_pixel_reg[2]_0\(1),
      R => '0'
    );
\obj_buff9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(20),
      Q => \^_rgb_pixel_reg[2]_0\(20),
      R => '0'
    );
\obj_buff9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(2),
      Q => \^_rgb_pixel_reg[2]_0\(2),
      R => '0'
    );
\obj_buff9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(3),
      Q => \^_rgb_pixel_reg[2]_0\(3),
      R => '0'
    );
\obj_buff9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(4),
      Q => \^_rgb_pixel_reg[2]_0\(4),
      R => '0'
    );
\obj_buff9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(5),
      Q => \^_rgb_pixel_reg[2]_0\(5),
      R => '0'
    );
\obj_buff9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(6),
      Q => \^_rgb_pixel_reg[2]_0\(6),
      R => '0'
    );
\obj_buff9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(7),
      Q => \^_rgb_pixel_reg[2]_0\(7),
      R => '0'
    );
\obj_buff9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(8),
      Q => \^_rgb_pixel_reg[2]_0\(8),
      R => '0'
    );
\obj_buff9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(9),
      Q => \^_rgb_pixel_reg[2]_0\(9),
      R => '0'
    );
\obj_reg10[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(30),
      I2 => \obj_reg1[20]_i_2_n_0\,
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \slv_reg2_reg[31]\(31),
      I5 => \slv_reg2_reg[31]\(22),
      O => obj_reg100
    );
\obj_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(0),
      Q => \obj_reg10_reg_n_0_[0]\,
      R => '0'
    );
\obj_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(10),
      Q => \obj_reg10_reg_n_0_[10]\,
      R => '0'
    );
\obj_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(11),
      Q => \obj_reg10_reg_n_0_[11]\,
      R => '0'
    );
\obj_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(12),
      Q => \obj_reg10_reg_n_0_[12]\,
      R => '0'
    );
\obj_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(13),
      Q => \obj_reg10_reg_n_0_[13]\,
      R => '0'
    );
\obj_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(14),
      Q => \obj_reg10_reg_n_0_[14]\,
      R => '0'
    );
\obj_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(15),
      Q => \obj_reg10_reg_n_0_[15]\,
      R => '0'
    );
\obj_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(16),
      Q => \obj_reg10_reg_n_0_[16]\,
      R => '0'
    );
\obj_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(17),
      Q => \obj_reg10_reg_n_0_[17]\,
      R => '0'
    );
\obj_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(18),
      Q => \obj_reg10_reg_n_0_[18]\,
      R => '0'
    );
\obj_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(19),
      Q => \obj_reg10_reg_n_0_[19]\,
      R => '0'
    );
\obj_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(1),
      Q => \obj_reg10_reg_n_0_[1]\,
      R => '0'
    );
\obj_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(20),
      Q => \obj_reg10_reg_n_0_[20]\,
      R => '0'
    );
\obj_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(2),
      Q => \obj_reg10_reg_n_0_[2]\,
      R => '0'
    );
\obj_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(3),
      Q => \obj_reg10_reg_n_0_[3]\,
      R => '0'
    );
\obj_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(4),
      Q => \obj_reg10_reg_n_0_[4]\,
      R => '0'
    );
\obj_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(5),
      Q => \obj_reg10_reg_n_0_[5]\,
      R => '0'
    );
\obj_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(6),
      Q => \obj_reg10_reg_n_0_[6]\,
      R => '0'
    );
\obj_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(7),
      Q => \obj_reg10_reg_n_0_[7]\,
      R => '0'
    );
\obj_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(8),
      Q => \obj_reg10_reg_n_0_[8]\,
      R => '0'
    );
\obj_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(9),
      Q => \obj_reg10_reg_n_0_[9]\,
      R => '0'
    );
\obj_reg1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(30),
      I2 => \obj_reg1[20]_i_2_n_0\,
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \slv_reg2_reg[31]\(31),
      I5 => \slv_reg2_reg[31]\(22),
      O => obj_reg10
    );
\obj_reg1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(29),
      I1 => \slv_reg2_reg[31]\(26),
      I2 => \slv_reg2_reg[31]\(28),
      I3 => \slv_reg2_reg[31]\(25),
      I4 => \slv_reg2_reg[31]\(27),
      I5 => \slv_reg2_reg[31]\(23),
      O => \obj_reg1[20]_i_2_n_0\
    );
\obj_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg1(0),
      R => '0'
    );
\obj_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg1(10),
      R => '0'
    );
\obj_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg1(11),
      R => '0'
    );
\obj_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg1(12),
      R => '0'
    );
\obj_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg1(13),
      R => '0'
    );
\obj_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg1(14),
      R => '0'
    );
\obj_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg1(15),
      R => '0'
    );
\obj_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg1(16),
      R => '0'
    );
\obj_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg1(17),
      R => '0'
    );
\obj_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg1(18),
      R => '0'
    );
\obj_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg1(19),
      R => '0'
    );
\obj_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg1(1),
      R => '0'
    );
\obj_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg1(20),
      R => '0'
    );
\obj_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg1(2),
      R => '0'
    );
\obj_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg1(3),
      R => '0'
    );
\obj_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg1(4),
      R => '0'
    );
\obj_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg1(5),
      R => '0'
    );
\obj_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg1(6),
      R => '0'
    );
\obj_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg1(7),
      R => '0'
    );
\obj_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg1(8),
      R => '0'
    );
\obj_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg1(9),
      R => '0'
    );
\obj_reg2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(30),
      I2 => \obj_reg1[20]_i_2_n_0\,
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \slv_reg2_reg[31]\(31),
      I5 => \slv_reg2_reg[31]\(22),
      O => obj_reg20
    );
\obj_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg2(0),
      R => '0'
    );
\obj_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg2(10),
      R => '0'
    );
\obj_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg2(11),
      R => '0'
    );
\obj_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg2(12),
      R => '0'
    );
\obj_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg2(13),
      R => '0'
    );
\obj_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg2(14),
      R => '0'
    );
\obj_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg2(15),
      R => '0'
    );
\obj_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg2(16),
      R => '0'
    );
\obj_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg2(17),
      R => '0'
    );
\obj_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg2(18),
      R => '0'
    );
\obj_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg2(19),
      R => '0'
    );
\obj_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg2(1),
      R => '0'
    );
\obj_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg2(20),
      R => '0'
    );
\obj_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg2(2),
      R => '0'
    );
\obj_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg2(3),
      R => '0'
    );
\obj_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg2(4),
      R => '0'
    );
\obj_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg2(5),
      R => '0'
    );
\obj_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg2(6),
      R => '0'
    );
\obj_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg2(7),
      R => '0'
    );
\obj_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg2(8),
      R => '0'
    );
\obj_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg2(9),
      R => '0'
    );
\obj_reg3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(30),
      I2 => \obj_reg1[20]_i_2_n_0\,
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \slv_reg2_reg[31]\(31),
      I5 => \slv_reg2_reg[31]\(22),
      O => obj_reg30
    );
\obj_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg3(0),
      R => '0'
    );
\obj_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg3(10),
      R => '0'
    );
\obj_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg3(11),
      R => '0'
    );
\obj_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg3(12),
      R => '0'
    );
\obj_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg3(13),
      R => '0'
    );
\obj_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg3(14),
      R => '0'
    );
\obj_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg3(15),
      R => '0'
    );
\obj_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg3(16),
      R => '0'
    );
\obj_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg3(17),
      R => '0'
    );
\obj_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg3(18),
      R => '0'
    );
\obj_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg3(19),
      R => '0'
    );
\obj_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg3(1),
      R => '0'
    );
\obj_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg3(20),
      R => '0'
    );
\obj_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg3(2),
      R => '0'
    );
\obj_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg3(3),
      R => '0'
    );
\obj_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg3(4),
      R => '0'
    );
\obj_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg3(5),
      R => '0'
    );
\obj_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg3(6),
      R => '0'
    );
\obj_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg3(7),
      R => '0'
    );
\obj_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg3(8),
      R => '0'
    );
\obj_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg3(9),
      R => '0'
    );
\obj_reg4[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \obj_reg6[20]_i_2_n_0\,
      I1 => \slv_reg2_reg[31]\(22),
      O => obj_reg40
    );
\obj_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg4(0),
      R => '0'
    );
\obj_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg4(10),
      R => '0'
    );
\obj_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg4(11),
      R => '0'
    );
\obj_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg4(12),
      R => '0'
    );
\obj_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg4(13),
      R => '0'
    );
\obj_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg4(14),
      R => '0'
    );
\obj_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg4(15),
      R => '0'
    );
\obj_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg4(16),
      R => '0'
    );
\obj_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg4(17),
      R => '0'
    );
\obj_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg4(18),
      R => '0'
    );
\obj_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg4(19),
      R => '0'
    );
\obj_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg4(1),
      R => '0'
    );
\obj_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg4(20),
      R => '0'
    );
\obj_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg4(2),
      R => '0'
    );
\obj_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg4(3),
      R => '0'
    );
\obj_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg4(4),
      R => '0'
    );
\obj_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg4(5),
      R => '0'
    );
\obj_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg4(6),
      R => '0'
    );
\obj_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg4(7),
      R => '0'
    );
\obj_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg4(8),
      R => '0'
    );
\obj_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg4(9),
      R => '0'
    );
\obj_reg5[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \obj_reg7[20]_i_2_n_0\,
      I1 => \slv_reg2_reg[31]\(22),
      O => obj_reg50
    );
\obj_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg5(0),
      R => '0'
    );
\obj_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg5(10),
      R => '0'
    );
\obj_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg5(11),
      R => '0'
    );
\obj_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg5(12),
      R => '0'
    );
\obj_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg5(13),
      R => '0'
    );
\obj_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg5(14),
      R => '0'
    );
\obj_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg5(15),
      R => '0'
    );
\obj_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg5(16),
      R => '0'
    );
\obj_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg5(17),
      R => '0'
    );
\obj_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg5(18),
      R => '0'
    );
\obj_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg5(19),
      R => '0'
    );
\obj_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg5(1),
      R => '0'
    );
\obj_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg5(20),
      R => '0'
    );
\obj_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg5(2),
      R => '0'
    );
\obj_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg5(3),
      R => '0'
    );
\obj_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg5(4),
      R => '0'
    );
\obj_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg5(5),
      R => '0'
    );
\obj_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg5(6),
      R => '0'
    );
\obj_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg5(7),
      R => '0'
    );
\obj_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg5(8),
      R => '0'
    );
\obj_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg5(9),
      R => '0'
    );
\obj_reg6[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \obj_reg6[20]_i_2_n_0\,
      I1 => \slv_reg2_reg[31]\(22),
      O => obj_reg60
    );
\obj_reg6[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(31),
      I1 => \slv_reg2_reg[31]\(24),
      I2 => \obj_reg7[20]_i_3_n_0\,
      I3 => \slv_reg2_reg[31]\(23),
      I4 => \slv_reg2_reg[31]\(30),
      I5 => \slv_reg2_reg[31]\(21),
      O => \obj_reg6[20]_i_2_n_0\
    );
\obj_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg6(0),
      R => '0'
    );
\obj_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg6(10),
      R => '0'
    );
\obj_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg6(11),
      R => '0'
    );
\obj_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg6(12),
      R => '0'
    );
\obj_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg6(13),
      R => '0'
    );
\obj_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg6(14),
      R => '0'
    );
\obj_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg6(15),
      R => '0'
    );
\obj_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg6(16),
      R => '0'
    );
\obj_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg6(17),
      R => '0'
    );
\obj_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg6(18),
      R => '0'
    );
\obj_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg6(19),
      R => '0'
    );
\obj_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg6(1),
      R => '0'
    );
\obj_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg6(20),
      R => '0'
    );
\obj_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg6(2),
      R => '0'
    );
\obj_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg6(3),
      R => '0'
    );
\obj_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg6(4),
      R => '0'
    );
\obj_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg6(5),
      R => '0'
    );
\obj_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg6(6),
      R => '0'
    );
\obj_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg6(7),
      R => '0'
    );
\obj_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg6(8),
      R => '0'
    );
\obj_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg6(9),
      R => '0'
    );
\obj_reg7[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \obj_reg7[20]_i_2_n_0\,
      I1 => \slv_reg2_reg[31]\(22),
      O => obj_reg70
    );
\obj_reg7[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(31),
      I1 => \slv_reg2_reg[31]\(24),
      I2 => \obj_reg7[20]_i_3_n_0\,
      I3 => \slv_reg2_reg[31]\(23),
      I4 => \slv_reg2_reg[31]\(30),
      I5 => \slv_reg2_reg[31]\(21),
      O => \obj_reg7[20]_i_2_n_0\
    );
\obj_reg7[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(27),
      I1 => \slv_reg2_reg[31]\(25),
      I2 => \slv_reg2_reg[31]\(28),
      I3 => \slv_reg2_reg[31]\(26),
      I4 => \slv_reg2_reg[31]\(29),
      O => \obj_reg7[20]_i_3_n_0\
    );
\obj_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg7(0),
      R => '0'
    );
\obj_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg7(10),
      R => '0'
    );
\obj_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg7(11),
      R => '0'
    );
\obj_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg7(12),
      R => '0'
    );
\obj_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg7(13),
      R => '0'
    );
\obj_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg7(14),
      R => '0'
    );
\obj_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg7(15),
      R => '0'
    );
\obj_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg7(16),
      R => '0'
    );
\obj_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg7(17),
      R => '0'
    );
\obj_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg7(18),
      R => '0'
    );
\obj_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg7(19),
      R => '0'
    );
\obj_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg7(1),
      R => '0'
    );
\obj_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg7(20),
      R => '0'
    );
\obj_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg7(2),
      R => '0'
    );
\obj_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg7(3),
      R => '0'
    );
\obj_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg7(4),
      R => '0'
    );
\obj_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg7(5),
      R => '0'
    );
\obj_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg7(6),
      R => '0'
    );
\obj_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg7(7),
      R => '0'
    );
\obj_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg7(8),
      R => '0'
    );
\obj_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg7(9),
      R => '0'
    );
\obj_reg8[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(30),
      I2 => \obj_reg1[20]_i_2_n_0\,
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \slv_reg2_reg[31]\(31),
      I5 => \slv_reg2_reg[31]\(22),
      O => obj_reg80
    );
\obj_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg8(0),
      R => '0'
    );
\obj_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg8(10),
      R => '0'
    );
\obj_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg8(11),
      R => '0'
    );
\obj_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg8(12),
      R => '0'
    );
\obj_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg8(13),
      R => '0'
    );
\obj_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg8(14),
      R => '0'
    );
\obj_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg8(15),
      R => '0'
    );
\obj_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg8(16),
      R => '0'
    );
\obj_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg8(17),
      R => '0'
    );
\obj_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg8(18),
      R => '0'
    );
\obj_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg8(19),
      R => '0'
    );
\obj_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg8(1),
      R => '0'
    );
\obj_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg8(20),
      R => '0'
    );
\obj_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg8(2),
      R => '0'
    );
\obj_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg8(3),
      R => '0'
    );
\obj_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg8(4),
      R => '0'
    );
\obj_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg8(5),
      R => '0'
    );
\obj_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg8(6),
      R => '0'
    );
\obj_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg8(7),
      R => '0'
    );
\obj_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg8(8),
      R => '0'
    );
\obj_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg8(9),
      R => '0'
    );
\obj_reg9[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(30),
      I2 => \obj_reg1[20]_i_2_n_0\,
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \slv_reg2_reg[31]\(31),
      I5 => \slv_reg2_reg[31]\(22),
      O => obj_reg90
    );
\obj_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg9(0),
      R => '0'
    );
\obj_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg9(10),
      R => '0'
    );
\obj_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg9(11),
      R => '0'
    );
\obj_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg9(12),
      R => '0'
    );
\obj_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg9(13),
      R => '0'
    );
\obj_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg9(14),
      R => '0'
    );
\obj_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg9(15),
      R => '0'
    );
\obj_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg9(16),
      R => '0'
    );
\obj_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg9(17),
      R => '0'
    );
\obj_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg9(18),
      R => '0'
    );
\obj_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg9(19),
      R => '0'
    );
\obj_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg9(1),
      R => '0'
    );
\obj_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg9(20),
      R => '0'
    );
\obj_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg9(2),
      R => '0'
    );
\obj_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg9(3),
      R => '0'
    );
\obj_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg9(4),
      R => '0'
    );
\obj_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg9(5),
      R => '0'
    );
\obj_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg9(6),
      R => '0'
    );
\obj_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg9(7),
      R => '0'
    );
\obj_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg9(8),
      R => '0'
    );
\obj_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg9(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Frog_drawer is
  port (
    Q : out STD_LOGIC_VECTOR ( 20 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \_rgb_out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \vc_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    nxt_rgb1 : in STD_LOGIC;
    \_rgb_pixel_reg[0]\ : in STD_LOGIC;
    \_rgb_pixel_reg[1]\ : in STD_LOGIC;
    \_rgb_pixel_reg[2]\ : in STD_LOGIC;
    \_rgb_pixel_reg[2]_0\ : in STD_LOGIC;
    \_rgb_pixel_reg[5]\ : in STD_LOGIC;
    \_rgb_pixel_reg[7]_1\ : in STD_LOGIC;
    \_rgb_pixel_reg[8]\ : in STD_LOGIC;
    \_rgb_pixel_reg[8]_0\ : in STD_LOGIC;
    \_rgb_pixel_reg[10]_0\ : in STD_LOGIC;
    \_rgb_pixel_reg[11]_6\ : in STD_LOGIC;
    \hc_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \vc_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    pclk : in STD_LOGIC;
    \vc_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Frog_drawer : entity is "Frog_drawer";
end microblaze_Video_Controller_4regs_0_0_Frog_drawer;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Frog_drawer is
  signal \^q\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_out_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_rgb_pixel[11]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_38_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_40_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_41_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_42_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_45_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_47_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_64_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_65__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_66_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_70_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_39_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_39_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_39_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_39_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal frog_pixel : STD_LOGIC_VECTOR ( 11 downto 7 );
  signal obj_reg1 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \obj_reg10__0\ : STD_LOGIC;
  signal \obj_reg1[20]_i_2_n_0\ : STD_LOGIC;
  signal \NLW__rgb_pixel_reg[11]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(20 downto 0) <= \^q\(20 downto 0);
  \_rgb_out_reg[0]\(0) <= \^_rgb_out_reg[0]\(0);
\_rgb_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111110101011101"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => nxt_rgb1,
      I3 => \_rgb_pixel_reg[0]\,
      I4 => \^_rgb_out_reg[0]\(0),
      I5 => frog_pixel(11),
      O => D(0)
    );
\_rgb_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111110101011101"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => nxt_rgb1,
      I3 => \_rgb_pixel_reg[10]_0\,
      I4 => \^_rgb_out_reg[0]\(0),
      I5 => frog_pixel(10),
      O => D(8)
    );
\_rgb_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111110101011101"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => nxt_rgb1,
      I3 => \_rgb_pixel_reg[11]_6\,
      I4 => \^_rgb_out_reg[0]\(0),
      I5 => frog_pixel(11),
      O => D(9)
    );
\_rgb_out[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => frog_pixel(11),
      I1 => frog_pixel(10),
      I2 => frog_pixel(7),
      O => \^_rgb_out_reg[0]\(0)
    );
\_rgb_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111110101011101"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => nxt_rgb1,
      I3 => \_rgb_pixel_reg[1]\,
      I4 => \^_rgb_out_reg[0]\(0),
      I5 => frog_pixel(11),
      O => D(1)
    );
\_rgb_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => \_rgb_pixel_reg[2]\,
      I3 => \^_rgb_out_reg[0]\(0),
      I4 => frog_pixel(10),
      I5 => nxt_rgb1,
      O => D(2)
    );
\_rgb_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => \_rgb_pixel_reg[2]_0\,
      I3 => \^_rgb_out_reg[0]\(0),
      I4 => frog_pixel(11),
      I5 => nxt_rgb1,
      O => D(3)
    );
\_rgb_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => \_rgb_pixel_reg[5]\,
      I3 => \^_rgb_out_reg[0]\(0),
      I4 => frog_pixel(7),
      I5 => nxt_rgb1,
      O => D(4)
    );
\_rgb_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111110101011101"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => nxt_rgb1,
      I3 => \_rgb_pixel_reg[7]_1\,
      I4 => \^_rgb_out_reg[0]\(0),
      I5 => frog_pixel(7),
      O => D(5)
    );
\_rgb_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => \_rgb_pixel_reg[8]\,
      I3 => \^_rgb_out_reg[0]\(0),
      I4 => frog_pixel(11),
      I5 => nxt_rgb1,
      O => D(6)
    );
\_rgb_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111110101011101"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => nxt_rgb1,
      I3 => \_rgb_pixel_reg[8]_0\,
      I4 => \^_rgb_out_reg[0]\(0),
      I5 => frog_pixel(11),
      O => D(7)
    );
\_rgb_pixel[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \vc_reg[9]\(8),
      I2 => \vc_reg[9]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel_reg[11]_5\(1)
    );
\_rgb_pixel[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \vc_reg[9]\(7),
      I2 => \vc_reg[9]\(8),
      I3 => \^q\(8),
      O => \_rgb_pixel_reg[11]_5\(0)
    );
\_rgb_pixel[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \hc_reg[10]\(10),
      I3 => \^q\(20),
      O => \_rgb_pixel[11]_i_18_n_0\
    );
\_rgb_pixel[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \hc_reg[10]\(9),
      I3 => \^q\(19),
      O => \_rgb_pixel[11]_i_19_n_0\
    );
\_rgb_pixel[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(17),
      I1 => \hc_reg[10]\(7),
      I2 => \hc_reg[10]\(8),
      I3 => \^q\(18),
      O => \_rgb_pixel[11]_i_20_n_0\
    );
\_rgb_pixel[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \vc_reg[9]\(9),
      I2 => \^q\(8),
      I3 => \vc_reg[9]\(8),
      O => \_rgb_pixel_reg[11]_2\(0)
    );
\_rgb_pixel[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^q\(18),
      I3 => \hc_reg[10]\(8),
      O => \_rgb_pixel_reg[11]_3\(0)
    );
\_rgb_pixel[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \vc_reg[9]\(7),
      O => \_rgb_pixel[11]_i_31_n_0\
    );
\_rgb_pixel[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \vc_reg[9]\(6),
      O => \_rgb_pixel[11]_i_32_n_0\
    );
\_rgb_pixel[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \vc_reg[9]\(5),
      O => \_rgb_pixel[11]_i_33_n_0\
    );
\_rgb_pixel[11]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \vc_reg[9]\(5),
      I2 => \vc_reg[9]\(6),
      I3 => \^q\(6),
      O => \_rgb_pixel[11]_i_36_n_0\
    );
\_rgb_pixel[11]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \vc_reg[9]\(4),
      I2 => \vc_reg[9]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_37_n_0\
    );
\_rgb_pixel[11]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \vc_reg[9]\(3),
      I2 => \vc_reg[9]\(4),
      I3 => \^q\(4),
      O => \_rgb_pixel[11]_i_38_n_0\
    );
\_rgb_pixel[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(17),
      I1 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_40_n_0\
    );
\_rgb_pixel[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \hc_reg[10]\(6),
      O => \_rgb_pixel[11]_i_41_n_0\
    );
\_rgb_pixel[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_42_n_0\
    );
\_rgb_pixel[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(15),
      I1 => \hc_reg[10]\(5),
      I2 => \hc_reg[10]\(6),
      I3 => \^q\(16),
      O => \_rgb_pixel[11]_i_45_n_0\
    );
\_rgb_pixel[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \hc_reg[10]\(5),
      I3 => \^q\(15),
      O => \_rgb_pixel[11]_i_46_n_0\
    );
\_rgb_pixel[11]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \hc_reg[10]\(4),
      I3 => \^q\(14),
      O => \_rgb_pixel[11]_i_47_n_0\
    );
\_rgb_pixel[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \vc_reg[9]\(6),
      I2 => \^q\(7),
      I3 => \vc_reg[9]\(7),
      O => \_rgb_pixel_reg[11]_0\(3)
    );
\_rgb_pixel[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \vc_reg[9]\(5),
      I2 => \^q\(4),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[11]_0\(2)
    );
\_rgb_pixel[11]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \vc_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \vc_reg[9]\(3),
      O => \_rgb_pixel_reg[11]_0\(1)
    );
\_rgb_pixel[11]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \vc_reg[9]\(1),
      I2 => \^q\(0),
      I3 => \vc_reg[9]\(0),
      O => \_rgb_pixel_reg[11]_0\(0)
    );
\_rgb_pixel[11]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^q\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel_reg[11]_1\(3)
    );
\_rgb_pixel[11]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => \hc_reg[10]\(5),
      I2 => \^q\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel_reg[11]_1\(2)
    );
\_rgb_pixel[11]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^q\(12),
      I3 => \hc_reg[10]\(2),
      O => \_rgb_pixel_reg[11]_1\(1)
    );
\_rgb_pixel[11]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \hc_reg[10]\(1),
      I2 => \^q\(10),
      I3 => \hc_reg[10]\(0),
      O => \_rgb_pixel_reg[11]_1\(0)
    );
\_rgb_pixel[11]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \_rgb_pixel[11]_i_64_n_0\
    );
\_rgb_pixel[11]_i_65__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vc_reg[9]\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \_rgb_pixel[11]_i_65__1_n_0\
    );
\_rgb_pixel[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_66_n_0\
    );
\_rgb_pixel[11]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \_rgb_pixel[11]_i_69_n_0\
    );
\_rgb_pixel[11]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \hc_reg[10]\(3),
      I1 => \^q\(13),
      I2 => \^q\(12),
      O => \_rgb_pixel[11]_i_70_n_0\
    );
\_rgb_pixel[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[11]_i_71_n_0\
    );
\_rgb_pixel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vc_reg[10]\(1),
      Q => frog_pixel(10),
      R => '0'
    );
\_rgb_pixel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vc_reg[10]\(2),
      Q => frog_pixel(11),
      R => '0'
    );
\_rgb_pixel_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_39_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_13_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_13_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_13_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[11]_i_40_n_0\,
      DI(2) => \_rgb_pixel[11]_i_41_n_0\,
      DI(1) => \_rgb_pixel[11]_i_42_n_0\,
      DI(0) => \hc_reg[3]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[7]\(0),
      S(2) => \_rgb_pixel[11]_i_45_n_0\,
      S(1) => \_rgb_pixel[11]_i_46_n_0\,
      S(0) => \_rgb_pixel[11]_i_47_n_0\
    );
\_rgb_pixel_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_13_n_0\,
      CO(3) => \_rgb_pixel_reg[7]_0\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_3_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_3_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_0\(0),
      S(2) => \_rgb_pixel[11]_i_18_n_0\,
      S(1) => \_rgb_pixel[11]_i_19_n_0\,
      S(0) => \_rgb_pixel[11]_i_20_n_0\
    );
\_rgb_pixel_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_30_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_30_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_30_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_30_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_64_n_0\,
      DI(2) => \^q\(2),
      DI(1 downto 0) => \vc_reg[9]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_65__1_n_0\,
      S(2) => \_rgb_pixel[11]_i_66_n_0\,
      S(1 downto 0) => \vc_reg[1]\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_39_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_39_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_39_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_39_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_69_n_0\,
      DI(2) => \^q\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_70_n_0\,
      S(2) => \_rgb_pixel[11]_i_71_n_0\,
      S(1 downto 0) => \hc_reg[1]\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_30_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_4\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_6_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_6_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \_rgb_pixel[11]_i_31_n_0\,
      DI(2) => \_rgb_pixel[11]_i_32_n_0\,
      DI(1) => \_rgb_pixel[11]_i_33_n_0\,
      DI(0) => \vc_reg[3]\(0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \vc_reg[7]\(0),
      S(2) => \_rgb_pixel[11]_i_36_n_0\,
      S(1) => \_rgb_pixel[11]_i_37_n_0\,
      S(0) => \_rgb_pixel[11]_i_38_n_0\
    );
\_rgb_pixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vc_reg[10]\(0),
      Q => frog_pixel(7),
      R => '0'
    );
\obj_buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(0),
      Q => \^q\(0),
      R => '0'
    );
\obj_buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(10),
      Q => \^q\(10),
      R => '0'
    );
\obj_buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(11),
      Q => \^q\(11),
      R => '0'
    );
\obj_buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(12),
      Q => \^q\(12),
      R => '0'
    );
\obj_buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(13),
      Q => \^q\(13),
      R => '0'
    );
\obj_buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(14),
      Q => \^q\(14),
      R => '0'
    );
\obj_buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(15),
      Q => \^q\(15),
      R => '0'
    );
\obj_buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(16),
      Q => \^q\(16),
      R => '0'
    );
\obj_buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(17),
      Q => \^q\(17),
      R => '0'
    );
\obj_buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(18),
      Q => \^q\(18),
      R => '0'
    );
\obj_buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(19),
      Q => \^q\(19),
      R => '0'
    );
\obj_buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(1),
      Q => \^q\(1),
      R => '0'
    );
\obj_buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(20),
      Q => \^q\(20),
      R => '0'
    );
\obj_buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(2),
      Q => \^q\(2),
      R => '0'
    );
\obj_buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(3),
      Q => \^q\(3),
      R => '0'
    );
\obj_buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(4),
      Q => \^q\(4),
      R => '0'
    );
\obj_buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(5),
      Q => \^q\(5),
      R => '0'
    );
\obj_buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(6),
      Q => \^q\(6),
      R => '0'
    );
\obj_buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(7),
      Q => \^q\(7),
      R => '0'
    );
\obj_buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(8),
      Q => \^q\(8),
      R => '0'
    );
\obj_buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => E(0),
      D => obj_reg1(9),
      Q => \^q\(9),
      R => '0'
    );
\obj_reg1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(30),
      I2 => \obj_reg1[20]_i_2_n_0\,
      I3 => \slv_reg2_reg[31]\(29),
      I4 => \slv_reg2_reg[31]\(31),
      I5 => \slv_reg2_reg[31]\(25),
      O => \obj_reg10__0\
    );
\obj_reg1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(24),
      I1 => \slv_reg2_reg[31]\(28),
      I2 => \slv_reg2_reg[31]\(22),
      I3 => \slv_reg2_reg[31]\(26),
      I4 => \slv_reg2_reg[31]\(23),
      I5 => \slv_reg2_reg[31]\(27),
      O => \obj_reg1[20]_i_2_n_0\
    );
\obj_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg1(0),
      R => '0'
    );
\obj_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg1(10),
      R => '0'
    );
\obj_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg1(11),
      R => '0'
    );
\obj_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg1(12),
      R => '0'
    );
\obj_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg1(13),
      R => '0'
    );
\obj_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg1(14),
      R => '0'
    );
\obj_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg1(15),
      R => '0'
    );
\obj_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg1(16),
      R => '0'
    );
\obj_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg1(17),
      R => '0'
    );
\obj_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg1(18),
      R => '0'
    );
\obj_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg1(19),
      R => '0'
    );
\obj_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg1(1),
      R => '0'
    );
\obj_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg1(20),
      R => '0'
    );
\obj_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg1(2),
      R => '0'
    );
\obj_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg1(3),
      R => '0'
    );
\obj_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg1(4),
      R => '0'
    );
\obj_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg1(5),
      R => '0'
    );
\obj_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg1(6),
      R => '0'
    );
\obj_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg1(7),
      R => '0'
    );
\obj_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg1(8),
      R => '0'
    );
\obj_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \obj_reg10__0\,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Timing_counter is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \hc_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \_rgb_pixel_reg[11]\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_2\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[10]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[10]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[7]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[1]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[1]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[10]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[10]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[10]_12\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[10]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[0]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[0]_11\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[11]_12\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[7]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[7]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[7]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[1]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[1]_13\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[1]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[5]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[11]_16\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[11]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \_rgb_pixel_reg[5]_12\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \_rgb_pixel_reg[5]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    nxt_rgb1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[7]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_15\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_22\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bg_type_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \obj_buff1_reg[20]\ : out STD_LOGIC;
    \obj_buff1_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff10_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff9_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff8_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff7_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff6_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff5_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff4_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff3_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff2_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff5_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_0\ : in STD_LOGIC;
    \obj_buff1_reg[20]_1\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff10_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff9_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff8_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff7_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff6_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff5_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff4_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff3_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \obj_buff2_reg[20]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \hc_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_1\ : in STD_LOGIC;
    fsync_in : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \obj_buff1_reg[20]_2\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    \_rgb_pixel_reg[7]_21\ : in STD_LOGIC;
    \hc_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \obj_buff1_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff1_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \obj_buff1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_2\ : in STD_LOGIC;
    \obj_buff1_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff1_reg[20]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff10_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff9_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff8_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff7_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff6_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff5_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff4_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff3_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff2_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_3\ : in STD_LOGIC;
    \obj_buff1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff1_reg[20]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff10_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff10_reg[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff9_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff9_reg[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff8_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff8_reg[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff7_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff7_reg[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff6_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff6_reg[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff5_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff5_reg[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff4_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff4_reg[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff3_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff3_reg[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \obj_buff2_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \obj_buff2_reg[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bg_reg3_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bg_reg5_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bg_reg4_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bg_reg0_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bg_reg2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bg_reg1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Timing_counter : entity is "Timing_counter";
end microblaze_Video_Controller_4regs_0_0_Timing_counter;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Timing_counter is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \_rgb_out[11]_i_11_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_12_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_100_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_104__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_104_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_105__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_105_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_106_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_116__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_116_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_117__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_118__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_119_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_120_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_121__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_121_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_122__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_122_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_123_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_127__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_127_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_128__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_128_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_129_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_138_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_139__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_139_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_13__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_13_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_140__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_141__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_142_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_143_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_144__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_144_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_145__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_145_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_146_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_148_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_149__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_149_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_14__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_14_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_150__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_150_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_151__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_151_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_152__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_152_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_153__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_154_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_155__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_156_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_157_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_158__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_158_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_159__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_159_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_15__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_15_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_160__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_160_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_161__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_161_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_162__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_162_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_163__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_163_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_164_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_165_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_172_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_173_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_174_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_175__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_175_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_176__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_176_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_177__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_177_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_178__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_178_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_179__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_179_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_180_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_181_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_182_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_188_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_189_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_190_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_191__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_191_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_192__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_192_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_193__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_193_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_194__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_194_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_195__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_195_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_196_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_197_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_198_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_19__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_204_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_205_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_206_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_207_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_208__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_208_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_209__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_209_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_20__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_210__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_210_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_211__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_211_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_212_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_213_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_214_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_215__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_220_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_221_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_222_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_223_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_224__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_224_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_225__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_225_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_226__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_226_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_227__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_227_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_228_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_229_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_22__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_22_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_230_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_231__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_236_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_237_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_238_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_239_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_240__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_241__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_241_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_242__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_242_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_243__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_243_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_244_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_245_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_246_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_247__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_248_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_252__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_253_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_254__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_255_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_256__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_257__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_258_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_259__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_260_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_261_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_262__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_262_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_263__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_263_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_264__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_264_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_265__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_265_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_266__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_267_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_268__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_269_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_270_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_271__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_271_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_272__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_272_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_273__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_273_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_274__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_274_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_275__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_280_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_281_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_282_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_283_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_32__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_33__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_34__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_34_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_55__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_55_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_56__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_56_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_57__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_58__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_58_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_59__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_60__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_60_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_61__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_61_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_62__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_62_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_72__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_72_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_73__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_73_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_74__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_74_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_75__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_75_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_76__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_76_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_77__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_77_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_78__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_78_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_79_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_81__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_81_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_82__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_82_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_83_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_92_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_93__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_93_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_94__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_95__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_96_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_97_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_98__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_98_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_99__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_99_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_100__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_100_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_110__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_110_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_111__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_111_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_113__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_113_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_115__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_116__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_116_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_117__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_117_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_121__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_121_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_122__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_122_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_123__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_123_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_127__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_127_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_128__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_128_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_130__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_130_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_140__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_140_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_141__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_141_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_142__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_142_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_143__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_143_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_144__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_144_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_145__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_145_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_146__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_146_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_147__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_147_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_148__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_148_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_149__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_149_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_150__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_150_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_159_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_160__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_160_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_161__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_161_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_162__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_162_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_163__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_163_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_164__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_164_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_165__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_165_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_166__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_166_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_167_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_175_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_176__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_176_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_177__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_177_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_178__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_178_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_179__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_179_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_180__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_180_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_181__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_181_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_182__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_182_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_183_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_191_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_192_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_193__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_193_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_194__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_194_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_195__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_195_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_196__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_196_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_197__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_197_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_198__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_198_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_199_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_200_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_207_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_208_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_209__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_209_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_210__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_210_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_211__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_211_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_212__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_212_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_213__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_213_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_214__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_214_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_215_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_216_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_223_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_224_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_225_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_226__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_226_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_227__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_227_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_228__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_228_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_229__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_229_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_22_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_230__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_230_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_231_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_232_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_233_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_239_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_240_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_241_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_242__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_242_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_243__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_243_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_244__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_244_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_245__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_245_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_246__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_246_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_247_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_248_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_249_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_255_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_256_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_257_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_258_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_259__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_259_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_260__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_260_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_261__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_261_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_262__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_262_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_263_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_264_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_265_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_266__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_26_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_279_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_280_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_281_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_282_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_283__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_283_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_284__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_284_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_285__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_285_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_286__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_286_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_287_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_288_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_289_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_290__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_295_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_296_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_297_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_298_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_299__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_29__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_29__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_300__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_300_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_301__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_301_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_302__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_302_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_303__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_303_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_304__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_304_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_305__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_305_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_306__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_306_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_307__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_307_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_308__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_309_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_30__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_310__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_311_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_312_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_313__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_313_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_314__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_314_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_315__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_315_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_316__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_316_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_317__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_318_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_319__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_31__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_31__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_320_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_321_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_322__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_322_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_323__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_323_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_324__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_324_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_325__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_325_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_326__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_327_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_328__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_329_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_330_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_331__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_331_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_332__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_332_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_333__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_333_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_334__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_334_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_335__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_336_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_337__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_338_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_339_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_340__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_340_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_341__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_341_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_342__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_342_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_343_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_344_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_345_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_346_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_347_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_41__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_41__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_42__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_42__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_44__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_44__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_46__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_46__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_47__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_47__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_48__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_48__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_52__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_52__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_53__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_53__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_54__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_54__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_56_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_57_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_58_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_59_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_64__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_64__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_65__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_65_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_67__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_69__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_69__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_70__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_70__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_71__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_71__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_75__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_75_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_76__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_76_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_77__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_77_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_87__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_87_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_88__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_88_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_90__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_90_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_92__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_92_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_93__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_93_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_94__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_94_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_98__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_98_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_99__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_99_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_9_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_10__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_10_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_20__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_20_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_21__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_23__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_23_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_25__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_25_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_26__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_26_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_27__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_27_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_30__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_30_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_31__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_32__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_32_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_33__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_33_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_34__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_34_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_35__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_35_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_36__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_36_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_37__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_37_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_46_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_47__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_47_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_48__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_48_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_49__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_49_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_50__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_50_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_51__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_52__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_52_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_53__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_53_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_54_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_62__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_63__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_64_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_65__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_66_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_67_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_68__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_68_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_69__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_69_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_70_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_71_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_8_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_9_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^_rgb_pixel_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^_rgb_pixel_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^_rgb_pixel_reg[0]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^_rgb_pixel_reg[0]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_rgb_pixel_reg[10]_i_102_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_102_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_102_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_102_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_103_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_103_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_103_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_103_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_114_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_114_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_114_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_114_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_115_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_115_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_115_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_115_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_125_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_125_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_125_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_125_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_126_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_126_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_126_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_137_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_137_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_137_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_137_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_138_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_138_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_138_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_138_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_164_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_164_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_164_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_180_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_180_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_180_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_183_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_183_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_183_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_18__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_18__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_18__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_18__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_18_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_18_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_18_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_18_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_196_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_196_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_196_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_212_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_212_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_212_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_216_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_216_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_216_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_228_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_228_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_228_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_244_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_244_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_244_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_249_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_249_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_249_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_31__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_31__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_31__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_31__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_31_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_31_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_31_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_31_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_35__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_35_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_37__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_37_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_38__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_38__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_38_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_38_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_39__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_39_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_3__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_3__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_41__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_41_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_42__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_42__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_42_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_42_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_43__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_43_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_45__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_45_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_46__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_46__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_46_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_46_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_47__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_47__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_47__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_47_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_47_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_47_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_4__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_63_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_63_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_63_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_6__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_6_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_79_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_79_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_79_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_79_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_80_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_80_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_80_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_80_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_91_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_91_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_91_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_91_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_92_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_92_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_92_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_92_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_109__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_109__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_109__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_109__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_109_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_109_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_109_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_109_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_10__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_11__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_11__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_126__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_126__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_126__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_126__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_126_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_126_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_126_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_126_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_12__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_139__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_139__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_139__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_139__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_139_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_139_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_139_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_139_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_14__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_151_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_151_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_151_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_15__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_15__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_15_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_15_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_167_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_167_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_167_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_168_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_168_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_168_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_16__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_183_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_183_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_183_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_18__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_18_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_199_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_199_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_199_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_19__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_19__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_201_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_201_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_201_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_20__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_20_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_215_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_215_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_215_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_22__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_22_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_231_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_231_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_231_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_234_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_234_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_234_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_23__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_23__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_23_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_23_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_247_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_247_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_247_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_24__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_24__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_24_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_24_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_25__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_25__1_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_25_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_25_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_25_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_25_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_263_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_263_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_263_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_267_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_267_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_267_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_271_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_271_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_271_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_275_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_275_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_275_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_27__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_27_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_287_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_287_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_287_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_28__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_28__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_28__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_28__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_28_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_28_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_40_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_51__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_51__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_51__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_51__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_51_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_51_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_51_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_51_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_63_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_74__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_74__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_74__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_74__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_74_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_74_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_74_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_74_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_86__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_86__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_86__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_86__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_86_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_86_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_86_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_86_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_8__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_97__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_97__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_97__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_97__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_97_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_97_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_97_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_97_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_19__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_19__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_19__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_19__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_19_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_19_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_19_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_19_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_38_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_38_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_38_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_3__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_54_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_54_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_54_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_55_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_55_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_55_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_5__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_6__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_6__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_6_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_7__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_7__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_7__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_7_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_7_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_7_n_3\ : STD_LOGIC;
  signal \bg_type[0]_i_2_n_0\ : STD_LOGIC;
  signal \bg_type[0]_i_3_n_0\ : STD_LOGIC;
  signal \bg_type[1]_i_2_n_0\ : STD_LOGIC;
  signal \bg_type[1]_i_3_n_0\ : STD_LOGIC;
  signal \bg_type[2]_i_2_n_0\ : STD_LOGIC;
  signal \bg_type[2]_i_3_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_13_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_14_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_15_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_16_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_17_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_18_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_3_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_4_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_5_n_0\ : STD_LOGIC;
  signal \bg_type[3]_i_7_n_0\ : STD_LOGIC;
  signal \frogger_background/nxt_bg_type1\ : STD_LOGIC;
  signal \frogger_background/sel0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal hc : STD_LOGIC;
  signal \hc[0]_i_1_n_0\ : STD_LOGIC;
  signal \hc[10]_i_1_n_0\ : STD_LOGIC;
  signal \hc[10]_i_3_n_0\ : STD_LOGIC;
  signal \hc[10]_i_4_n_0\ : STD_LOGIC;
  signal \hc[10]_i_5_n_0\ : STD_LOGIC;
  signal \hc[10]_i_6_n_0\ : STD_LOGIC;
  signal \hc[1]_i_1_n_0\ : STD_LOGIC;
  signal \hc[2]_i_1_n_0\ : STD_LOGIC;
  signal \hc[3]_i_1_n_0\ : STD_LOGIC;
  signal \hc[4]_i_1_n_0\ : STD_LOGIC;
  signal \hc[5]_i_1_n_0\ : STD_LOGIC;
  signal \hc[5]_i_2_n_0\ : STD_LOGIC;
  signal \hc[5]_i_3_n_0\ : STD_LOGIC;
  signal \hc[6]_i_1_n_0\ : STD_LOGIC;
  signal \hc[7]_i_1_n_0\ : STD_LOGIC;
  signal \hc[8]_i_1_n_0\ : STD_LOGIC;
  signal \hc[9]_i_1_n_0\ : STD_LOGIC;
  signal \^hc_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^nxt_rgb1\ : STD_LOGIC;
  signal \obj_buff1[20]_i_2_n_0\ : STD_LOGIC;
  signal \obj_buff1[20]_i_3_n_0\ : STD_LOGIC;
  signal \obj_buff1[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \obj_buff1[20]_i_5_n_0\ : STD_LOGIC;
  signal \player_frog/nxt_pixel3\ : STD_LOGIC;
  signal \player_frog/nxt_pixel41_in\ : STD_LOGIC;
  signal \vc[0]_i_1_n_0\ : STD_LOGIC;
  signal \vc[10]_i_1_n_0\ : STD_LOGIC;
  signal \vc[10]_i_2_n_0\ : STD_LOGIC;
  signal \vc[10]_i_3_n_0\ : STD_LOGIC;
  signal \vc[1]_i_1_n_0\ : STD_LOGIC;
  signal \vc[2]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_1_n_0\ : STD_LOGIC;
  signal \vc[4]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_2_n_0\ : STD_LOGIC;
  signal \vc[6]_i_1_n_0\ : STD_LOGIC;
  signal \vc[7]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_1_n_0\ : STD_LOGIC;
  signal \vc[9]_i_1_n_0\ : STD_LOGIC;
  signal \vc[9]_i_2_n_0\ : STD_LOGIC;
  signal \NLW__rgb_pixel_reg[10]_i_102_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_114_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_125_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_126_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_137_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_164_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_180_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_183_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_18__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_196_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_212_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_216_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_228_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_244_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_249_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_31__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_35__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_35__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_37__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_37__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[10]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_38__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[10]_i_38__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_39__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_39__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[10]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_41_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_41__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_41__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[10]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_42__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[10]_i_42__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_43__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_43__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_45__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_45__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_46_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[10]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_46__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[10]_i_46__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_47__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[10]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_109_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_109__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_10__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_11__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_11__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_126_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_126__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_12__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_139_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_139__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_14__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_14__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_151_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_15__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_15__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_167_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_168_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_16__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_16__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_183_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_18__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_18__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_199_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_19__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_19__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_201_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_20__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_20__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_215_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_22__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_231_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_234_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_23__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_23__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_247_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_24__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[11]_i_24__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_25__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_25__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_25__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_25__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_263_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_267_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_271_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_275_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_27__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_27__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_287_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_28__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_40__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_51__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_63__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_74_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_74__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_86__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_8__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[11]_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_97_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_97__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_19__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[5]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_5__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__rgb_pixel_reg[5]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[5]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__rgb_pixel_reg[5]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_rgb_out[11]_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \_rgb_out[11]_i_12\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \_rgb_out[11]_i_13\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \_rgb_out[11]_i_15\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \_rgb_out[11]_i_18\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \_rgb_out[11]_i_7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \_rgb_pixel[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bg_type[3]_i_13\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bg_type[3]_i_15\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bg_type[3]_i_17\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bg_type[3]_i_18\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \bg_type[3]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \bg_type[3]_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \hc[10]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \hc[10]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \hc[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \hc[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \hc[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \hc[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \hc[5]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \hc[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \hc[9]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \obj_buff1[20]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \obj_buff1[20]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \vc[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vc[10]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \vc[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vc[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vc[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vc[5]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \vc[9]_i_2\ : label is "soft_lutpair17";
begin
  CO(0) <= \^co\(0);
  Q(10 downto 0) <= \^q\(10 downto 0);
  \_rgb_pixel_reg[0]\(0) <= \^_rgb_pixel_reg[0]\(0);
  \_rgb_pixel_reg[0]_0\(0) <= \^_rgb_pixel_reg[0]_0\(0);
  \_rgb_pixel_reg[0]_1\(0) <= \^_rgb_pixel_reg[0]_1\(0);
  \_rgb_pixel_reg[0]_3\(0) <= \^_rgb_pixel_reg[0]_3\(0);
  \_rgb_pixel_reg[0]_4\(0) <= \^_rgb_pixel_reg[0]_4\(0);
  \hc_reg[10]_0\(10 downto 0) <= \^hc_reg[10]_0\(10 downto 0);
  nxt_rgb1 <= \^nxt_rgb1\;
\_rgb_out[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \^q\(2),
      I3 => \^q\(4),
      O => \_rgb_out[11]_i_11_n_0\
    );
\_rgb_out[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      I3 => \^q\(4),
      I4 => \_rgb_out[11]_i_18_n_0\,
      O => \_rgb_out[11]_i_12_n_0\
    );
\_rgb_out[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A85700"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \^hc_reg[10]_0\(1),
      I2 => \^hc_reg[10]_0\(0),
      I3 => \^hc_reg[10]_0\(4),
      I4 => \^hc_reg[10]_0\(3),
      O => \_rgb_out[11]_i_13_n_0\
    );
\_rgb_out[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \^hc_reg[10]_0\(5),
      I2 => \^hc_reg[10]_0\(4),
      I3 => \^hc_reg[10]_0\(9),
      I4 => \^hc_reg[10]_0\(8),
      I5 => \^hc_reg[10]_0\(7),
      O => \_rgb_out[11]_i_14_n_0\
    );
\_rgb_out[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(6),
      O => \_rgb_out[11]_i_15_n_0\
    );
\_rgb_out[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(9),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \_rgb_out[11]_i_18_n_0\
    );
\_rgb_out[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \_rgb_out[11]_i_6_n_0\,
      I1 => \_rgb_out[11]_i_7_n_0\,
      I2 => \^hc_reg[10]_0\(10),
      I3 => \^q\(10),
      I4 => \_rgb_out[11]_i_8_n_0\,
      O => \^nxt_rgb1\
    );
\_rgb_out[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000040404040"
    )
        port map (
      I0 => \_rgb_out[11]_i_11_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(7),
      I3 => \_rgb_out[11]_i_12_n_0\,
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => \_rgb_out[11]_i_6_n_0\
    );
\_rgb_out[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \_rgb_out[11]_i_13_n_0\,
      I3 => \_rgb_out[11]_i_14_n_0\,
      O => \_rgb_out[11]_i_7_n_0\
    );
\_rgb_out[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5776"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \_rgb_out[11]_i_15_n_0\,
      O => \_rgb_out[11]_i_8_n_0\
    );
\_rgb_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1101"
    )
        port map (
      I0 => hblank_in,
      I1 => vblank_in,
      I2 => \^nxt_rgb1\,
      I3 => \_rgb_pixel_reg[7]_21\,
      O => D(0)
    );
\_rgb_pixel[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]\(0),
      I1 => \^_rgb_pixel_reg[0]_0\(0),
      I2 => \obj_buff5_reg[14]\(0),
      I3 => \^_rgb_pixel_reg[0]_1\(0),
      I4 => \vc_reg[10]_2\,
      O => \_rgb_pixel_reg[0]_15\
    );
\_rgb_pixel[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^_rgb_pixel_reg[0]_3\(0),
      I2 => \hc_reg[9]_0\(0),
      I3 => \^_rgb_pixel_reg[0]_4\(0),
      I4 => \vc_reg[10]_3\,
      O => \_rgb_pixel_reg[0]_22\
    );
\_rgb_pixel[10]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff8_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[10]_i_100_n_0\
    );
\_rgb_pixel[10]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff10_reg[20]\(8),
      I2 => \obj_buff10_reg[20]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[10]_i_103_n_0\
    );
\_rgb_pixel[10]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[10]_i_104_n_0\
    );
\_rgb_pixel[10]_i_104__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff10_reg[20]_0\(8),
      I2 => \obj_buff10_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[10]_i_104__0_n_0\
    );
\_rgb_pixel[10]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[10]_i_105_n_0\
    );
\_rgb_pixel[10]_i_105__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff10_reg[20]\(8),
      I2 => \^q\(9),
      I3 => \obj_buff10_reg[20]\(9),
      O => \_rgb_pixel[10]_i_105__0_n_0\
    );
\_rgb_pixel[10]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff10_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff10_reg[20]_0\(9),
      O => \_rgb_pixel[10]_i_106_n_0\
    );
\_rgb_pixel[10]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff10_reg[20]\(19),
      O => \_rgb_pixel_reg[10]_2\(2)
    );
\_rgb_pixel[10]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff10_reg[20]\(18),
      O => \_rgb_pixel_reg[10]_2\(1)
    );
\_rgb_pixel[10]_i_108__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff10_reg[20]_0\(19),
      O => \_rgb_pixel_reg[10]_9\(2)
    );
\_rgb_pixel[10]_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff10_reg[20]\(17),
      O => \_rgb_pixel_reg[10]_2\(0)
    );
\_rgb_pixel[10]_i_109__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff10_reg[20]_0\(18),
      O => \_rgb_pixel_reg[10]_9\(1)
    );
\_rgb_pixel[10]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff10_reg[20]\(20),
      O => \_rgb_pixel_reg[10]_3\(0)
    );
\_rgb_pixel[10]_i_110__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff10_reg[20]_0\(17),
      O => \_rgb_pixel_reg[10]_9\(0)
    );
\_rgb_pixel[10]_i_111__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff10_reg[20]_0\(20),
      O => \_rgb_pixel_reg[10]_10\(0)
    );
\_rgb_pixel[10]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff10_reg[20]\(20),
      O => \_rgb_pixel[10]_i_115_n_0\
    );
\_rgb_pixel[10]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff10_reg[20]\(18),
      I2 => \obj_buff10_reg[20]\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[10]_i_116_n_0\
    );
\_rgb_pixel[10]_i_116__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff10_reg[20]_0\(20),
      O => \_rgb_pixel[10]_i_116__0_n_0\
    );
\_rgb_pixel[10]_i_117__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff10_reg[20]_0\(18),
      I2 => \obj_buff10_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[10]_i_117__0_n_0\
    );
\_rgb_pixel[10]_i_118__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff10_reg[20]\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff10_reg[20]\(19),
      O => \_rgb_pixel[10]_i_118__0_n_0\
    );
\_rgb_pixel[10]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff10_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff10_reg[20]_0\(19),
      O => \_rgb_pixel[10]_i_119_n_0\
    );
\_rgb_pixel[10]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff10_reg[20]\(8),
      O => \_rgb_pixel[10]_i_120_n_0\
    );
\_rgb_pixel[10]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff10_reg[20]\(7),
      O => \_rgb_pixel[10]_i_121_n_0\
    );
\_rgb_pixel[10]_i_121__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff10_reg[20]_0\(8),
      O => \_rgb_pixel[10]_i_121__0_n_0\
    );
\_rgb_pixel[10]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff10_reg[20]\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[10]_i_122_n_0\
    );
\_rgb_pixel[10]_i_122__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff10_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_122__0_n_0\
    );
\_rgb_pixel[10]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff10_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[10]_i_123_n_0\
    );
\_rgb_pixel[10]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff9_reg[20]\(8),
      I2 => \obj_buff9_reg[20]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[10]_i_126_n_0\
    );
\_rgb_pixel[10]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[10]_i_127_n_0\
    );
\_rgb_pixel[10]_i_127__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff9_reg[20]_0\(8),
      I2 => \obj_buff9_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[10]_i_127__0_n_0\
    );
\_rgb_pixel[10]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[10]_i_128_n_0\
    );
\_rgb_pixel[10]_i_128__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff9_reg[20]\(8),
      I2 => \^q\(9),
      I3 => \obj_buff9_reg[20]\(9),
      O => \_rgb_pixel[10]_i_128__0_n_0\
    );
\_rgb_pixel[10]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff9_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff9_reg[20]_0\(9),
      O => \_rgb_pixel[10]_i_129_n_0\
    );
\_rgb_pixel[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff1_reg[20]_0\(8),
      O => \_rgb_pixel[10]_i_13_n_0\
    );
\_rgb_pixel[10]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff9_reg[20]\(19),
      O => \_rgb_pixel_reg[10]_5\(2)
    );
\_rgb_pixel[10]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff9_reg[20]\(18),
      O => \_rgb_pixel_reg[10]_5\(1)
    );
\_rgb_pixel[10]_i_131__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff9_reg[20]_0\(19),
      O => \_rgb_pixel_reg[10]_12\(2)
    );
\_rgb_pixel[10]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff9_reg[20]\(17),
      O => \_rgb_pixel_reg[10]_5\(0)
    );
\_rgb_pixel[10]_i_132__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff9_reg[20]_0\(18),
      O => \_rgb_pixel_reg[10]_12\(1)
    );
\_rgb_pixel[10]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff9_reg[20]\(20),
      O => \_rgb_pixel_reg[10]_6\(0)
    );
\_rgb_pixel[10]_i_133__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff9_reg[20]_0\(17),
      O => \_rgb_pixel_reg[10]_12\(0)
    );
\_rgb_pixel[10]_i_134__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff9_reg[20]_0\(20),
      O => \_rgb_pixel_reg[10]_13\(0)
    );
\_rgb_pixel[10]_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff9_reg[20]\(20),
      O => \_rgb_pixel[10]_i_138_n_0\
    );
\_rgb_pixel[10]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff9_reg[20]\(18),
      I2 => \obj_buff9_reg[20]\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[10]_i_139_n_0\
    );
\_rgb_pixel[10]_i_139__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff9_reg[20]_0\(20),
      O => \_rgb_pixel[10]_i_139__0_n_0\
    );
\_rgb_pixel[10]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff1_reg[20]_1\(8),
      O => \_rgb_pixel[10]_i_13__0_n_0\
    );
\_rgb_pixel[10]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff1_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_14_n_0\
    );
\_rgb_pixel[10]_i_140__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff9_reg[20]_0\(18),
      I2 => \obj_buff9_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[10]_i_140__0_n_0\
    );
\_rgb_pixel[10]_i_141__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff9_reg[20]\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff9_reg[20]\(19),
      O => \_rgb_pixel[10]_i_141__0_n_0\
    );
\_rgb_pixel[10]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff9_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff9_reg[20]_0\(19),
      O => \_rgb_pixel[10]_i_142_n_0\
    );
\_rgb_pixel[10]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff9_reg[20]\(8),
      O => \_rgb_pixel[10]_i_143_n_0\
    );
\_rgb_pixel[10]_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff9_reg[20]\(7),
      O => \_rgb_pixel[10]_i_144_n_0\
    );
\_rgb_pixel[10]_i_144__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff9_reg[20]_0\(8),
      O => \_rgb_pixel[10]_i_144__0_n_0\
    );
\_rgb_pixel[10]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff9_reg[20]\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[10]_i_145_n_0\
    );
\_rgb_pixel[10]_i_145__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff9_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_145__0_n_0\
    );
\_rgb_pixel[10]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff9_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[10]_i_146_n_0\
    );
\_rgb_pixel[10]_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff1_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_148_n_0\
    );
\_rgb_pixel[10]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff1_reg[20]_0\(2),
      O => \_rgb_pixel[10]_i_149_n_0\
    );
\_rgb_pixel[10]_i_149__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff1_reg[20]_1\(3),
      O => \_rgb_pixel[10]_i_149__0_n_0\
    );
\_rgb_pixel[10]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff1_reg[20]_1\(7),
      O => \_rgb_pixel[10]_i_14__0_n_0\
    );
\_rgb_pixel[10]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff1_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[10]_i_15_n_0\
    );
\_rgb_pixel[10]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff1_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_150_n_0\
    );
\_rgb_pixel[10]_i_150__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff1_reg[20]_1\(2),
      O => \_rgb_pixel[10]_i_150__0_n_0\
    );
\_rgb_pixel[10]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff1_reg[20]_0\(0),
      O => \_rgb_pixel[10]_i_151_n_0\
    );
\_rgb_pixel[10]_i_151__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff1_reg[20]_1\(1),
      O => \_rgb_pixel[10]_i_151__0_n_0\
    );
\_rgb_pixel[10]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff1_reg[20]_0\(13),
      O => \_rgb_pixel[10]_i_152_n_0\
    );
\_rgb_pixel[10]_i_152__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff1_reg[20]_1\(0),
      O => \_rgb_pixel[10]_i_152__0_n_0\
    );
\_rgb_pixel[10]_i_153__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff1_reg[20]_0\(12),
      O => \_rgb_pixel[10]_i_153__0_n_0\
    );
\_rgb_pixel[10]_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff1_reg[20]_0\(11),
      O => \_rgb_pixel[10]_i_154_n_0\
    );
\_rgb_pixel[10]_i_155__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff1_reg[20]_0\(10),
      O => \_rgb_pixel[10]_i_155__0_n_0\
    );
\_rgb_pixel[10]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff8_reg[20]\(6),
      I2 => \obj_buff8_reg[20]\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[10]_i_156_n_0\
    );
\_rgb_pixel[10]_i_156__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff1_reg[20]_1\(11),
      O => S(1)
    );
\_rgb_pixel[10]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff8_reg[20]\(4),
      I2 => \obj_buff8_reg[20]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[10]_i_157_n_0\
    );
\_rgb_pixel[10]_i_157__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff1_reg[20]_1\(10),
      O => S(0)
    );
\_rgb_pixel[10]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff8_reg[20]\(2),
      I2 => \obj_buff8_reg[20]\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[10]_i_158_n_0\
    );
\_rgb_pixel[10]_i_158__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff8_reg[20]_0\(6),
      I2 => \obj_buff8_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[10]_i_158__0_n_0\
    );
\_rgb_pixel[10]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff8_reg[20]\(0),
      I2 => \obj_buff8_reg[20]\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[10]_i_159_n_0\
    );
\_rgb_pixel[10]_i_159__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff8_reg[20]_0\(4),
      I2 => \obj_buff8_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[10]_i_159__0_n_0\
    );
\_rgb_pixel[10]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff1_reg[20]_1\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[10]_i_15__0_n_0\
    );
\_rgb_pixel[10]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff8_reg[20]_0\(2),
      I2 => \obj_buff8_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[10]_i_160_n_0\
    );
\_rgb_pixel[10]_i_160__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff8_reg[20]\(6),
      I2 => \^q\(7),
      I3 => \obj_buff8_reg[20]\(7),
      O => \_rgb_pixel[10]_i_160__0_n_0\
    );
\_rgb_pixel[10]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff8_reg[20]_0\(0),
      I2 => \obj_buff8_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[10]_i_161_n_0\
    );
\_rgb_pixel[10]_i_161__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff8_reg[20]\(4),
      I2 => \^q\(5),
      I3 => \obj_buff8_reg[20]\(5),
      O => \_rgb_pixel[10]_i_161__0_n_0\
    );
\_rgb_pixel[10]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff8_reg[20]\(2),
      I2 => \^q\(3),
      I3 => \obj_buff8_reg[20]\(3),
      O => \_rgb_pixel[10]_i_162_n_0\
    );
\_rgb_pixel[10]_i_162__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff8_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff8_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_162__0_n_0\
    );
\_rgb_pixel[10]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff8_reg[20]\(0),
      I2 => \^q\(1),
      I3 => \obj_buff8_reg[20]\(1),
      O => \_rgb_pixel[10]_i_163_n_0\
    );
\_rgb_pixel[10]_i_163__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff8_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff8_reg[20]_0\(5),
      O => \_rgb_pixel[10]_i_163__0_n_0\
    );
\_rgb_pixel[10]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff8_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff8_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_164_n_0\
    );
\_rgb_pixel[10]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff8_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff8_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_165_n_0\
    );
\_rgb_pixel[10]_i_165__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff8_reg[20]\(16),
      O => \_rgb_pixel_reg[0]_5\(1)
    );
\_rgb_pixel[10]_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff8_reg[20]\(15),
      O => \_rgb_pixel_reg[0]_5\(0)
    );
\_rgb_pixel[10]_i_167__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff8_reg[20]_0\(16),
      O => \_rgb_pixel_reg[0]_10\(3)
    );
\_rgb_pixel[10]_i_168__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff8_reg[20]_0\(15),
      O => \_rgb_pixel_reg[0]_10\(2)
    );
\_rgb_pixel[10]_i_169__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff8_reg[20]_0\(14),
      O => \_rgb_pixel_reg[0]_10\(1)
    );
\_rgb_pixel[10]_i_170__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff8_reg[20]_0\(13),
      O => \_rgb_pixel_reg[0]_10\(0)
    );
\_rgb_pixel[10]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff8_reg[20]\(16),
      I2 => \obj_buff8_reg[20]\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[10]_i_172_n_0\
    );
\_rgb_pixel[10]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff8_reg[20]\(14),
      I2 => \obj_buff8_reg[20]\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_173_n_0\
    );
\_rgb_pixel[10]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff8_reg[20]\(12),
      I2 => \obj_buff8_reg[20]\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_174_n_0\
    );
\_rgb_pixel[10]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff8_reg[20]\(10),
      I2 => \obj_buff8_reg[20]\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_175_n_0\
    );
\_rgb_pixel[10]_i_175__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff8_reg[20]_0\(16),
      I2 => \obj_buff8_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[10]_i_175__0_n_0\
    );
\_rgb_pixel[10]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff8_reg[20]_0\(14),
      I2 => \obj_buff8_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_176_n_0\
    );
\_rgb_pixel[10]_i_176__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff8_reg[20]\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff8_reg[20]\(17),
      O => \_rgb_pixel[10]_i_176__0_n_0\
    );
\_rgb_pixel[10]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff8_reg[20]_0\(12),
      I2 => \obj_buff8_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_177_n_0\
    );
\_rgb_pixel[10]_i_177__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff8_reg[20]\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff8_reg[20]\(15),
      O => \_rgb_pixel[10]_i_177__0_n_0\
    );
\_rgb_pixel[10]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff8_reg[20]_0\(10),
      I2 => \obj_buff8_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_178_n_0\
    );
\_rgb_pixel[10]_i_178__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff8_reg[20]\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff8_reg[20]\(13),
      O => \_rgb_pixel[10]_i_178__0_n_0\
    );
\_rgb_pixel[10]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff8_reg[20]\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff8_reg[20]\(11),
      O => \_rgb_pixel[10]_i_179_n_0\
    );
\_rgb_pixel[10]_i_179__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff8_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff8_reg[20]_0\(17),
      O => \_rgb_pixel[10]_i_179__0_n_0\
    );
\_rgb_pixel[10]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff8_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff8_reg[20]_0\(15),
      O => \_rgb_pixel[10]_i_180_n_0\
    );
\_rgb_pixel[10]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff8_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff8_reg[20]_0\(13),
      O => \_rgb_pixel[10]_i_181_n_0\
    );
\_rgb_pixel[10]_i_181__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff8_reg[20]\(6),
      O => \_rgb_pixel_reg[0]_8\(1)
    );
\_rgb_pixel[10]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff8_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff8_reg[20]_0\(11),
      O => \_rgb_pixel[10]_i_182_n_0\
    );
\_rgb_pixel[10]_i_182__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff8_reg[20]\(5),
      O => \_rgb_pixel_reg[0]_8\(0)
    );
\_rgb_pixel[10]_i_184__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff8_reg[20]_0\(6),
      O => \_rgb_pixel_reg[0]_13\(1)
    );
\_rgb_pixel[10]_i_185__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff8_reg[20]_0\(5),
      O => \_rgb_pixel_reg[0]_13\(0)
    );
\_rgb_pixel[10]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff10_reg[20]\(6),
      I2 => \obj_buff10_reg[20]\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[10]_i_188_n_0\
    );
\_rgb_pixel[10]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff10_reg[20]\(4),
      I2 => \obj_buff10_reg[20]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[10]_i_189_n_0\
    );
\_rgb_pixel[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff1_reg[20]_0\(20),
      O => \_rgb_pixel[10]_i_19_n_0\
    );
\_rgb_pixel[10]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff10_reg[20]\(2),
      I2 => \obj_buff10_reg[20]\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[10]_i_190_n_0\
    );
\_rgb_pixel[10]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff10_reg[20]\(0),
      I2 => \obj_buff10_reg[20]\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[10]_i_191_n_0\
    );
\_rgb_pixel[10]_i_191__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff10_reg[20]_0\(6),
      I2 => \obj_buff10_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[10]_i_191__0_n_0\
    );
\_rgb_pixel[10]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff10_reg[20]_0\(4),
      I2 => \obj_buff10_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[10]_i_192_n_0\
    );
\_rgb_pixel[10]_i_192__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff10_reg[20]\(6),
      I2 => \^q\(7),
      I3 => \obj_buff10_reg[20]\(7),
      O => \_rgb_pixel[10]_i_192__0_n_0\
    );
\_rgb_pixel[10]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff10_reg[20]_0\(2),
      I2 => \obj_buff10_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[10]_i_193_n_0\
    );
\_rgb_pixel[10]_i_193__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff10_reg[20]\(4),
      I2 => \^q\(5),
      I3 => \obj_buff10_reg[20]\(5),
      O => \_rgb_pixel[10]_i_193__0_n_0\
    );
\_rgb_pixel[10]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff10_reg[20]_0\(0),
      I2 => \obj_buff10_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[10]_i_194_n_0\
    );
\_rgb_pixel[10]_i_194__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff10_reg[20]\(2),
      I2 => \^q\(3),
      I3 => \obj_buff10_reg[20]\(3),
      O => \_rgb_pixel[10]_i_194__0_n_0\
    );
\_rgb_pixel[10]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff10_reg[20]\(0),
      I2 => \^q\(1),
      I3 => \obj_buff10_reg[20]\(1),
      O => \_rgb_pixel[10]_i_195_n_0\
    );
\_rgb_pixel[10]_i_195__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff10_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff10_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_195__0_n_0\
    );
\_rgb_pixel[10]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff10_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff10_reg[20]_0\(5),
      O => \_rgb_pixel[10]_i_196_n_0\
    );
\_rgb_pixel[10]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff10_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff10_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_197_n_0\
    );
\_rgb_pixel[10]_i_197__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff10_reg[20]\(16),
      O => \_rgb_pixel_reg[10]_1\(1)
    );
\_rgb_pixel[10]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff10_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff10_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_198_n_0\
    );
\_rgb_pixel[10]_i_198__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff10_reg[20]\(15),
      O => \_rgb_pixel_reg[10]_1\(0)
    );
\_rgb_pixel[10]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff1_reg[20]_1\(20),
      O => \_rgb_pixel[10]_i_19__0_n_0\
    );
\_rgb_pixel[10]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff1_reg[20]_0\(18),
      I2 => \obj_buff1_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[10]_i_20_n_0\
    );
\_rgb_pixel[10]_i_200__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff10_reg[20]_0\(16),
      O => \_rgb_pixel_reg[10]_8\(3)
    );
\_rgb_pixel[10]_i_201__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff10_reg[20]_0\(15),
      O => \_rgb_pixel_reg[10]_8\(2)
    );
\_rgb_pixel[10]_i_202__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff10_reg[20]_0\(14),
      O => \_rgb_pixel_reg[10]_8\(1)
    );
\_rgb_pixel[10]_i_203__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff10_reg[20]_0\(13),
      O => \_rgb_pixel_reg[10]_8\(0)
    );
\_rgb_pixel[10]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff10_reg[20]\(16),
      I2 => \obj_buff10_reg[20]\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[10]_i_204_n_0\
    );
\_rgb_pixel[10]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff10_reg[20]\(14),
      I2 => \obj_buff10_reg[20]\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_205_n_0\
    );
\_rgb_pixel[10]_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff10_reg[20]\(12),
      I2 => \obj_buff10_reg[20]\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_206_n_0\
    );
\_rgb_pixel[10]_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff10_reg[20]\(10),
      I2 => \obj_buff10_reg[20]\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_207_n_0\
    );
\_rgb_pixel[10]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff10_reg[20]_0\(16),
      I2 => \obj_buff10_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[10]_i_208_n_0\
    );
\_rgb_pixel[10]_i_208__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff10_reg[20]\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff10_reg[20]\(17),
      O => \_rgb_pixel[10]_i_208__0_n_0\
    );
\_rgb_pixel[10]_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff10_reg[20]_0\(14),
      I2 => \obj_buff10_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_209_n_0\
    );
\_rgb_pixel[10]_i_209__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff10_reg[20]\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff10_reg[20]\(15),
      O => \_rgb_pixel[10]_i_209__0_n_0\
    );
\_rgb_pixel[10]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff1_reg[20]_1\(18),
      I2 => \obj_buff1_reg[20]_1\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[10]_i_20__0_n_0\
    );
\_rgb_pixel[10]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff10_reg[20]_0\(12),
      I2 => \obj_buff10_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_210_n_0\
    );
\_rgb_pixel[10]_i_210__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff10_reg[20]\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff10_reg[20]\(13),
      O => \_rgb_pixel[10]_i_210__0_n_0\
    );
\_rgb_pixel[10]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff10_reg[20]_0\(10),
      I2 => \obj_buff10_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_211_n_0\
    );
\_rgb_pixel[10]_i_211__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff10_reg[20]\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff10_reg[20]\(11),
      O => \_rgb_pixel[10]_i_211__0_n_0\
    );
\_rgb_pixel[10]_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff10_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff10_reg[20]_0\(17),
      O => \_rgb_pixel[10]_i_212_n_0\
    );
\_rgb_pixel[10]_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff10_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff10_reg[20]_0\(15),
      O => \_rgb_pixel[10]_i_213_n_0\
    );
\_rgb_pixel[10]_i_213__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff10_reg[20]\(6),
      O => \_rgb_pixel_reg[8]\(1)
    );
\_rgb_pixel[10]_i_214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff10_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff10_reg[20]_0\(13),
      O => \_rgb_pixel[10]_i_214_n_0\
    );
\_rgb_pixel[10]_i_214__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff10_reg[20]\(5),
      O => \_rgb_pixel_reg[8]\(0)
    );
\_rgb_pixel[10]_i_215__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff10_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff10_reg[20]_0\(11),
      O => \_rgb_pixel[10]_i_215__0_n_0\
    );
\_rgb_pixel[10]_i_217__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff10_reg[20]_0\(6),
      O => \_rgb_pixel_reg[8]_0\(1)
    );
\_rgb_pixel[10]_i_218__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff10_reg[20]_0\(5),
      O => \_rgb_pixel_reg[8]_0\(0)
    );
\_rgb_pixel[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff1_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff1_reg[20]_0\(19),
      O => \_rgb_pixel[10]_i_22_n_0\
    );
\_rgb_pixel[10]_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff9_reg[20]\(6),
      I2 => \obj_buff9_reg[20]\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[10]_i_220_n_0\
    );
\_rgb_pixel[10]_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff9_reg[20]\(4),
      I2 => \obj_buff9_reg[20]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[10]_i_221_n_0\
    );
\_rgb_pixel[10]_i_222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff9_reg[20]\(2),
      I2 => \obj_buff9_reg[20]\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[10]_i_222_n_0\
    );
\_rgb_pixel[10]_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff9_reg[20]\(0),
      I2 => \obj_buff9_reg[20]\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[10]_i_223_n_0\
    );
\_rgb_pixel[10]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff9_reg[20]_0\(6),
      I2 => \obj_buff9_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[10]_i_224_n_0\
    );
\_rgb_pixel[10]_i_224__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff9_reg[20]\(6),
      I2 => \^q\(7),
      I3 => \obj_buff9_reg[20]\(7),
      O => \_rgb_pixel[10]_i_224__0_n_0\
    );
\_rgb_pixel[10]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff9_reg[20]_0\(4),
      I2 => \obj_buff9_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[10]_i_225_n_0\
    );
\_rgb_pixel[10]_i_225__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff9_reg[20]\(4),
      I2 => \^q\(5),
      I3 => \obj_buff9_reg[20]\(5),
      O => \_rgb_pixel[10]_i_225__0_n_0\
    );
\_rgb_pixel[10]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff9_reg[20]_0\(2),
      I2 => \obj_buff9_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[10]_i_226_n_0\
    );
\_rgb_pixel[10]_i_226__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff9_reg[20]\(2),
      I2 => \^q\(3),
      I3 => \obj_buff9_reg[20]\(3),
      O => \_rgb_pixel[10]_i_226__0_n_0\
    );
\_rgb_pixel[10]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff9_reg[20]_0\(0),
      I2 => \obj_buff9_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[10]_i_227_n_0\
    );
\_rgb_pixel[10]_i_227__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff9_reg[20]\(0),
      I2 => \^q\(1),
      I3 => \obj_buff9_reg[20]\(1),
      O => \_rgb_pixel[10]_i_227__0_n_0\
    );
\_rgb_pixel[10]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff9_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff9_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_228_n_0\
    );
\_rgb_pixel[10]_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff9_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff9_reg[20]_0\(5),
      O => \_rgb_pixel[10]_i_229_n_0\
    );
\_rgb_pixel[10]_i_229__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff9_reg[20]\(16),
      O => \_rgb_pixel_reg[10]_4\(1)
    );
\_rgb_pixel[10]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff1_reg[20]_1\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff1_reg[20]_1\(19),
      O => \_rgb_pixel[10]_i_22__0_n_0\
    );
\_rgb_pixel[10]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff9_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff9_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_230_n_0\
    );
\_rgb_pixel[10]_i_230__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff9_reg[20]\(15),
      O => \_rgb_pixel_reg[10]_4\(0)
    );
\_rgb_pixel[10]_i_231__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff9_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff9_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_231__0_n_0\
    );
\_rgb_pixel[10]_i_233__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff9_reg[20]_0\(16),
      O => \_rgb_pixel_reg[10]_11\(3)
    );
\_rgb_pixel[10]_i_234__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff9_reg[20]_0\(15),
      O => \_rgb_pixel_reg[10]_11\(2)
    );
\_rgb_pixel[10]_i_235__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff9_reg[20]_0\(14),
      O => \_rgb_pixel_reg[10]_11\(1)
    );
\_rgb_pixel[10]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff9_reg[20]\(16),
      I2 => \obj_buff9_reg[20]\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[10]_i_236_n_0\
    );
\_rgb_pixel[10]_i_236__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff9_reg[20]_0\(13),
      O => \_rgb_pixel_reg[10]_11\(0)
    );
\_rgb_pixel[10]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff9_reg[20]\(14),
      I2 => \obj_buff9_reg[20]\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_237_n_0\
    );
\_rgb_pixel[10]_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff9_reg[20]\(12),
      I2 => \obj_buff9_reg[20]\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_238_n_0\
    );
\_rgb_pixel[10]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff9_reg[20]\(10),
      I2 => \obj_buff9_reg[20]\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_239_n_0\
    );
\_rgb_pixel[10]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff1_reg[20]_0\(19),
      O => \_rgb_pixel_reg[1]_1\(2)
    );
\_rgb_pixel[10]_i_240__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff9_reg[20]\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff9_reg[20]\(17),
      O => \_rgb_pixel[10]_i_240__0_n_0\
    );
\_rgb_pixel[10]_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff9_reg[20]_0\(16),
      I2 => \obj_buff9_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[10]_i_241_n_0\
    );
\_rgb_pixel[10]_i_241__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff9_reg[20]\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff9_reg[20]\(15),
      O => \_rgb_pixel[10]_i_241__0_n_0\
    );
\_rgb_pixel[10]_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff9_reg[20]_0\(14),
      I2 => \obj_buff9_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_242_n_0\
    );
\_rgb_pixel[10]_i_242__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff9_reg[20]\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff9_reg[20]\(13),
      O => \_rgb_pixel[10]_i_242__0_n_0\
    );
\_rgb_pixel[10]_i_243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff9_reg[20]_0\(12),
      I2 => \obj_buff9_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_243_n_0\
    );
\_rgb_pixel[10]_i_243__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff9_reg[20]\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff9_reg[20]\(11),
      O => \_rgb_pixel[10]_i_243__0_n_0\
    );
\_rgb_pixel[10]_i_244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff9_reg[20]_0\(10),
      I2 => \obj_buff9_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_244_n_0\
    );
\_rgb_pixel[10]_i_245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff9_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff9_reg[20]_0\(17),
      O => \_rgb_pixel[10]_i_245_n_0\
    );
\_rgb_pixel[10]_i_245__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff9_reg[20]\(6),
      O => \_rgb_pixel_reg[2]\(1)
    );
\_rgb_pixel[10]_i_246\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff9_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff9_reg[20]_0\(15),
      O => \_rgb_pixel[10]_i_246_n_0\
    );
\_rgb_pixel[10]_i_246__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff9_reg[20]\(5),
      O => \_rgb_pixel_reg[2]\(0)
    );
\_rgb_pixel[10]_i_247__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff9_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff9_reg[20]_0\(13),
      O => \_rgb_pixel[10]_i_247__0_n_0\
    );
\_rgb_pixel[10]_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff9_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff9_reg[20]_0\(11),
      O => \_rgb_pixel[10]_i_248_n_0\
    );
\_rgb_pixel[10]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff1_reg[20]_1\(19),
      O => \_rgb_pixel_reg[1]_9\(2)
    );
\_rgb_pixel[10]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff1_reg[20]_0\(18),
      O => \_rgb_pixel_reg[1]_1\(1)
    );
\_rgb_pixel[10]_i_250__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff9_reg[20]_0\(6),
      O => \_rgb_pixel_reg[2]_0\(1)
    );
\_rgb_pixel[10]_i_251__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff9_reg[20]_0\(5),
      O => \_rgb_pixel_reg[2]_0\(0)
    );
\_rgb_pixel[10]_i_252__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff8_reg[20]\(13),
      O => \_rgb_pixel[10]_i_252__0_n_0\
    );
\_rgb_pixel[10]_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff8_reg[20]\(12),
      O => \_rgb_pixel[10]_i_253_n_0\
    );
\_rgb_pixel[10]_i_254__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff8_reg[20]\(11),
      O => \_rgb_pixel[10]_i_254__0_n_0\
    );
\_rgb_pixel[10]_i_255\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff8_reg[20]\(10),
      O => \_rgb_pixel[10]_i_255_n_0\
    );
\_rgb_pixel[10]_i_256__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff8_reg[20]\(3),
      O => \_rgb_pixel[10]_i_256__0_n_0\
    );
\_rgb_pixel[10]_i_257__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff8_reg[20]\(2),
      O => \_rgb_pixel[10]_i_257__0_n_0\
    );
\_rgb_pixel[10]_i_258\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff8_reg[20]\(1),
      O => \_rgb_pixel[10]_i_258_n_0\
    );
\_rgb_pixel[10]_i_259__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff8_reg[20]\(0),
      O => \_rgb_pixel[10]_i_259__0_n_0\
    );
\_rgb_pixel[10]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff1_reg[20]_1\(18),
      O => \_rgb_pixel_reg[1]_9\(1)
    );
\_rgb_pixel[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff1_reg[20]_0\(17),
      O => \_rgb_pixel_reg[1]_1\(0)
    );
\_rgb_pixel[10]_i_260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff10_reg[20]\(13),
      O => \_rgb_pixel[10]_i_260_n_0\
    );
\_rgb_pixel[10]_i_260__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff8_reg[20]_0\(11),
      O => \_rgb_pixel_reg[0]_2\(1)
    );
\_rgb_pixel[10]_i_261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff10_reg[20]\(12),
      O => \_rgb_pixel[10]_i_261_n_0\
    );
\_rgb_pixel[10]_i_261__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff8_reg[20]_0\(10),
      O => \_rgb_pixel_reg[0]_2\(0)
    );
\_rgb_pixel[10]_i_262\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff10_reg[20]\(11),
      O => \_rgb_pixel[10]_i_262_n_0\
    );
\_rgb_pixel[10]_i_262__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff8_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_262__0_n_0\
    );
\_rgb_pixel[10]_i_263\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff10_reg[20]\(10),
      O => \_rgb_pixel[10]_i_263_n_0\
    );
\_rgb_pixel[10]_i_263__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff8_reg[20]_0\(2),
      O => \_rgb_pixel[10]_i_263__0_n_0\
    );
\_rgb_pixel[10]_i_264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff10_reg[20]\(3),
      O => \_rgb_pixel[10]_i_264_n_0\
    );
\_rgb_pixel[10]_i_264__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff8_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_264__0_n_0\
    );
\_rgb_pixel[10]_i_265\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff10_reg[20]\(2),
      O => \_rgb_pixel[10]_i_265_n_0\
    );
\_rgb_pixel[10]_i_265__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff8_reg[20]_0\(0),
      O => \_rgb_pixel[10]_i_265__0_n_0\
    );
\_rgb_pixel[10]_i_266__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff10_reg[20]\(1),
      O => \_rgb_pixel[10]_i_266__0_n_0\
    );
\_rgb_pixel[10]_i_267\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff10_reg[20]\(0),
      O => \_rgb_pixel[10]_i_267_n_0\
    );
\_rgb_pixel[10]_i_268__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff9_reg[20]\(13),
      O => \_rgb_pixel[10]_i_268__0_n_0\
    );
\_rgb_pixel[10]_i_269\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff9_reg[20]\(12),
      O => \_rgb_pixel[10]_i_269_n_0\
    );
\_rgb_pixel[10]_i_269__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff10_reg[20]_0\(11),
      O => \_rgb_pixel_reg[10]\(1)
    );
\_rgb_pixel[10]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff1_reg[20]_1\(17),
      O => \_rgb_pixel_reg[1]_9\(0)
    );
\_rgb_pixel[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff1_reg[20]_0\(20),
      O => \_rgb_pixel_reg[1]_2\(0)
    );
\_rgb_pixel[10]_i_270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff9_reg[20]\(11),
      O => \_rgb_pixel[10]_i_270_n_0\
    );
\_rgb_pixel[10]_i_270__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff10_reg[20]_0\(10),
      O => \_rgb_pixel_reg[10]\(0)
    );
\_rgb_pixel[10]_i_271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff9_reg[20]\(10),
      O => \_rgb_pixel[10]_i_271_n_0\
    );
\_rgb_pixel[10]_i_271__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff10_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_271__0_n_0\
    );
\_rgb_pixel[10]_i_272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff9_reg[20]\(3),
      O => \_rgb_pixel[10]_i_272_n_0\
    );
\_rgb_pixel[10]_i_272__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff10_reg[20]_0\(2),
      O => \_rgb_pixel[10]_i_272__0_n_0\
    );
\_rgb_pixel[10]_i_273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff9_reg[20]\(2),
      O => \_rgb_pixel[10]_i_273_n_0\
    );
\_rgb_pixel[10]_i_273__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff10_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_273__0_n_0\
    );
\_rgb_pixel[10]_i_274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff9_reg[20]\(1),
      O => \_rgb_pixel[10]_i_274_n_0\
    );
\_rgb_pixel[10]_i_274__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff10_reg[20]_0\(0),
      O => \_rgb_pixel[10]_i_274__0_n_0\
    );
\_rgb_pixel[10]_i_275__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff9_reg[20]\(0),
      O => \_rgb_pixel[10]_i_275__0_n_0\
    );
\_rgb_pixel[10]_i_278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff9_reg[20]_0\(11),
      O => \_rgb_pixel_reg[10]_0\(1)
    );
\_rgb_pixel[10]_i_279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff9_reg[20]_0\(10),
      O => \_rgb_pixel_reg[10]_0\(0)
    );
\_rgb_pixel[10]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff1_reg[20]_1\(20),
      O => \_rgb_pixel_reg[1]_10\(0)
    );
\_rgb_pixel[10]_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff9_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_280_n_0\
    );
\_rgb_pixel[10]_i_281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff9_reg[20]_0\(2),
      O => \_rgb_pixel[10]_i_281_n_0\
    );
\_rgb_pixel[10]_i_282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff9_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_282_n_0\
    );
\_rgb_pixel[10]_i_283\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff9_reg[20]_0\(0),
      O => \_rgb_pixel[10]_i_283_n_0\
    );
\_rgb_pixel[10]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff1_reg[20]_0\(8),
      I2 => \obj_buff1_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[10]_i_32_n_0\
    );
\_rgb_pixel[10]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff1_reg[20]_1\(8),
      I2 => \obj_buff1_reg[20]_1\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[10]_i_32__0_n_0\
    );
\_rgb_pixel[10]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[10]_i_33_n_0\
    );
\_rgb_pixel[10]_i_33__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[10]_i_33__0_n_0\
    );
\_rgb_pixel[10]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff1_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff1_reg[20]_0\(9),
      O => \_rgb_pixel[10]_i_34_n_0\
    );
\_rgb_pixel[10]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff1_reg[20]_1\(8),
      I2 => \^q\(9),
      I3 => \obj_buff1_reg[20]_1\(9),
      O => \_rgb_pixel[10]_i_34__0_n_0\
    );
\_rgb_pixel[10]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff1_reg[20]_0\(6),
      O => \_rgb_pixel_reg[1]_3\(1)
    );
\_rgb_pixel[10]_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff1_reg[20]_1\(6),
      O => \_rgb_pixel_reg[1]_11\(1)
    );
\_rgb_pixel[10]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff1_reg[20]_0\(5),
      O => \_rgb_pixel_reg[1]_3\(0)
    );
\_rgb_pixel[10]_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff1_reg[20]_1\(5),
      O => \_rgb_pixel_reg[1]_11\(0)
    );
\_rgb_pixel[10]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff1_reg[20]_0\(16),
      I2 => \obj_buff1_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[10]_i_55_n_0\
    );
\_rgb_pixel[10]_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff1_reg[20]_1\(16),
      I2 => \obj_buff1_reg[20]_1\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[10]_i_55__0_n_0\
    );
\_rgb_pixel[10]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff1_reg[20]_0\(14),
      I2 => \obj_buff1_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_56_n_0\
    );
\_rgb_pixel[10]_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff1_reg[20]_1\(14),
      I2 => \obj_buff1_reg[20]_1\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[10]_i_56__0_n_0\
    );
\_rgb_pixel[10]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff1_reg[20]_0\(12),
      I2 => \obj_buff1_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_57_n_0\
    );
\_rgb_pixel[10]_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff1_reg[20]_1\(12),
      I2 => \obj_buff1_reg[20]_1\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[10]_i_57__0_n_0\
    );
\_rgb_pixel[10]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff1_reg[20]_0\(10),
      I2 => \obj_buff1_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_58_n_0\
    );
\_rgb_pixel[10]_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff1_reg[20]_1\(10),
      I2 => \obj_buff1_reg[20]_1\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[10]_i_58__0_n_0\
    );
\_rgb_pixel[10]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff1_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff1_reg[20]_0\(17),
      O => \_rgb_pixel[10]_i_59_n_0\
    );
\_rgb_pixel[10]_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff1_reg[20]_1\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff1_reg[20]_1\(17),
      O => \_rgb_pixel[10]_i_59__0_n_0\
    );
\_rgb_pixel[10]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff1_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff1_reg[20]_0\(15),
      O => \_rgb_pixel[10]_i_60_n_0\
    );
\_rgb_pixel[10]_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff1_reg[20]_1\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff1_reg[20]_1\(15),
      O => \_rgb_pixel[10]_i_60__0_n_0\
    );
\_rgb_pixel[10]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff1_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff1_reg[20]_0\(13),
      O => \_rgb_pixel[10]_i_61_n_0\
    );
\_rgb_pixel[10]_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff1_reg[20]_1\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff1_reg[20]_1\(13),
      O => \_rgb_pixel[10]_i_61__0_n_0\
    );
\_rgb_pixel[10]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff1_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff1_reg[20]_0\(11),
      O => \_rgb_pixel[10]_i_62_n_0\
    );
\_rgb_pixel[10]_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff1_reg[20]_1\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff1_reg[20]_1\(11),
      O => \_rgb_pixel[10]_i_62__0_n_0\
    );
\_rgb_pixel[10]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff1_reg[20]_0\(16),
      O => \_rgb_pixel_reg[1]_0\(1)
    );
\_rgb_pixel[10]_i_64__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff1_reg[20]_1\(16),
      O => \_rgb_pixel_reg[1]_8\(3)
    );
\_rgb_pixel[10]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff1_reg[20]_0\(15),
      O => \_rgb_pixel_reg[1]_0\(0)
    );
\_rgb_pixel[10]_i_65__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff1_reg[20]_1\(15),
      O => \_rgb_pixel_reg[1]_8\(2)
    );
\_rgb_pixel[10]_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff1_reg[20]_1\(14),
      O => \_rgb_pixel_reg[1]_8\(1)
    );
\_rgb_pixel[10]_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff1_reg[20]_1\(13),
      O => \_rgb_pixel_reg[1]_8\(0)
    );
\_rgb_pixel[10]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff1_reg[20]_0\(6),
      I2 => \obj_buff1_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[10]_i_71_n_0\
    );
\_rgb_pixel[10]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff1_reg[20]_0\(4),
      I2 => \obj_buff1_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[10]_i_72_n_0\
    );
\_rgb_pixel[10]_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff1_reg[20]_1\(6),
      I2 => \obj_buff1_reg[20]_1\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[10]_i_72__0_n_0\
    );
\_rgb_pixel[10]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff1_reg[20]_0\(2),
      I2 => \obj_buff1_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[10]_i_73_n_0\
    );
\_rgb_pixel[10]_i_73__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff1_reg[20]_1\(4),
      I2 => \obj_buff1_reg[20]_1\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[10]_i_73__0_n_0\
    );
\_rgb_pixel[10]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff1_reg[20]_0\(0),
      I2 => \obj_buff1_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[10]_i_74_n_0\
    );
\_rgb_pixel[10]_i_74__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff1_reg[20]_1\(2),
      I2 => \obj_buff1_reg[20]_1\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[10]_i_74__0_n_0\
    );
\_rgb_pixel[10]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff1_reg[20]_1\(0),
      I2 => \obj_buff1_reg[20]_1\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[10]_i_75_n_0\
    );
\_rgb_pixel[10]_i_75__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff1_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff1_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_75__0_n_0\
    );
\_rgb_pixel[10]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff1_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff1_reg[20]_0\(5),
      O => \_rgb_pixel[10]_i_76_n_0\
    );
\_rgb_pixel[10]_i_76__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff1_reg[20]_1\(6),
      I2 => \^q\(7),
      I3 => \obj_buff1_reg[20]_1\(7),
      O => \_rgb_pixel[10]_i_76__0_n_0\
    );
\_rgb_pixel[10]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff1_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff1_reg[20]_0\(3),
      O => \_rgb_pixel[10]_i_77_n_0\
    );
\_rgb_pixel[10]_i_77__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff1_reg[20]_1\(4),
      I2 => \^q\(5),
      I3 => \obj_buff1_reg[20]_1\(5),
      O => \_rgb_pixel[10]_i_77__0_n_0\
    );
\_rgb_pixel[10]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff1_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff1_reg[20]_0\(1),
      O => \_rgb_pixel[10]_i_78_n_0\
    );
\_rgb_pixel[10]_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff1_reg[20]_1\(2),
      I2 => \^q\(3),
      I3 => \obj_buff1_reg[20]_1\(3),
      O => \_rgb_pixel[10]_i_78__0_n_0\
    );
\_rgb_pixel[10]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff1_reg[20]_1\(0),
      I2 => \^q\(1),
      I3 => \obj_buff1_reg[20]_1\(1),
      O => \_rgb_pixel[10]_i_79_n_0\
    );
\_rgb_pixel[10]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff8_reg[20]\(8),
      I2 => \obj_buff8_reg[20]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[10]_i_80_n_0\
    );
\_rgb_pixel[10]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[10]_i_81_n_0\
    );
\_rgb_pixel[10]_i_81__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff8_reg[20]_0\(8),
      I2 => \obj_buff8_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[10]_i_81__0_n_0\
    );
\_rgb_pixel[10]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[10]_i_82_n_0\
    );
\_rgb_pixel[10]_i_82__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff8_reg[20]\(8),
      I2 => \^q\(9),
      I3 => \obj_buff8_reg[20]\(9),
      O => \_rgb_pixel[10]_i_82__0_n_0\
    );
\_rgb_pixel[10]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff8_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff8_reg[20]_0\(9),
      O => \_rgb_pixel[10]_i_83_n_0\
    );
\_rgb_pixel[10]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff8_reg[20]\(19),
      O => \_rgb_pixel_reg[0]_6\(2)
    );
\_rgb_pixel[10]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff8_reg[20]\(18),
      O => \_rgb_pixel_reg[0]_6\(1)
    );
\_rgb_pixel[10]_i_85__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff8_reg[20]_0\(19),
      O => \_rgb_pixel_reg[0]_11\(2)
    );
\_rgb_pixel[10]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff8_reg[20]\(17),
      O => \_rgb_pixel_reg[0]_6\(0)
    );
\_rgb_pixel[10]_i_86__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff8_reg[20]_0\(18),
      O => \_rgb_pixel_reg[0]_11\(1)
    );
\_rgb_pixel[10]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff8_reg[20]\(20),
      O => \_rgb_pixel_reg[0]_7\(0)
    );
\_rgb_pixel[10]_i_87__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff8_reg[20]_0\(17),
      O => \_rgb_pixel_reg[0]_11\(0)
    );
\_rgb_pixel[10]_i_88__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff8_reg[20]_0\(20),
      O => \_rgb_pixel_reg[0]_12\(0)
    );
\_rgb_pixel[10]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff8_reg[20]\(20),
      O => \_rgb_pixel[10]_i_92_n_0\
    );
\_rgb_pixel[10]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff8_reg[20]\(18),
      I2 => \obj_buff8_reg[20]\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[10]_i_93_n_0\
    );
\_rgb_pixel[10]_i_93__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff8_reg[20]_0\(20),
      O => \_rgb_pixel[10]_i_93__0_n_0\
    );
\_rgb_pixel[10]_i_94__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff8_reg[20]_0\(18),
      I2 => \obj_buff8_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[10]_i_94__0_n_0\
    );
\_rgb_pixel[10]_i_95__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff8_reg[20]\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff8_reg[20]\(19),
      O => \_rgb_pixel[10]_i_95__0_n_0\
    );
\_rgb_pixel[10]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff8_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff8_reg[20]_0\(19),
      O => \_rgb_pixel[10]_i_96_n_0\
    );
\_rgb_pixel[10]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff8_reg[20]\(8),
      O => \_rgb_pixel[10]_i_97_n_0\
    );
\_rgb_pixel[10]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff8_reg[20]\(7),
      O => \_rgb_pixel[10]_i_98_n_0\
    );
\_rgb_pixel[10]_i_98__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff8_reg[20]_0\(8),
      O => \_rgb_pixel[10]_i_98__0_n_0\
    );
\_rgb_pixel[10]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff8_reg[20]\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[10]_i_99_n_0\
    );
\_rgb_pixel[10]_i_99__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff8_reg[20]_0\(7),
      O => \_rgb_pixel[10]_i_99__0_n_0\
    );
\_rgb_pixel[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \_rgb_pixel_reg[11]_i_2_n_1\,
      I1 => \hc_reg[9]_1\(0),
      I2 => \player_frog/nxt_pixel3\,
      I3 => \player_frog/nxt_pixel41_in\,
      I4 => s00_axi_aresetn,
      O => \_rgb_pixel_reg[11]_19\(1)
    );
\_rgb_pixel[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff1_reg[20]_2\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_10_n_0\
    );
\_rgb_pixel[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff7_reg[20]\(8),
      I2 => \^q\(9),
      I3 => \obj_buff7_reg[20]\(9),
      O => \_rgb_pixel[11]_i_100_n_0\
    );
\_rgb_pixel[11]_i_100__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff7_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff7_reg[20]_0\(9),
      O => \_rgb_pixel[11]_i_100__0_n_0\
    );
\_rgb_pixel[11]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff7_reg[20]\(19),
      O => \_rgb_pixel_reg[11]_5\(2)
    );
\_rgb_pixel[11]_i_102__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff7_reg[20]_0\(19),
      O => \_rgb_pixel_reg[11]_12\(2)
    );
\_rgb_pixel[11]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff7_reg[20]\(18),
      O => \_rgb_pixel_reg[11]_5\(1)
    );
\_rgb_pixel[11]_i_103__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff7_reg[20]_0\(18),
      O => \_rgb_pixel_reg[11]_12\(1)
    );
\_rgb_pixel[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff7_reg[20]\(17),
      O => \_rgb_pixel_reg[11]_5\(0)
    );
\_rgb_pixel[11]_i_104__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff7_reg[20]_0\(17),
      O => \_rgb_pixel_reg[11]_12\(0)
    );
\_rgb_pixel[11]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff7_reg[20]\(20),
      O => \_rgb_pixel_reg[11]_6\(0)
    );
\_rgb_pixel[11]_i_105__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff7_reg[20]_0\(20),
      O => \_rgb_pixel_reg[11]_13\(0)
    );
\_rgb_pixel[11]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff7_reg[20]\(20),
      O => \_rgb_pixel[11]_i_110_n_0\
    );
\_rgb_pixel[11]_i_110__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff7_reg[20]_0\(20),
      O => \_rgb_pixel[11]_i_110__0_n_0\
    );
\_rgb_pixel[11]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff7_reg[20]\(18),
      I2 => \obj_buff7_reg[20]\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_111_n_0\
    );
\_rgb_pixel[11]_i_111__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff7_reg[20]_0\(18),
      I2 => \obj_buff7_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_111__0_n_0\
    );
\_rgb_pixel[11]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff7_reg[20]\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff7_reg[20]\(19),
      O => \_rgb_pixel[11]_i_113_n_0\
    );
\_rgb_pixel[11]_i_113__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff7_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff7_reg[20]_0\(19),
      O => \_rgb_pixel[11]_i_113__0_n_0\
    );
\_rgb_pixel[11]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff7_reg[20]\(8),
      O => \_rgb_pixel[11]_i_115_n_0\
    );
\_rgb_pixel[11]_i_115__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff7_reg[20]_0\(8),
      O => \_rgb_pixel[11]_i_115__0_n_0\
    );
\_rgb_pixel[11]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff7_reg[20]\(7),
      O => \_rgb_pixel[11]_i_116_n_0\
    );
\_rgb_pixel[11]_i_116__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff7_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_116__0_n_0\
    );
\_rgb_pixel[11]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff7_reg[20]\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_117_n_0\
    );
\_rgb_pixel[11]_i_117__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff7_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_117__0_n_0\
    );
\_rgb_pixel[11]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff5_reg[20]\(8),
      O => \_rgb_pixel[11]_i_121_n_0\
    );
\_rgb_pixel[11]_i_121__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff5_reg[20]_0\(8),
      O => \_rgb_pixel[11]_i_121__0_n_0\
    );
\_rgb_pixel[11]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff5_reg[20]\(7),
      O => \_rgb_pixel[11]_i_122_n_0\
    );
\_rgb_pixel[11]_i_122__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff5_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_122__0_n_0\
    );
\_rgb_pixel[11]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff5_reg[20]\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_123_n_0\
    );
\_rgb_pixel[11]_i_123__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff5_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_123__0_n_0\
    );
\_rgb_pixel[11]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff5_reg[20]\(20),
      O => \_rgb_pixel[11]_i_127_n_0\
    );
\_rgb_pixel[11]_i_127__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff5_reg[20]_0\(20),
      O => \_rgb_pixel[11]_i_127__0_n_0\
    );
\_rgb_pixel[11]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff5_reg[20]\(18),
      I2 => \obj_buff5_reg[20]\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_128_n_0\
    );
\_rgb_pixel[11]_i_128__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff5_reg[20]_0\(18),
      I2 => \obj_buff5_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_128__0_n_0\
    );
\_rgb_pixel[11]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff5_reg[20]\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff5_reg[20]\(19),
      O => \_rgb_pixel[11]_i_130_n_0\
    );
\_rgb_pixel[11]_i_130__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff5_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff5_reg[20]_0\(19),
      O => \_rgb_pixel[11]_i_130__0_n_0\
    );
\_rgb_pixel[11]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff5_reg[20]\(19),
      O => \_rgb_pixel_reg[1]_5\(2)
    );
\_rgb_pixel[11]_i_132__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff5_reg[20]_0\(19),
      O => \_rgb_pixel_reg[1]_13\(2)
    );
\_rgb_pixel[11]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff5_reg[20]\(18),
      O => \_rgb_pixel_reg[1]_5\(1)
    );
\_rgb_pixel[11]_i_133__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff5_reg[20]_0\(18),
      O => \_rgb_pixel_reg[1]_13\(1)
    );
\_rgb_pixel[11]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff5_reg[20]\(17),
      O => \_rgb_pixel_reg[1]_5\(0)
    );
\_rgb_pixel[11]_i_134__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff5_reg[20]_0\(17),
      O => \_rgb_pixel_reg[1]_13\(0)
    );
\_rgb_pixel[11]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff5_reg[20]\(20),
      O => \_rgb_pixel_reg[1]_6\(0)
    );
\_rgb_pixel[11]_i_135__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff5_reg[20]_0\(20),
      O => \_rgb_pixel_reg[1]_14\(0)
    );
\_rgb_pixel[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff1_reg[20]_2\(19),
      O => DI(2)
    );
\_rgb_pixel[11]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff5_reg[20]\(8),
      I2 => \obj_buff5_reg[20]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_140_n_0\
    );
\_rgb_pixel[11]_i_140__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff5_reg[20]_0\(8),
      I2 => \obj_buff5_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_140__0_n_0\
    );
\_rgb_pixel[11]_i_141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_141_n_0\
    );
\_rgb_pixel[11]_i_141__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_141__0_n_0\
    );
\_rgb_pixel[11]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff5_reg[20]\(8),
      I2 => \^q\(9),
      I3 => \obj_buff5_reg[20]\(9),
      O => \_rgb_pixel[11]_i_142_n_0\
    );
\_rgb_pixel[11]_i_142__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff5_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff5_reg[20]_0\(9),
      O => \_rgb_pixel[11]_i_142__0_n_0\
    );
\_rgb_pixel[11]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff3_reg[20]\(6),
      I2 => \obj_buff3_reg[20]\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_143_n_0\
    );
\_rgb_pixel[11]_i_143__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff3_reg[20]_0\(6),
      I2 => \obj_buff3_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_143__0_n_0\
    );
\_rgb_pixel[11]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff3_reg[20]\(4),
      I2 => \obj_buff3_reg[20]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_144_n_0\
    );
\_rgb_pixel[11]_i_144__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff3_reg[20]_0\(4),
      I2 => \obj_buff3_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_144__0_n_0\
    );
\_rgb_pixel[11]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff3_reg[20]\(2),
      I2 => \obj_buff3_reg[20]\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_145_n_0\
    );
\_rgb_pixel[11]_i_145__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff3_reg[20]_0\(2),
      I2 => \obj_buff3_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_145__0_n_0\
    );
\_rgb_pixel[11]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff3_reg[20]\(0),
      I2 => \obj_buff3_reg[20]\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_146_n_0\
    );
\_rgb_pixel[11]_i_146__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff3_reg[20]_0\(0),
      I2 => \obj_buff3_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_146__0_n_0\
    );
\_rgb_pixel[11]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff3_reg[20]\(6),
      I2 => \^q\(7),
      I3 => \obj_buff3_reg[20]\(7),
      O => \_rgb_pixel[11]_i_147_n_0\
    );
\_rgb_pixel[11]_i_147__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff3_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff3_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_147__0_n_0\
    );
\_rgb_pixel[11]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff3_reg[20]\(4),
      I2 => \^q\(5),
      I3 => \obj_buff3_reg[20]\(5),
      O => \_rgb_pixel[11]_i_148_n_0\
    );
\_rgb_pixel[11]_i_148__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff3_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff3_reg[20]_0\(5),
      O => \_rgb_pixel[11]_i_148__0_n_0\
    );
\_rgb_pixel[11]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff3_reg[20]\(2),
      I2 => \^q\(3),
      I3 => \obj_buff3_reg[20]\(3),
      O => \_rgb_pixel[11]_i_149_n_0\
    );
\_rgb_pixel[11]_i_149__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff3_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff3_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_149__0_n_0\
    );
\_rgb_pixel[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff1_reg[20]_2\(18),
      O => DI(1)
    );
\_rgb_pixel[11]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff3_reg[20]\(0),
      I2 => \^q\(1),
      I3 => \obj_buff3_reg[20]\(1),
      O => \_rgb_pixel[11]_i_150_n_0\
    );
\_rgb_pixel[11]_i_150__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff3_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff3_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_150__0_n_0\
    );
\_rgb_pixel[11]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff3_reg[20]\(16),
      O => \_rgb_pixel_reg[11]_8\(1)
    );
\_rgb_pixel[11]_i_152__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff3_reg[20]_0\(16),
      O => \_rgb_pixel_reg[11]_15\(3)
    );
\_rgb_pixel[11]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff3_reg[20]\(15),
      O => \_rgb_pixel_reg[11]_8\(0)
    );
\_rgb_pixel[11]_i_153__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff3_reg[20]_0\(15),
      O => \_rgb_pixel_reg[11]_15\(2)
    );
\_rgb_pixel[11]_i_154__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff3_reg[20]_0\(14),
      O => \_rgb_pixel_reg[11]_15\(1)
    );
\_rgb_pixel[11]_i_155__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff3_reg[20]_0\(13),
      O => \_rgb_pixel_reg[11]_15\(0)
    );
\_rgb_pixel[11]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff3_reg[20]\(16),
      I2 => \obj_buff3_reg[20]\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_159_n_0\
    );
\_rgb_pixel[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff1_reg[20]_2\(17),
      O => DI(0)
    );
\_rgb_pixel[11]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff3_reg[20]\(14),
      I2 => \obj_buff3_reg[20]\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_160_n_0\
    );
\_rgb_pixel[11]_i_160__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff3_reg[20]_0\(16),
      I2 => \obj_buff3_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_160__0_n_0\
    );
\_rgb_pixel[11]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff3_reg[20]\(12),
      I2 => \obj_buff3_reg[20]\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_161_n_0\
    );
\_rgb_pixel[11]_i_161__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff3_reg[20]_0\(14),
      I2 => \obj_buff3_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_161__0_n_0\
    );
\_rgb_pixel[11]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff3_reg[20]\(10),
      I2 => \obj_buff3_reg[20]\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_162_n_0\
    );
\_rgb_pixel[11]_i_162__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff3_reg[20]_0\(12),
      I2 => \obj_buff3_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_162__0_n_0\
    );
\_rgb_pixel[11]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff3_reg[20]_0\(10),
      I2 => \obj_buff3_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_163_n_0\
    );
\_rgb_pixel[11]_i_163__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff3_reg[20]\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff3_reg[20]\(17),
      O => \_rgb_pixel[11]_i_163__0_n_0\
    );
\_rgb_pixel[11]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff3_reg[20]\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff3_reg[20]\(15),
      O => \_rgb_pixel[11]_i_164_n_0\
    );
\_rgb_pixel[11]_i_164__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff3_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff3_reg[20]_0\(17),
      O => \_rgb_pixel[11]_i_164__0_n_0\
    );
\_rgb_pixel[11]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff3_reg[20]\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff3_reg[20]\(13),
      O => \_rgb_pixel[11]_i_165_n_0\
    );
\_rgb_pixel[11]_i_165__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff3_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff3_reg[20]_0\(15),
      O => \_rgb_pixel[11]_i_165__0_n_0\
    );
\_rgb_pixel[11]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff3_reg[20]\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff3_reg[20]\(11),
      O => \_rgb_pixel[11]_i_166_n_0\
    );
\_rgb_pixel[11]_i_166__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff3_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff3_reg[20]_0\(13),
      O => \_rgb_pixel[11]_i_166__0_n_0\
    );
\_rgb_pixel[11]_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff3_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff3_reg[20]_0\(11),
      O => \_rgb_pixel[11]_i_167_n_0\
    );
\_rgb_pixel[11]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff3_reg[20]\(6),
      O => \_rgb_pixel_reg[1]_7\(1)
    );
\_rgb_pixel[11]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff3_reg[20]\(5),
      O => \_rgb_pixel_reg[1]_7\(0)
    );
\_rgb_pixel[11]_i_169__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff3_reg[20]_0\(6),
      O => \_rgb_pixel_reg[1]_15\(1)
    );
\_rgb_pixel[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff1_reg[20]_2\(20),
      O => \_rgb_pixel_reg[7]_0\(0)
    );
\_rgb_pixel[11]_i_170__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff3_reg[20]_0\(5),
      O => \_rgb_pixel_reg[1]_15\(0)
    );
\_rgb_pixel[11]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff6_reg[20]\(6),
      I2 => \obj_buff6_reg[20]\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_175_n_0\
    );
\_rgb_pixel[11]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff6_reg[20]\(4),
      I2 => \obj_buff6_reg[20]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_176_n_0\
    );
\_rgb_pixel[11]_i_176__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff6_reg[20]_0\(6),
      I2 => \obj_buff6_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_176__0_n_0\
    );
\_rgb_pixel[11]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff6_reg[20]\(2),
      I2 => \obj_buff6_reg[20]\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_177_n_0\
    );
\_rgb_pixel[11]_i_177__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff6_reg[20]_0\(4),
      I2 => \obj_buff6_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_177__0_n_0\
    );
\_rgb_pixel[11]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff6_reg[20]\(0),
      I2 => \obj_buff6_reg[20]\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_178_n_0\
    );
\_rgb_pixel[11]_i_178__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff6_reg[20]_0\(2),
      I2 => \obj_buff6_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_178__0_n_0\
    );
\_rgb_pixel[11]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff6_reg[20]_0\(0),
      I2 => \obj_buff6_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_179_n_0\
    );
\_rgb_pixel[11]_i_179__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff6_reg[20]\(6),
      I2 => \^q\(7),
      I3 => \obj_buff6_reg[20]\(7),
      O => \_rgb_pixel[11]_i_179__0_n_0\
    );
\_rgb_pixel[11]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff6_reg[20]\(4),
      I2 => \^q\(5),
      I3 => \obj_buff6_reg[20]\(5),
      O => \_rgb_pixel[11]_i_180_n_0\
    );
\_rgb_pixel[11]_i_180__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff6_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff6_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_180__0_n_0\
    );
\_rgb_pixel[11]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff6_reg[20]\(2),
      I2 => \^q\(3),
      I3 => \obj_buff6_reg[20]\(3),
      O => \_rgb_pixel[11]_i_181_n_0\
    );
\_rgb_pixel[11]_i_181__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff6_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff6_reg[20]_0\(5),
      O => \_rgb_pixel[11]_i_181__0_n_0\
    );
\_rgb_pixel[11]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff6_reg[20]\(0),
      I2 => \^q\(1),
      I3 => \obj_buff6_reg[20]\(1),
      O => \_rgb_pixel[11]_i_182_n_0\
    );
\_rgb_pixel[11]_i_182__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff6_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff6_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_182__0_n_0\
    );
\_rgb_pixel[11]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff6_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff6_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_183_n_0\
    );
\_rgb_pixel[11]_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff6_reg[20]\(16),
      O => \_rgb_pixel_reg[7]_2\(1)
    );
\_rgb_pixel[11]_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff6_reg[20]\(15),
      O => \_rgb_pixel_reg[7]_2\(0)
    );
\_rgb_pixel[11]_i_185__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff6_reg[20]_0\(16),
      O => \_rgb_pixel_reg[7]_6\(3)
    );
\_rgb_pixel[11]_i_186__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff6_reg[20]_0\(15),
      O => \_rgb_pixel_reg[7]_6\(2)
    );
\_rgb_pixel[11]_i_187__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff6_reg[20]_0\(14),
      O => \_rgb_pixel_reg[7]_6\(1)
    );
\_rgb_pixel[11]_i_188__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff6_reg[20]_0\(13),
      O => \_rgb_pixel_reg[7]_6\(0)
    );
\_rgb_pixel[11]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff6_reg[20]\(16),
      I2 => \obj_buff6_reg[20]\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_191_n_0\
    );
\_rgb_pixel[11]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff6_reg[20]\(14),
      I2 => \obj_buff6_reg[20]\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_192_n_0\
    );
\_rgb_pixel[11]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff6_reg[20]\(12),
      I2 => \obj_buff6_reg[20]\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_193_n_0\
    );
\_rgb_pixel[11]_i_193__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff6_reg[20]_0\(16),
      I2 => \obj_buff6_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_193__0_n_0\
    );
\_rgb_pixel[11]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff6_reg[20]\(10),
      I2 => \obj_buff6_reg[20]\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_194_n_0\
    );
\_rgb_pixel[11]_i_194__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff6_reg[20]_0\(14),
      I2 => \obj_buff6_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_194__0_n_0\
    );
\_rgb_pixel[11]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff6_reg[20]_0\(12),
      I2 => \obj_buff6_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_195_n_0\
    );
\_rgb_pixel[11]_i_195__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff6_reg[20]\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff6_reg[20]\(17),
      O => \_rgb_pixel[11]_i_195__0_n_0\
    );
\_rgb_pixel[11]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff6_reg[20]_0\(10),
      I2 => \obj_buff6_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_196_n_0\
    );
\_rgb_pixel[11]_i_196__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff6_reg[20]\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff6_reg[20]\(15),
      O => \_rgb_pixel[11]_i_196__0_n_0\
    );
\_rgb_pixel[11]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff6_reg[20]\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff6_reg[20]\(13),
      O => \_rgb_pixel[11]_i_197_n_0\
    );
\_rgb_pixel[11]_i_197__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff6_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff6_reg[20]_0\(17),
      O => \_rgb_pixel[11]_i_197__0_n_0\
    );
\_rgb_pixel[11]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff6_reg[20]\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff6_reg[20]\(11),
      O => \_rgb_pixel[11]_i_198_n_0\
    );
\_rgb_pixel[11]_i_198__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff6_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff6_reg[20]_0\(15),
      O => \_rgb_pixel[11]_i_198__0_n_0\
    );
\_rgb_pixel[11]_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff6_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff6_reg[20]_0\(13),
      O => \_rgb_pixel[11]_i_199_n_0\
    );
\_rgb_pixel[11]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff6_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff6_reg[20]_0\(11),
      O => \_rgb_pixel[11]_i_200_n_0\
    );
\_rgb_pixel[11]_i_200__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff6_reg[20]\(6),
      O => \_rgb_pixel_reg[7]_5\(1)
    );
\_rgb_pixel[11]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff6_reg[20]\(5),
      O => \_rgb_pixel_reg[7]_5\(0)
    );
\_rgb_pixel[11]_i_202__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff6_reg[20]_0\(6),
      O => \_rgb_pixel_reg[7]_9\(1)
    );
\_rgb_pixel[11]_i_203__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff6_reg[20]_0\(5),
      O => \_rgb_pixel_reg[7]_9\(0)
    );
\_rgb_pixel[11]_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff4_reg[20]\(6),
      I2 => \obj_buff4_reg[20]\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_207_n_0\
    );
\_rgb_pixel[11]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff4_reg[20]\(4),
      I2 => \obj_buff4_reg[20]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_208_n_0\
    );
\_rgb_pixel[11]_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff4_reg[20]\(2),
      I2 => \obj_buff4_reg[20]\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_209_n_0\
    );
\_rgb_pixel[11]_i_209__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff4_reg[20]_0\(6),
      I2 => \obj_buff4_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_209__0_n_0\
    );
\_rgb_pixel[11]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff4_reg[20]\(0),
      I2 => \obj_buff4_reg[20]\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_210_n_0\
    );
\_rgb_pixel[11]_i_210__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff4_reg[20]_0\(4),
      I2 => \obj_buff4_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_210__0_n_0\
    );
\_rgb_pixel[11]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff4_reg[20]_0\(2),
      I2 => \obj_buff4_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_211_n_0\
    );
\_rgb_pixel[11]_i_211__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff4_reg[20]\(6),
      I2 => \^q\(7),
      I3 => \obj_buff4_reg[20]\(7),
      O => \_rgb_pixel[11]_i_211__0_n_0\
    );
\_rgb_pixel[11]_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff4_reg[20]_0\(0),
      I2 => \obj_buff4_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_212_n_0\
    );
\_rgb_pixel[11]_i_212__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff4_reg[20]\(4),
      I2 => \^q\(5),
      I3 => \obj_buff4_reg[20]\(5),
      O => \_rgb_pixel[11]_i_212__0_n_0\
    );
\_rgb_pixel[11]_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff4_reg[20]\(2),
      I2 => \^q\(3),
      I3 => \obj_buff4_reg[20]\(3),
      O => \_rgb_pixel[11]_i_213_n_0\
    );
\_rgb_pixel[11]_i_213__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff4_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff4_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_213__0_n_0\
    );
\_rgb_pixel[11]_i_214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff4_reg[20]\(0),
      I2 => \^q\(1),
      I3 => \obj_buff4_reg[20]\(1),
      O => \_rgb_pixel[11]_i_214_n_0\
    );
\_rgb_pixel[11]_i_214__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff4_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff4_reg[20]_0\(5),
      O => \_rgb_pixel[11]_i_214__0_n_0\
    );
\_rgb_pixel[11]_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff4_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff4_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_215_n_0\
    );
\_rgb_pixel[11]_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff4_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff4_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_216_n_0\
    );
\_rgb_pixel[11]_i_216__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff4_reg[20]\(16),
      O => \_rgb_pixel_reg[5]_1\(1)
    );
\_rgb_pixel[11]_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff4_reg[20]\(15),
      O => \_rgb_pixel_reg[5]_1\(0)
    );
\_rgb_pixel[11]_i_218__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff4_reg[20]_0\(16),
      O => \_rgb_pixel_reg[5]_8\(3)
    );
\_rgb_pixel[11]_i_219__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff4_reg[20]_0\(15),
      O => \_rgb_pixel_reg[5]_8\(2)
    );
\_rgb_pixel[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \obj_buff1_reg[20]_2\(9),
      I2 => \^q\(8),
      I3 => \obj_buff1_reg[20]_2\(8),
      O => \_rgb_pixel[11]_i_22_n_0\
    );
\_rgb_pixel[11]_i_220__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff4_reg[20]_0\(14),
      O => \_rgb_pixel_reg[5]_8\(1)
    );
\_rgb_pixel[11]_i_221__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff4_reg[20]_0\(13),
      O => \_rgb_pixel_reg[5]_8\(0)
    );
\_rgb_pixel[11]_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff4_reg[20]\(16),
      I2 => \obj_buff4_reg[20]\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_223_n_0\
    );
\_rgb_pixel[11]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff4_reg[20]\(14),
      I2 => \obj_buff4_reg[20]\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_224_n_0\
    );
\_rgb_pixel[11]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff4_reg[20]\(12),
      I2 => \obj_buff4_reg[20]\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_225_n_0\
    );
\_rgb_pixel[11]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff4_reg[20]\(10),
      I2 => \obj_buff4_reg[20]\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_226_n_0\
    );
\_rgb_pixel[11]_i_226__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff4_reg[20]_0\(16),
      I2 => \obj_buff4_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_226__0_n_0\
    );
\_rgb_pixel[11]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff4_reg[20]_0\(14),
      I2 => \obj_buff4_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_227_n_0\
    );
\_rgb_pixel[11]_i_227__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff4_reg[20]\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff4_reg[20]\(17),
      O => \_rgb_pixel[11]_i_227__0_n_0\
    );
\_rgb_pixel[11]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff4_reg[20]_0\(12),
      I2 => \obj_buff4_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_228_n_0\
    );
\_rgb_pixel[11]_i_228__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff4_reg[20]\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff4_reg[20]\(15),
      O => \_rgb_pixel[11]_i_228__0_n_0\
    );
\_rgb_pixel[11]_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff4_reg[20]_0\(10),
      I2 => \obj_buff4_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_229_n_0\
    );
\_rgb_pixel[11]_i_229__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff4_reg[20]\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff4_reg[20]\(13),
      O => \_rgb_pixel[11]_i_229__0_n_0\
    );
\_rgb_pixel[11]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_23_n_0\
    );
\_rgb_pixel[11]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff4_reg[20]\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff4_reg[20]\(11),
      O => \_rgb_pixel[11]_i_230_n_0\
    );
\_rgb_pixel[11]_i_230__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff4_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff4_reg[20]_0\(17),
      O => \_rgb_pixel[11]_i_230__0_n_0\
    );
\_rgb_pixel[11]_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff4_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff4_reg[20]_0\(15),
      O => \_rgb_pixel[11]_i_231_n_0\
    );
\_rgb_pixel[11]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff4_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff4_reg[20]_0\(13),
      O => \_rgb_pixel[11]_i_232_n_0\
    );
\_rgb_pixel[11]_i_232__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff4_reg[20]\(6),
      O => \_rgb_pixel_reg[10]_7\(1)
    );
\_rgb_pixel[11]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff4_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff4_reg[20]_0\(11),
      O => \_rgb_pixel[11]_i_233_n_0\
    );
\_rgb_pixel[11]_i_233__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff4_reg[20]\(5),
      O => \_rgb_pixel_reg[10]_7\(0)
    );
\_rgb_pixel[11]_i_235__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff4_reg[20]_0\(6),
      O => \_rgb_pixel_reg[10]_14\(1)
    );
\_rgb_pixel[11]_i_236__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff4_reg[20]_0\(5),
      O => \_rgb_pixel_reg[10]_14\(0)
    );
\_rgb_pixel[11]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff7_reg[20]\(6),
      I2 => \obj_buff7_reg[20]\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_239_n_0\
    );
\_rgb_pixel[11]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff7_reg[20]\(4),
      I2 => \obj_buff7_reg[20]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_240_n_0\
    );
\_rgb_pixel[11]_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff7_reg[20]\(2),
      I2 => \obj_buff7_reg[20]\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_241_n_0\
    );
\_rgb_pixel[11]_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff7_reg[20]\(0),
      I2 => \obj_buff7_reg[20]\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_242_n_0\
    );
\_rgb_pixel[11]_i_242__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff7_reg[20]_0\(6),
      I2 => \obj_buff7_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_242__0_n_0\
    );
\_rgb_pixel[11]_i_243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff7_reg[20]_0\(4),
      I2 => \obj_buff7_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_243_n_0\
    );
\_rgb_pixel[11]_i_243__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff7_reg[20]\(6),
      I2 => \^q\(7),
      I3 => \obj_buff7_reg[20]\(7),
      O => \_rgb_pixel[11]_i_243__0_n_0\
    );
\_rgb_pixel[11]_i_244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff7_reg[20]_0\(2),
      I2 => \obj_buff7_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_244_n_0\
    );
\_rgb_pixel[11]_i_244__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff7_reg[20]\(4),
      I2 => \^q\(5),
      I3 => \obj_buff7_reg[20]\(5),
      O => \_rgb_pixel[11]_i_244__0_n_0\
    );
\_rgb_pixel[11]_i_245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff7_reg[20]_0\(0),
      I2 => \obj_buff7_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_245_n_0\
    );
\_rgb_pixel[11]_i_245__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff7_reg[20]\(2),
      I2 => \^q\(3),
      I3 => \obj_buff7_reg[20]\(3),
      O => \_rgb_pixel[11]_i_245__0_n_0\
    );
\_rgb_pixel[11]_i_246\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff7_reg[20]\(0),
      I2 => \^q\(1),
      I3 => \obj_buff7_reg[20]\(1),
      O => \_rgb_pixel[11]_i_246_n_0\
    );
\_rgb_pixel[11]_i_246__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff7_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff7_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_246__0_n_0\
    );
\_rgb_pixel[11]_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff7_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff7_reg[20]_0\(5),
      O => \_rgb_pixel[11]_i_247_n_0\
    );
\_rgb_pixel[11]_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff7_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff7_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_248_n_0\
    );
\_rgb_pixel[11]_i_248__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff7_reg[20]\(16),
      O => \_rgb_pixel_reg[11]_4\(1)
    );
\_rgb_pixel[11]_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff7_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff7_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_249_n_0\
    );
\_rgb_pixel[11]_i_249__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff7_reg[20]\(15),
      O => \_rgb_pixel_reg[11]_4\(0)
    );
\_rgb_pixel[11]_i_251__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff7_reg[20]_0\(16),
      O => \_rgb_pixel_reg[11]_11\(3)
    );
\_rgb_pixel[11]_i_252__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff7_reg[20]_0\(15),
      O => \_rgb_pixel_reg[11]_11\(2)
    );
\_rgb_pixel[11]_i_253__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff7_reg[20]_0\(14),
      O => \_rgb_pixel_reg[11]_11\(1)
    );
\_rgb_pixel[11]_i_254__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff7_reg[20]_0\(13),
      O => \_rgb_pixel_reg[11]_11\(0)
    );
\_rgb_pixel[11]_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff7_reg[20]\(16),
      I2 => \obj_buff7_reg[20]\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_255_n_0\
    );
\_rgb_pixel[11]_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff7_reg[20]\(14),
      I2 => \obj_buff7_reg[20]\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_256_n_0\
    );
\_rgb_pixel[11]_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff7_reg[20]\(12),
      I2 => \obj_buff7_reg[20]\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_257_n_0\
    );
\_rgb_pixel[11]_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff7_reg[20]\(10),
      I2 => \obj_buff7_reg[20]\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_258_n_0\
    );
\_rgb_pixel[11]_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff7_reg[20]_0\(16),
      I2 => \obj_buff7_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_259_n_0\
    );
\_rgb_pixel[11]_i_259__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff7_reg[20]\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff7_reg[20]\(17),
      O => \_rgb_pixel[11]_i_259__0_n_0\
    );
\_rgb_pixel[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff1_reg[20]_2\(20),
      O => \_rgb_pixel[11]_i_26_n_0\
    );
\_rgb_pixel[11]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff7_reg[20]_0\(14),
      I2 => \obj_buff7_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_260_n_0\
    );
\_rgb_pixel[11]_i_260__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff7_reg[20]\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff7_reg[20]\(15),
      O => \_rgb_pixel[11]_i_260__0_n_0\
    );
\_rgb_pixel[11]_i_261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff7_reg[20]_0\(12),
      I2 => \obj_buff7_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_261_n_0\
    );
\_rgb_pixel[11]_i_261__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff7_reg[20]\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff7_reg[20]\(13),
      O => \_rgb_pixel[11]_i_261__0_n_0\
    );
\_rgb_pixel[11]_i_262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff7_reg[20]_0\(10),
      I2 => \obj_buff7_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_262_n_0\
    );
\_rgb_pixel[11]_i_262__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff7_reg[20]\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff7_reg[20]\(11),
      O => \_rgb_pixel[11]_i_262__0_n_0\
    );
\_rgb_pixel[11]_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff7_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff7_reg[20]_0\(17),
      O => \_rgb_pixel[11]_i_263_n_0\
    );
\_rgb_pixel[11]_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff7_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff7_reg[20]_0\(15),
      O => \_rgb_pixel[11]_i_264_n_0\
    );
\_rgb_pixel[11]_i_264__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff7_reg[20]\(6),
      O => \_rgb_pixel_reg[11]_7\(1)
    );
\_rgb_pixel[11]_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff7_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff7_reg[20]_0\(13),
      O => \_rgb_pixel[11]_i_265_n_0\
    );
\_rgb_pixel[11]_i_265__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff7_reg[20]\(5),
      O => \_rgb_pixel_reg[11]_7\(0)
    );
\_rgb_pixel[11]_i_266__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff7_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff7_reg[20]_0\(11),
      O => \_rgb_pixel[11]_i_266__0_n_0\
    );
\_rgb_pixel[11]_i_268__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff7_reg[20]_0\(6),
      O => \_rgb_pixel_reg[11]_14\(1)
    );
\_rgb_pixel[11]_i_269__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff7_reg[20]_0\(5),
      O => \_rgb_pixel_reg[11]_14\(0)
    );
\_rgb_pixel[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff1_reg[20]_2\(19),
      I2 => \^hc_reg[10]_0\(8),
      I3 => \obj_buff1_reg[20]_2\(18),
      O => \_rgb_pixel[11]_i_27_n_0\
    );
\_rgb_pixel[11]_i_272__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff5_reg[20]\(6),
      O => \_rgb_pixel_reg[0]_9\(1)
    );
\_rgb_pixel[11]_i_273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff5_reg[20]\(5),
      O => \_rgb_pixel_reg[0]_9\(0)
    );
\_rgb_pixel[11]_i_276__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff5_reg[20]_0\(6),
      O => \_rgb_pixel_reg[0]_14\(1)
    );
\_rgb_pixel[11]_i_277__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff5_reg[20]_0\(5),
      O => \_rgb_pixel_reg[0]_14\(0)
    );
\_rgb_pixel[11]_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff5_reg[20]\(16),
      I2 => \obj_buff5_reg[20]\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_279_n_0\
    );
\_rgb_pixel[11]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff1_reg[20]_2\(20),
      O => \_rgb_pixel[11]_i_28_n_0\
    );
\_rgb_pixel[11]_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff5_reg[20]\(14),
      I2 => \obj_buff5_reg[20]\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_280_n_0\
    );
\_rgb_pixel[11]_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff5_reg[20]\(12),
      I2 => \obj_buff5_reg[20]\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_281_n_0\
    );
\_rgb_pixel[11]_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff5_reg[20]\(10),
      I2 => \obj_buff5_reg[20]\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_282_n_0\
    );
\_rgb_pixel[11]_i_283\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff5_reg[20]_0\(16),
      I2 => \obj_buff5_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[11]_i_283_n_0\
    );
\_rgb_pixel[11]_i_283__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff5_reg[20]\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff5_reg[20]\(17),
      O => \_rgb_pixel[11]_i_283__0_n_0\
    );
\_rgb_pixel[11]_i_284\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff5_reg[20]_0\(14),
      I2 => \obj_buff5_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[11]_i_284_n_0\
    );
\_rgb_pixel[11]_i_284__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff5_reg[20]\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff5_reg[20]\(15),
      O => \_rgb_pixel[11]_i_284__0_n_0\
    );
\_rgb_pixel[11]_i_285\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff5_reg[20]_0\(12),
      I2 => \obj_buff5_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[11]_i_285_n_0\
    );
\_rgb_pixel[11]_i_285__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff5_reg[20]\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff5_reg[20]\(13),
      O => \_rgb_pixel[11]_i_285__0_n_0\
    );
\_rgb_pixel[11]_i_286\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff5_reg[20]_0\(10),
      I2 => \obj_buff5_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[11]_i_286_n_0\
    );
\_rgb_pixel[11]_i_286__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff5_reg[20]\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff5_reg[20]\(11),
      O => \_rgb_pixel[11]_i_286__0_n_0\
    );
\_rgb_pixel[11]_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff5_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff5_reg[20]_0\(17),
      O => \_rgb_pixel[11]_i_287_n_0\
    );
\_rgb_pixel[11]_i_288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff5_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff5_reg[20]_0\(15),
      O => \_rgb_pixel[11]_i_288_n_0\
    );
\_rgb_pixel[11]_i_288__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff5_reg[20]\(16),
      O => \_rgb_pixel_reg[1]_4\(1)
    );
\_rgb_pixel[11]_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff5_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff5_reg[20]_0\(13),
      O => \_rgb_pixel[11]_i_289_n_0\
    );
\_rgb_pixel[11]_i_289__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff5_reg[20]\(15),
      O => \_rgb_pixel_reg[1]_4\(0)
    );
\_rgb_pixel[11]_i_290__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff5_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff5_reg[20]_0\(11),
      O => \_rgb_pixel[11]_i_290__0_n_0\
    );
\_rgb_pixel[11]_i_292__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff5_reg[20]_0\(16),
      O => \_rgb_pixel_reg[1]_12\(3)
    );
\_rgb_pixel[11]_i_293__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff5_reg[20]_0\(15),
      O => \_rgb_pixel_reg[1]_12\(2)
    );
\_rgb_pixel[11]_i_294__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff5_reg[20]_0\(14),
      O => \_rgb_pixel_reg[1]_12\(1)
    );
\_rgb_pixel[11]_i_295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff5_reg[20]\(6),
      I2 => \obj_buff5_reg[20]\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_295_n_0\
    );
\_rgb_pixel[11]_i_295__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff5_reg[20]_0\(13),
      O => \_rgb_pixel_reg[1]_12\(0)
    );
\_rgb_pixel[11]_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff5_reg[20]\(4),
      I2 => \obj_buff5_reg[20]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_296_n_0\
    );
\_rgb_pixel[11]_i_297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff5_reg[20]\(2),
      I2 => \obj_buff5_reg[20]\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_297_n_0\
    );
\_rgb_pixel[11]_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff5_reg[20]\(0),
      I2 => \obj_buff5_reg[20]\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_298_n_0\
    );
\_rgb_pixel[11]_i_299__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff5_reg[20]\(6),
      I2 => \^q\(7),
      I3 => \obj_buff5_reg[20]\(7),
      O => \_rgb_pixel[11]_i_299__0_n_0\
    );
\_rgb_pixel[11]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff3_reg[20]\(8),
      I2 => \obj_buff3_reg[20]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_29__0_n_0\
    );
\_rgb_pixel[11]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff3_reg[20]_0\(8),
      I2 => \obj_buff3_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_29__1_n_0\
    );
\_rgb_pixel[11]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_30_n_0\
    );
\_rgb_pixel[11]_i_300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff5_reg[20]_0\(6),
      I2 => \obj_buff5_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[11]_i_300_n_0\
    );
\_rgb_pixel[11]_i_300__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff5_reg[20]\(4),
      I2 => \^q\(5),
      I3 => \obj_buff5_reg[20]\(5),
      O => \_rgb_pixel[11]_i_300__0_n_0\
    );
\_rgb_pixel[11]_i_301\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff5_reg[20]_0\(4),
      I2 => \obj_buff5_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[11]_i_301_n_0\
    );
\_rgb_pixel[11]_i_301__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff5_reg[20]\(2),
      I2 => \^q\(3),
      I3 => \obj_buff5_reg[20]\(3),
      O => \_rgb_pixel[11]_i_301__0_n_0\
    );
\_rgb_pixel[11]_i_302\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff5_reg[20]_0\(2),
      I2 => \obj_buff5_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[11]_i_302_n_0\
    );
\_rgb_pixel[11]_i_302__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff5_reg[20]\(0),
      I2 => \^q\(1),
      I3 => \obj_buff5_reg[20]\(1),
      O => \_rgb_pixel[11]_i_302__0_n_0\
    );
\_rgb_pixel[11]_i_303\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff5_reg[20]_0\(0),
      I2 => \obj_buff5_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[11]_i_303_n_0\
    );
\_rgb_pixel[11]_i_303__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff3_reg[20]\(13),
      O => \_rgb_pixel[11]_i_303__0_n_0\
    );
\_rgb_pixel[11]_i_304\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff3_reg[20]\(12),
      O => \_rgb_pixel[11]_i_304_n_0\
    );
\_rgb_pixel[11]_i_304__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff5_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff5_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_304__0_n_0\
    );
\_rgb_pixel[11]_i_305\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff3_reg[20]\(11),
      O => \_rgb_pixel[11]_i_305_n_0\
    );
\_rgb_pixel[11]_i_305__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff5_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff5_reg[20]_0\(5),
      O => \_rgb_pixel[11]_i_305__0_n_0\
    );
\_rgb_pixel[11]_i_306\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff3_reg[20]\(10),
      O => \_rgb_pixel[11]_i_306_n_0\
    );
\_rgb_pixel[11]_i_306__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff5_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff5_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_306__0_n_0\
    );
\_rgb_pixel[11]_i_307\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff3_reg[20]\(3),
      O => \_rgb_pixel[11]_i_307_n_0\
    );
\_rgb_pixel[11]_i_307__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff5_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff5_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_307__0_n_0\
    );
\_rgb_pixel[11]_i_308__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff3_reg[20]\(2),
      O => \_rgb_pixel[11]_i_308__0_n_0\
    );
\_rgb_pixel[11]_i_309\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff3_reg[20]\(1),
      O => \_rgb_pixel[11]_i_309_n_0\
    );
\_rgb_pixel[11]_i_30__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_30__0_n_0\
    );
\_rgb_pixel[11]_i_310__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff3_reg[20]\(0),
      O => \_rgb_pixel[11]_i_310__0_n_0\
    );
\_rgb_pixel[11]_i_311\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff6_reg[20]\(13),
      O => \_rgb_pixel[11]_i_311_n_0\
    );
\_rgb_pixel[11]_i_311__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff3_reg[20]_0\(11),
      O => \_rgb_pixel_reg[11]_1\(1)
    );
\_rgb_pixel[11]_i_312\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff6_reg[20]\(12),
      O => \_rgb_pixel[11]_i_312_n_0\
    );
\_rgb_pixel[11]_i_312__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff3_reg[20]_0\(10),
      O => \_rgb_pixel_reg[11]_1\(0)
    );
\_rgb_pixel[11]_i_313\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff6_reg[20]\(11),
      O => \_rgb_pixel[11]_i_313_n_0\
    );
\_rgb_pixel[11]_i_313__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff3_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_313__0_n_0\
    );
\_rgb_pixel[11]_i_314\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff6_reg[20]\(10),
      O => \_rgb_pixel[11]_i_314_n_0\
    );
\_rgb_pixel[11]_i_314__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff3_reg[20]_0\(2),
      O => \_rgb_pixel[11]_i_314__0_n_0\
    );
\_rgb_pixel[11]_i_315\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff6_reg[20]\(3),
      O => \_rgb_pixel[11]_i_315_n_0\
    );
\_rgb_pixel[11]_i_315__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff3_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_315__0_n_0\
    );
\_rgb_pixel[11]_i_316\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff6_reg[20]\(2),
      O => \_rgb_pixel[11]_i_316_n_0\
    );
\_rgb_pixel[11]_i_316__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff3_reg[20]_0\(0),
      O => \_rgb_pixel[11]_i_316__0_n_0\
    );
\_rgb_pixel[11]_i_317__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff6_reg[20]\(1),
      O => \_rgb_pixel[11]_i_317__0_n_0\
    );
\_rgb_pixel[11]_i_318\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff6_reg[20]\(0),
      O => \_rgb_pixel[11]_i_318_n_0\
    );
\_rgb_pixel[11]_i_319__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff4_reg[20]\(13),
      O => \_rgb_pixel[11]_i_319__0_n_0\
    );
\_rgb_pixel[11]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff3_reg[20]\(8),
      I2 => \^q\(9),
      I3 => \obj_buff3_reg[20]\(9),
      O => \_rgb_pixel[11]_i_31__0_n_0\
    );
\_rgb_pixel[11]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff3_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff3_reg[20]_0\(9),
      O => \_rgb_pixel[11]_i_31__1_n_0\
    );
\_rgb_pixel[11]_i_320\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff4_reg[20]\(12),
      O => \_rgb_pixel[11]_i_320_n_0\
    );
\_rgb_pixel[11]_i_320__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff6_reg[20]_0\(11),
      O => \_rgb_pixel_reg[7]\(1)
    );
\_rgb_pixel[11]_i_321\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff4_reg[20]\(11),
      O => \_rgb_pixel[11]_i_321_n_0\
    );
\_rgb_pixel[11]_i_321__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff6_reg[20]_0\(10),
      O => \_rgb_pixel_reg[7]\(0)
    );
\_rgb_pixel[11]_i_322\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff4_reg[20]\(10),
      O => \_rgb_pixel[11]_i_322_n_0\
    );
\_rgb_pixel[11]_i_322__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff6_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_322__0_n_0\
    );
\_rgb_pixel[11]_i_323\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff4_reg[20]\(3),
      O => \_rgb_pixel[11]_i_323_n_0\
    );
\_rgb_pixel[11]_i_323__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff6_reg[20]_0\(2),
      O => \_rgb_pixel[11]_i_323__0_n_0\
    );
\_rgb_pixel[11]_i_324\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff4_reg[20]\(2),
      O => \_rgb_pixel[11]_i_324_n_0\
    );
\_rgb_pixel[11]_i_324__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff6_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_324__0_n_0\
    );
\_rgb_pixel[11]_i_325\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff4_reg[20]\(1),
      O => \_rgb_pixel[11]_i_325_n_0\
    );
\_rgb_pixel[11]_i_325__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff6_reg[20]_0\(0),
      O => \_rgb_pixel[11]_i_325__0_n_0\
    );
\_rgb_pixel[11]_i_326__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff4_reg[20]\(0),
      O => \_rgb_pixel[11]_i_326__0_n_0\
    );
\_rgb_pixel[11]_i_327\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff7_reg[20]\(13),
      O => \_rgb_pixel[11]_i_327_n_0\
    );
\_rgb_pixel[11]_i_328__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff7_reg[20]\(12),
      O => \_rgb_pixel[11]_i_328__0_n_0\
    );
\_rgb_pixel[11]_i_329\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff7_reg[20]\(11),
      O => \_rgb_pixel[11]_i_329_n_0\
    );
\_rgb_pixel[11]_i_329__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff4_reg[20]_0\(11),
      O => \_rgb_pixel_reg[5]\(1)
    );
\_rgb_pixel[11]_i_330\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff7_reg[20]\(10),
      O => \_rgb_pixel[11]_i_330_n_0\
    );
\_rgb_pixel[11]_i_330__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff4_reg[20]_0\(10),
      O => \_rgb_pixel_reg[5]\(0)
    );
\_rgb_pixel[11]_i_331\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff7_reg[20]\(3),
      O => \_rgb_pixel[11]_i_331_n_0\
    );
\_rgb_pixel[11]_i_331__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff4_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_331__0_n_0\
    );
\_rgb_pixel[11]_i_332\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff7_reg[20]\(2),
      O => \_rgb_pixel[11]_i_332_n_0\
    );
\_rgb_pixel[11]_i_332__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff4_reg[20]_0\(2),
      O => \_rgb_pixel[11]_i_332__0_n_0\
    );
\_rgb_pixel[11]_i_333\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff7_reg[20]\(1),
      O => \_rgb_pixel[11]_i_333_n_0\
    );
\_rgb_pixel[11]_i_333__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff4_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_333__0_n_0\
    );
\_rgb_pixel[11]_i_334\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff7_reg[20]\(0),
      O => \_rgb_pixel[11]_i_334_n_0\
    );
\_rgb_pixel[11]_i_334__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff4_reg[20]_0\(0),
      O => \_rgb_pixel[11]_i_334__0_n_0\
    );
\_rgb_pixel[11]_i_335__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff5_reg[20]\(3),
      O => \_rgb_pixel[11]_i_335__0_n_0\
    );
\_rgb_pixel[11]_i_336\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff5_reg[20]\(2),
      O => \_rgb_pixel[11]_i_336_n_0\
    );
\_rgb_pixel[11]_i_337__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff5_reg[20]\(1),
      O => \_rgb_pixel[11]_i_337__0_n_0\
    );
\_rgb_pixel[11]_i_338\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff5_reg[20]\(0),
      O => \_rgb_pixel[11]_i_338_n_0\
    );
\_rgb_pixel[11]_i_338__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff7_reg[20]_0\(11),
      O => \_rgb_pixel_reg[11]_0\(1)
    );
\_rgb_pixel[11]_i_339\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff5_reg[20]\(13),
      O => \_rgb_pixel[11]_i_339_n_0\
    );
\_rgb_pixel[11]_i_339__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff7_reg[20]_0\(10),
      O => \_rgb_pixel_reg[11]_0\(0)
    );
\_rgb_pixel[11]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff3_reg[20]\(19),
      O => \_rgb_pixel_reg[11]_9\(2)
    );
\_rgb_pixel[11]_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff3_reg[20]_0\(19),
      O => \_rgb_pixel_reg[11]_16\(2)
    );
\_rgb_pixel[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff1_reg[20]_2\(3),
      O => \_rgb_pixel_reg[11]_18\(0)
    );
\_rgb_pixel[11]_i_340\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff5_reg[20]\(12),
      O => \_rgb_pixel[11]_i_340_n_0\
    );
\_rgb_pixel[11]_i_340__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff7_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_340__0_n_0\
    );
\_rgb_pixel[11]_i_341\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff5_reg[20]\(11),
      O => \_rgb_pixel[11]_i_341_n_0\
    );
\_rgb_pixel[11]_i_341__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff7_reg[20]_0\(2),
      O => \_rgb_pixel[11]_i_341__0_n_0\
    );
\_rgb_pixel[11]_i_342\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff5_reg[20]\(10),
      O => \_rgb_pixel[11]_i_342_n_0\
    );
\_rgb_pixel[11]_i_342__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff7_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_342__0_n_0\
    );
\_rgb_pixel[11]_i_343\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff7_reg[20]_0\(0),
      O => \_rgb_pixel[11]_i_343_n_0\
    );
\_rgb_pixel[11]_i_344\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff5_reg[20]_0\(3),
      O => \_rgb_pixel[11]_i_344_n_0\
    );
\_rgb_pixel[11]_i_345\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff5_reg[20]_0\(2),
      O => \_rgb_pixel[11]_i_345_n_0\
    );
\_rgb_pixel[11]_i_346\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff5_reg[20]_0\(1),
      O => \_rgb_pixel[11]_i_346_n_0\
    );
\_rgb_pixel[11]_i_347\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff5_reg[20]_0\(0),
      O => \_rgb_pixel[11]_i_347_n_0\
    );
\_rgb_pixel[11]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff3_reg[20]\(18),
      O => \_rgb_pixel_reg[11]_9\(1)
    );
\_rgb_pixel[11]_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff3_reg[20]_0\(18),
      O => \_rgb_pixel_reg[11]_16\(1)
    );
\_rgb_pixel[11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff1_reg[20]_2\(7),
      I2 => \obj_buff1_reg[20]_2\(6),
      I3 => \^q\(6),
      O => \_rgb_pixel_reg[11]_20\(0)
    );
\_rgb_pixel[11]_i_351\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff5_reg[20]_0\(11),
      O => \_rgb_pixel_reg[1]\(1)
    );
\_rgb_pixel[11]_i_352\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff5_reg[20]_0\(10),
      O => \_rgb_pixel_reg[1]\(0)
    );
\_rgb_pixel[11]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff3_reg[20]\(17),
      O => \_rgb_pixel_reg[11]_9\(0)
    );
\_rgb_pixel[11]_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff3_reg[20]_0\(17),
      O => \_rgb_pixel_reg[11]_16\(0)
    );
\_rgb_pixel[11]_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff3_reg[20]\(20),
      O => \_rgb_pixel_reg[11]_10\(0)
    );
\_rgb_pixel[11]_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff3_reg[20]_0\(20),
      O => \_rgb_pixel_reg[11]_17\(0)
    );
\_rgb_pixel[11]_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff3_reg[20]\(20),
      O => \_rgb_pixel[11]_i_41__0_n_0\
    );
\_rgb_pixel[11]_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff3_reg[20]_0\(20),
      O => \_rgb_pixel[11]_i_41__1_n_0\
    );
\_rgb_pixel[11]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff3_reg[20]\(18),
      I2 => \obj_buff3_reg[20]\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_42__0_n_0\
    );
\_rgb_pixel[11]_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff3_reg[20]_0\(18),
      I2 => \obj_buff3_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_42__1_n_0\
    );
\_rgb_pixel[11]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff1_reg[20]_2\(13),
      O => \_rgb_pixel_reg[7]_10\(0)
    );
\_rgb_pixel[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff1_reg[20]_2\(17),
      I2 => \obj_buff1_reg[20]_2\(16),
      I3 => \^hc_reg[10]_0\(6),
      O => \_rgb_pixel_reg[7]_11\(0)
    );
\_rgb_pixel[11]_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff3_reg[20]\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff3_reg[20]\(19),
      O => \_rgb_pixel[11]_i_44__0_n_0\
    );
\_rgb_pixel[11]_i_44__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff3_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff3_reg[20]_0\(19),
      O => \_rgb_pixel[11]_i_44__1_n_0\
    );
\_rgb_pixel[11]_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff3_reg[20]\(8),
      O => \_rgb_pixel[11]_i_46__0_n_0\
    );
\_rgb_pixel[11]_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff3_reg[20]_0\(8),
      O => \_rgb_pixel[11]_i_46__1_n_0\
    );
\_rgb_pixel[11]_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff3_reg[20]\(7),
      O => \_rgb_pixel[11]_i_47__0_n_0\
    );
\_rgb_pixel[11]_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff3_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_47__1_n_0\
    );
\_rgb_pixel[11]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff1_reg[20]_2\(7),
      I2 => \^q\(6),
      I3 => \obj_buff1_reg[20]_2\(6),
      O => \_rgb_pixel[11]_i_48_n_0\
    );
\_rgb_pixel[11]_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff3_reg[20]\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_48__0_n_0\
    );
\_rgb_pixel[11]_i_48__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff3_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_48__1_n_0\
    );
\_rgb_pixel[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff1_reg[20]_2\(5),
      I2 => \^q\(4),
      I3 => \obj_buff1_reg[20]_2\(4),
      O => \_rgb_pixel[11]_i_49_n_0\
    );
\_rgb_pixel[11]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff1_reg[20]_2\(3),
      I2 => \^q\(2),
      I3 => \obj_buff1_reg[20]_2\(2),
      O => \_rgb_pixel[11]_i_50_n_0\
    );
\_rgb_pixel[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff1_reg[20]_2\(1),
      I2 => \^q\(0),
      I3 => \obj_buff1_reg[20]_2\(0),
      O => \_rgb_pixel[11]_i_51_n_0\
    );
\_rgb_pixel[11]_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff6_reg[20]\(8),
      I2 => \obj_buff6_reg[20]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_52__0_n_0\
    );
\_rgb_pixel[11]_i_52__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff6_reg[20]_0\(8),
      I2 => \obj_buff6_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_52__1_n_0\
    );
\_rgb_pixel[11]_i_53__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_53__0_n_0\
    );
\_rgb_pixel[11]_i_53__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_53__1_n_0\
    );
\_rgb_pixel[11]_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff6_reg[20]\(8),
      I2 => \^q\(9),
      I3 => \obj_buff6_reg[20]\(9),
      O => \_rgb_pixel[11]_i_54__0_n_0\
    );
\_rgb_pixel[11]_i_54__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff6_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff6_reg[20]_0\(9),
      O => \_rgb_pixel[11]_i_54__1_n_0\
    );
\_rgb_pixel[11]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff1_reg[20]_2\(17),
      I2 => \^hc_reg[10]_0\(6),
      I3 => \obj_buff1_reg[20]_2\(16),
      O => \_rgb_pixel[11]_i_56_n_0\
    );
\_rgb_pixel[11]_i_56__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff6_reg[20]\(19),
      O => \_rgb_pixel_reg[7]_3\(2)
    );
\_rgb_pixel[11]_i_56__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff6_reg[20]_0\(19),
      O => \_rgb_pixel_reg[7]_7\(2)
    );
\_rgb_pixel[11]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff1_reg[20]_2\(15),
      I2 => \^hc_reg[10]_0\(4),
      I3 => \obj_buff1_reg[20]_2\(14),
      O => \_rgb_pixel[11]_i_57_n_0\
    );
\_rgb_pixel[11]_i_57__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff6_reg[20]\(18),
      O => \_rgb_pixel_reg[7]_3\(1)
    );
\_rgb_pixel[11]_i_57__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff6_reg[20]_0\(18),
      O => \_rgb_pixel_reg[7]_7\(1)
    );
\_rgb_pixel[11]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff1_reg[20]_2\(13),
      I2 => \^hc_reg[10]_0\(2),
      I3 => \obj_buff1_reg[20]_2\(12),
      O => \_rgb_pixel[11]_i_58_n_0\
    );
\_rgb_pixel[11]_i_58__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff6_reg[20]\(17),
      O => \_rgb_pixel_reg[7]_3\(0)
    );
\_rgb_pixel[11]_i_58__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff6_reg[20]_0\(17),
      O => \_rgb_pixel_reg[7]_7\(0)
    );
\_rgb_pixel[11]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff1_reg[20]_2\(11),
      I2 => \^hc_reg[10]_0\(0),
      I3 => \obj_buff1_reg[20]_2\(10),
      O => \_rgb_pixel[11]_i_59_n_0\
    );
\_rgb_pixel[11]_i_59__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff6_reg[20]\(20),
      O => \_rgb_pixel_reg[7]_4\(0)
    );
\_rgb_pixel[11]_i_59__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff6_reg[20]_0\(20),
      O => \_rgb_pixel_reg[7]_8\(0)
    );
\_rgb_pixel[11]_i_64__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff6_reg[20]\(20),
      O => \_rgb_pixel[11]_i_64__0_n_0\
    );
\_rgb_pixel[11]_i_64__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff6_reg[20]_0\(20),
      O => \_rgb_pixel[11]_i_64__1_n_0\
    );
\_rgb_pixel[11]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff6_reg[20]\(18),
      I2 => \obj_buff6_reg[20]\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_65_n_0\
    );
\_rgb_pixel[11]_i_65__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff6_reg[20]_0\(18),
      I2 => \obj_buff6_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_65__0_n_0\
    );
\_rgb_pixel[11]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff6_reg[20]\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff6_reg[20]\(19),
      O => \_rgb_pixel[11]_i_67_n_0\
    );
\_rgb_pixel[11]_i_67__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff6_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff6_reg[20]_0\(19),
      O => \_rgb_pixel[11]_i_67__0_n_0\
    );
\_rgb_pixel[11]_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff1_reg[20]_2\(1),
      O => \_rgb_pixel_reg[11]_3\(1)
    );
\_rgb_pixel[11]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff1_reg[20]_2\(0),
      O => \_rgb_pixel_reg[11]_3\(0)
    );
\_rgb_pixel[11]_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff6_reg[20]\(8),
      O => \_rgb_pixel[11]_i_69__0_n_0\
    );
\_rgb_pixel[11]_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff6_reg[20]_0\(8),
      O => \_rgb_pixel[11]_i_69__1_n_0\
    );
\_rgb_pixel[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \obj_buff1_reg[20]_2\(9),
      O => \_rgb_pixel[11]_i_7_n_0\
    );
\_rgb_pixel[11]_i_70__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff6_reg[20]\(7),
      O => \_rgb_pixel[11]_i_70__0_n_0\
    );
\_rgb_pixel[11]_i_70__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff6_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_70__1_n_0\
    );
\_rgb_pixel[11]_i_71__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff6_reg[20]\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_71__0_n_0\
    );
\_rgb_pixel[11]_i_71__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff6_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_71__1_n_0\
    );
\_rgb_pixel[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff1_reg[20]_2\(11),
      O => \_rgb_pixel_reg[7]_1\(1)
    );
\_rgb_pixel[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff1_reg[20]_2\(10),
      O => \_rgb_pixel_reg[7]_1\(0)
    );
\_rgb_pixel[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff4_reg[20]\(8),
      I2 => \obj_buff4_reg[20]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_75_n_0\
    );
\_rgb_pixel[11]_i_75__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff4_reg[20]_0\(8),
      I2 => \obj_buff4_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_75__0_n_0\
    );
\_rgb_pixel[11]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_76_n_0\
    );
\_rgb_pixel[11]_i_76__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_76__0_n_0\
    );
\_rgb_pixel[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff4_reg[20]\(8),
      I2 => \^q\(9),
      I3 => \obj_buff4_reg[20]\(9),
      O => \_rgb_pixel[11]_i_77_n_0\
    );
\_rgb_pixel[11]_i_77__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff4_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff4_reg[20]_0\(9),
      O => \_rgb_pixel[11]_i_77__0_n_0\
    );
\_rgb_pixel[11]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff4_reg[20]\(19),
      O => \_rgb_pixel_reg[5]_2\(2)
    );
\_rgb_pixel[11]_i_79__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff4_reg[20]_0\(19),
      O => \_rgb_pixel_reg[5]_9\(2)
    );
\_rgb_pixel[11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]\(0),
      I1 => \^_rgb_pixel_reg[0]_0\(0),
      I2 => \obj_buff5_reg[14]\(0),
      I3 => \^_rgb_pixel_reg[0]_1\(0),
      I4 => \vc_reg[10]_0\,
      O => \_rgb_pixel_reg[11]\
    );
\_rgb_pixel[11]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^_rgb_pixel_reg[0]_3\(0),
      I2 => \hc_reg[9]_0\(0),
      I3 => \^_rgb_pixel_reg[0]_4\(0),
      I4 => \vc_reg[10]_1\,
      O => \_rgb_pixel_reg[11]_2\
    );
\_rgb_pixel[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff1_reg[20]_2\(8),
      O => \_rgb_pixel[11]_i_8_n_0\
    );
\_rgb_pixel[11]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff4_reg[20]\(18),
      O => \_rgb_pixel_reg[5]_2\(1)
    );
\_rgb_pixel[11]_i_80__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff4_reg[20]_0\(18),
      O => \_rgb_pixel_reg[5]_9\(1)
    );
\_rgb_pixel[11]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff4_reg[20]\(17),
      O => \_rgb_pixel_reg[5]_2\(0)
    );
\_rgb_pixel[11]_i_81__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff4_reg[20]_0\(17),
      O => \_rgb_pixel_reg[5]_9\(0)
    );
\_rgb_pixel[11]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff4_reg[20]\(20),
      O => \_rgb_pixel_reg[5]_3\(0)
    );
\_rgb_pixel[11]_i_82__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff4_reg[20]_0\(20),
      O => \_rgb_pixel_reg[5]_10\(0)
    );
\_rgb_pixel[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff4_reg[20]\(20),
      O => \_rgb_pixel[11]_i_87_n_0\
    );
\_rgb_pixel[11]_i_87__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff4_reg[20]_0\(20),
      O => \_rgb_pixel[11]_i_87__0_n_0\
    );
\_rgb_pixel[11]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff4_reg[20]\(18),
      I2 => \obj_buff4_reg[20]\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_88_n_0\
    );
\_rgb_pixel[11]_i_88__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff4_reg[20]_0\(18),
      I2 => \obj_buff4_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[11]_i_88__0_n_0\
    );
\_rgb_pixel[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff1_reg[20]_2\(7),
      O => \_rgb_pixel[11]_i_9_n_0\
    );
\_rgb_pixel[11]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff4_reg[20]\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff4_reg[20]\(19),
      O => \_rgb_pixel[11]_i_90_n_0\
    );
\_rgb_pixel[11]_i_90__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff4_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff4_reg[20]_0\(19),
      O => \_rgb_pixel[11]_i_90__0_n_0\
    );
\_rgb_pixel[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff4_reg[20]\(8),
      O => \_rgb_pixel[11]_i_92_n_0\
    );
\_rgb_pixel[11]_i_92__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff4_reg[20]_0\(8),
      O => \_rgb_pixel[11]_i_92__0_n_0\
    );
\_rgb_pixel[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff4_reg[20]\(7),
      O => \_rgb_pixel[11]_i_93_n_0\
    );
\_rgb_pixel[11]_i_93__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff4_reg[20]_0\(7),
      O => \_rgb_pixel[11]_i_93__0_n_0\
    );
\_rgb_pixel[11]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff4_reg[20]\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_94_n_0\
    );
\_rgb_pixel[11]_i_94__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff4_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[11]_i_94__0_n_0\
    );
\_rgb_pixel[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff7_reg[20]\(8),
      I2 => \obj_buff7_reg[20]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_98_n_0\
    );
\_rgb_pixel[11]_i_98__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff7_reg[20]_0\(8),
      I2 => \obj_buff7_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[11]_i_98__0_n_0\
    );
\_rgb_pixel[11]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_99_n_0\
    );
\_rgb_pixel[11]_i_99__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[11]_i_99__0_n_0\
    );
\_rgb_pixel[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff2_reg[20]\(8),
      I2 => \^q\(9),
      I3 => \obj_buff2_reg[20]\(9),
      O => \_rgb_pixel[5]_i_10_n_0\
    );
\_rgb_pixel[5]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff2_reg[20]_0\(8),
      I2 => \^q\(9),
      I3 => \obj_buff2_reg[20]_0\(9),
      O => \_rgb_pixel[5]_i_10__0_n_0\
    );
\_rgb_pixel[5]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff2_reg[20]\(19),
      O => \_rgb_pixel_reg[5]_5\(2)
    );
\_rgb_pixel[5]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \obj_buff2_reg[20]_0\(19),
      O => \_rgb_pixel_reg[5]_12\(2)
    );
\_rgb_pixel[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff2_reg[20]\(18),
      O => \_rgb_pixel_reg[5]_5\(1)
    );
\_rgb_pixel[5]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff2_reg[20]_0\(18),
      O => \_rgb_pixel_reg[5]_12\(1)
    );
\_rgb_pixel[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff2_reg[20]\(17),
      O => \_rgb_pixel_reg[5]_5\(0)
    );
\_rgb_pixel[5]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \obj_buff2_reg[20]_0\(17),
      O => \_rgb_pixel_reg[5]_12\(0)
    );
\_rgb_pixel[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff2_reg[20]\(20),
      O => \_rgb_pixel_reg[5]_6\(0)
    );
\_rgb_pixel[5]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff2_reg[20]_0\(20),
      O => \_rgb_pixel_reg[5]_13\(0)
    );
\_rgb_pixel[5]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff2_reg[20]\(20),
      O => \_rgb_pixel[5]_i_20_n_0\
    );
\_rgb_pixel[5]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \obj_buff2_reg[20]_0\(20),
      O => \_rgb_pixel[5]_i_20__0_n_0\
    );
\_rgb_pixel[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff2_reg[20]\(18),
      I2 => \obj_buff2_reg[20]\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[5]_i_21_n_0\
    );
\_rgb_pixel[5]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff2_reg[20]_0\(18),
      I2 => \obj_buff2_reg[20]_0\(19),
      I3 => \^hc_reg[10]_0\(9),
      O => \_rgb_pixel[5]_i_21__0_n_0\
    );
\_rgb_pixel[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff2_reg[20]\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff2_reg[20]\(19),
      O => \_rgb_pixel[5]_i_23_n_0\
    );
\_rgb_pixel[5]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \obj_buff2_reg[20]_0\(18),
      I2 => \^hc_reg[10]_0\(9),
      I3 => \obj_buff2_reg[20]_0\(19),
      O => \_rgb_pixel[5]_i_23__0_n_0\
    );
\_rgb_pixel[5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff2_reg[20]\(8),
      O => \_rgb_pixel[5]_i_25_n_0\
    );
\_rgb_pixel[5]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff2_reg[20]_0\(8),
      O => \_rgb_pixel[5]_i_25__0_n_0\
    );
\_rgb_pixel[5]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff2_reg[20]\(7),
      O => \_rgb_pixel[5]_i_26_n_0\
    );
\_rgb_pixel[5]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \obj_buff2_reg[20]_0\(7),
      O => \_rgb_pixel[5]_i_26__0_n_0\
    );
\_rgb_pixel[5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff2_reg[20]\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[5]_i_27_n_0\
    );
\_rgb_pixel[5]_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \obj_buff2_reg[20]_0\(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \_rgb_pixel[5]_i_27__0_n_0\
    );
\_rgb_pixel[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff2_reg[20]\(6),
      I2 => \obj_buff2_reg[20]\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[5]_i_30_n_0\
    );
\_rgb_pixel[5]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff2_reg[20]_0\(6),
      I2 => \obj_buff2_reg[20]_0\(7),
      I3 => \^q\(7),
      O => \_rgb_pixel[5]_i_30__0_n_0\
    );
\_rgb_pixel[5]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff2_reg[20]\(4),
      I2 => \obj_buff2_reg[20]\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[5]_i_31_n_0\
    );
\_rgb_pixel[5]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff2_reg[20]_0\(4),
      I2 => \obj_buff2_reg[20]_0\(5),
      I3 => \^q\(5),
      O => \_rgb_pixel[5]_i_31__0_n_0\
    );
\_rgb_pixel[5]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff2_reg[20]\(2),
      I2 => \obj_buff2_reg[20]\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[5]_i_32_n_0\
    );
\_rgb_pixel[5]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff2_reg[20]_0\(2),
      I2 => \obj_buff2_reg[20]_0\(3),
      I3 => \^q\(3),
      O => \_rgb_pixel[5]_i_32__0_n_0\
    );
\_rgb_pixel[5]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff2_reg[20]\(0),
      I2 => \obj_buff2_reg[20]\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[5]_i_33_n_0\
    );
\_rgb_pixel[5]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff2_reg[20]_0\(0),
      I2 => \obj_buff2_reg[20]_0\(1),
      I3 => \^q\(1),
      O => \_rgb_pixel[5]_i_33__0_n_0\
    );
\_rgb_pixel[5]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff2_reg[20]\(6),
      I2 => \^q\(7),
      I3 => \obj_buff2_reg[20]\(7),
      O => \_rgb_pixel[5]_i_34_n_0\
    );
\_rgb_pixel[5]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff2_reg[20]_0\(6),
      I2 => \^q\(7),
      I3 => \obj_buff2_reg[20]_0\(7),
      O => \_rgb_pixel[5]_i_34__0_n_0\
    );
\_rgb_pixel[5]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff2_reg[20]\(4),
      I2 => \^q\(5),
      I3 => \obj_buff2_reg[20]\(5),
      O => \_rgb_pixel[5]_i_35_n_0\
    );
\_rgb_pixel[5]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \obj_buff2_reg[20]_0\(4),
      I2 => \^q\(5),
      I3 => \obj_buff2_reg[20]_0\(5),
      O => \_rgb_pixel[5]_i_35__0_n_0\
    );
\_rgb_pixel[5]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff2_reg[20]\(2),
      I2 => \^q\(3),
      I3 => \obj_buff2_reg[20]\(3),
      O => \_rgb_pixel[5]_i_36_n_0\
    );
\_rgb_pixel[5]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff2_reg[20]_0\(2),
      I2 => \^q\(3),
      I3 => \obj_buff2_reg[20]_0\(3),
      O => \_rgb_pixel[5]_i_36__0_n_0\
    );
\_rgb_pixel[5]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff2_reg[20]\(0),
      I2 => \^q\(1),
      I3 => \obj_buff2_reg[20]\(1),
      O => \_rgb_pixel[5]_i_37_n_0\
    );
\_rgb_pixel[5]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff2_reg[20]_0\(0),
      I2 => \^q\(1),
      I3 => \obj_buff2_reg[20]_0\(1),
      O => \_rgb_pixel[5]_i_37__0_n_0\
    );
\_rgb_pixel[5]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff2_reg[20]\(16),
      O => \_rgb_pixel_reg[5]_4\(1)
    );
\_rgb_pixel[5]_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff2_reg[20]_0\(16),
      O => \_rgb_pixel_reg[5]_11\(3)
    );
\_rgb_pixel[5]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff2_reg[20]\(15),
      O => \_rgb_pixel_reg[5]_4\(0)
    );
\_rgb_pixel[5]_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(5),
      I1 => \obj_buff2_reg[20]_0\(15),
      O => \_rgb_pixel_reg[5]_11\(2)
    );
\_rgb_pixel[5]_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff2_reg[20]_0\(14),
      O => \_rgb_pixel_reg[5]_11\(1)
    );
\_rgb_pixel[5]_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff2_reg[20]_0\(13),
      O => \_rgb_pixel_reg[5]_11\(0)
    );
\_rgb_pixel[5]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff2_reg[20]\(16),
      I2 => \obj_buff2_reg[20]\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[5]_i_46_n_0\
    );
\_rgb_pixel[5]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff2_reg[20]\(14),
      I2 => \obj_buff2_reg[20]\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[5]_i_47_n_0\
    );
\_rgb_pixel[5]_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff2_reg[20]_0\(16),
      I2 => \obj_buff2_reg[20]_0\(17),
      I3 => \^hc_reg[10]_0\(7),
      O => \_rgb_pixel[5]_i_47__0_n_0\
    );
\_rgb_pixel[5]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff2_reg[20]\(12),
      I2 => \obj_buff2_reg[20]\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[5]_i_48_n_0\
    );
\_rgb_pixel[5]_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff2_reg[20]_0\(14),
      I2 => \obj_buff2_reg[20]_0\(15),
      I3 => \^hc_reg[10]_0\(5),
      O => \_rgb_pixel[5]_i_48__0_n_0\
    );
\_rgb_pixel[5]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff2_reg[20]\(10),
      I2 => \obj_buff2_reg[20]\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[5]_i_49_n_0\
    );
\_rgb_pixel[5]_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff2_reg[20]_0\(12),
      I2 => \obj_buff2_reg[20]_0\(13),
      I3 => \^hc_reg[10]_0\(3),
      O => \_rgb_pixel[5]_i_49__0_n_0\
    );
\_rgb_pixel[5]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff2_reg[20]_0\(10),
      I2 => \obj_buff2_reg[20]_0\(11),
      I3 => \^hc_reg[10]_0\(1),
      O => \_rgb_pixel[5]_i_50_n_0\
    );
\_rgb_pixel[5]_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff2_reg[20]\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff2_reg[20]\(17),
      O => \_rgb_pixel[5]_i_50__0_n_0\
    );
\_rgb_pixel[5]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff2_reg[20]\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff2_reg[20]\(15),
      O => \_rgb_pixel[5]_i_51_n_0\
    );
\_rgb_pixel[5]_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(6),
      I1 => \obj_buff2_reg[20]_0\(16),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \obj_buff2_reg[20]_0\(17),
      O => \_rgb_pixel[5]_i_51__0_n_0\
    );
\_rgb_pixel[5]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff2_reg[20]\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff2_reg[20]\(13),
      O => \_rgb_pixel[5]_i_52_n_0\
    );
\_rgb_pixel[5]_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \obj_buff2_reg[20]_0\(14),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \obj_buff2_reg[20]_0\(15),
      O => \_rgb_pixel[5]_i_52__0_n_0\
    );
\_rgb_pixel[5]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff2_reg[20]\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff2_reg[20]\(11),
      O => \_rgb_pixel[5]_i_53_n_0\
    );
\_rgb_pixel[5]_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff2_reg[20]_0\(12),
      I2 => \^hc_reg[10]_0\(3),
      I3 => \obj_buff2_reg[20]_0\(13),
      O => \_rgb_pixel[5]_i_53__0_n_0\
    );
\_rgb_pixel[5]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff2_reg[20]_0\(10),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \obj_buff2_reg[20]_0\(11),
      O => \_rgb_pixel[5]_i_54_n_0\
    );
\_rgb_pixel[5]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff2_reg[20]\(6),
      O => \_rgb_pixel_reg[5]_7\(1)
    );
\_rgb_pixel[5]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff2_reg[20]\(5),
      O => \_rgb_pixel_reg[5]_7\(0)
    );
\_rgb_pixel[5]_i_56__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \obj_buff2_reg[20]_0\(6),
      O => \_rgb_pixel_reg[5]_14\(1)
    );
\_rgb_pixel[5]_i_57__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \obj_buff2_reg[20]_0\(5),
      O => \_rgb_pixel_reg[5]_14\(0)
    );
\_rgb_pixel[5]_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \obj_buff2_reg[20]\(13),
      O => \_rgb_pixel[5]_i_62__0_n_0\
    );
\_rgb_pixel[5]_i_63__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(2),
      I1 => \obj_buff2_reg[20]\(12),
      O => \_rgb_pixel[5]_i_63__0_n_0\
    );
\_rgb_pixel[5]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff2_reg[20]\(11),
      O => \_rgb_pixel[5]_i_64_n_0\
    );
\_rgb_pixel[5]_i_65__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff2_reg[20]\(10),
      O => \_rgb_pixel[5]_i_65__0_n_0\
    );
\_rgb_pixel[5]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff2_reg[20]\(3),
      O => \_rgb_pixel[5]_i_66_n_0\
    );
\_rgb_pixel[5]_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \obj_buff2_reg[20]_0\(11),
      O => \_rgb_pixel_reg[5]_0\(1)
    );
\_rgb_pixel[5]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff2_reg[20]\(2),
      O => \_rgb_pixel[5]_i_67_n_0\
    );
\_rgb_pixel[5]_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      I1 => \obj_buff2_reg[20]_0\(10),
      O => \_rgb_pixel_reg[5]_0\(0)
    );
\_rgb_pixel[5]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff2_reg[20]\(1),
      O => \_rgb_pixel[5]_i_68_n_0\
    );
\_rgb_pixel[5]_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \obj_buff2_reg[20]_0\(3),
      O => \_rgb_pixel[5]_i_68__0_n_0\
    );
\_rgb_pixel[5]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff2_reg[20]\(0),
      O => \_rgb_pixel[5]_i_69_n_0\
    );
\_rgb_pixel[5]_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \obj_buff2_reg[20]_0\(2),
      O => \_rgb_pixel[5]_i_69__0_n_0\
    );
\_rgb_pixel[5]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \obj_buff2_reg[20]_0\(1),
      O => \_rgb_pixel[5]_i_70_n_0\
    );
\_rgb_pixel[5]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \obj_buff2_reg[20]_0\(0),
      O => \_rgb_pixel[5]_i_71_n_0\
    );
\_rgb_pixel[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff2_reg[20]\(8),
      I2 => \obj_buff2_reg[20]\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[5]_i_8_n_0\
    );
\_rgb_pixel[5]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => \obj_buff2_reg[20]_0\(8),
      I2 => \obj_buff2_reg[20]_0\(9),
      I3 => \^q\(9),
      O => \_rgb_pixel[5]_i_8__0_n_0\
    );
\_rgb_pixel[5]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[5]_i_9_n_0\
    );
\_rgb_pixel[5]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \_rgb_pixel[5]_i_9__0_n_0\
    );
\_rgb_pixel[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \_rgb_pixel_reg[11]_i_2_n_1\,
      I2 => \hc_reg[9]_1\(0),
      I3 => \player_frog/nxt_pixel3\,
      I4 => \player_frog/nxt_pixel41_in\,
      O => \_rgb_pixel_reg[11]_19\(0)
    );
\_rgb_pixel_reg[10]_i_102\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_102_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_102_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_102_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_102_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_188_n_0\,
      DI(2) => \_rgb_pixel[10]_i_189_n_0\,
      DI(1) => \_rgb_pixel[10]_i_190_n_0\,
      DI(0) => \_rgb_pixel[10]_i_191_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_102_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_192__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_193__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_194__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_195_n_0\
    );
\_rgb_pixel_reg[10]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_103_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_103_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_103_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_103_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_191__0_n_0\,
      DI(2) => \_rgb_pixel[10]_i_192_n_0\,
      DI(1) => \_rgb_pixel[10]_i_193_n_0\,
      DI(0) => \_rgb_pixel[10]_i_194_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_103_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_195__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_196_n_0\,
      S(1) => \_rgb_pixel[10]_i_197_n_0\,
      S(0) => \_rgb_pixel[10]_i_198_n_0\
    );
\_rgb_pixel_reg[10]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_114_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_114_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_114_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_114_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_204_n_0\,
      DI(2) => \_rgb_pixel[10]_i_205_n_0\,
      DI(1) => \_rgb_pixel[10]_i_206_n_0\,
      DI(0) => \_rgb_pixel[10]_i_207_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_114_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_208__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_209__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_210__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_211__0_n_0\
    );
\_rgb_pixel_reg[10]_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_115_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_115_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_115_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_115_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_208_n_0\,
      DI(2) => \_rgb_pixel[10]_i_209_n_0\,
      DI(1) => \_rgb_pixel[10]_i_210_n_0\,
      DI(0) => \_rgb_pixel[10]_i_211_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_115_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_212_n_0\,
      S(2) => \_rgb_pixel[10]_i_213_n_0\,
      S(1) => \_rgb_pixel[10]_i_214_n_0\,
      S(0) => \_rgb_pixel[10]_i_215__0_n_0\
    );
\_rgb_pixel_reg[10]_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_125_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_125_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_125_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_125_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_220_n_0\,
      DI(2) => \_rgb_pixel[10]_i_221_n_0\,
      DI(1) => \_rgb_pixel[10]_i_222_n_0\,
      DI(0) => \_rgb_pixel[10]_i_223_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_125_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_224__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_225__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_226__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_227__0_n_0\
    );
\_rgb_pixel_reg[10]_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_126_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_126_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_126_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_126_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_224_n_0\,
      DI(2) => \_rgb_pixel[10]_i_225_n_0\,
      DI(1) => \_rgb_pixel[10]_i_226_n_0\,
      DI(0) => \_rgb_pixel[10]_i_227_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_126_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_228_n_0\,
      S(2) => \_rgb_pixel[10]_i_229_n_0\,
      S(1) => \_rgb_pixel[10]_i_230_n_0\,
      S(0) => \_rgb_pixel[10]_i_231__0_n_0\
    );
\_rgb_pixel_reg[10]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_137_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_137_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_137_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_137_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_236_n_0\,
      DI(2) => \_rgb_pixel[10]_i_237_n_0\,
      DI(1) => \_rgb_pixel[10]_i_238_n_0\,
      DI(0) => \_rgb_pixel[10]_i_239_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_137_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_240__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_241__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_242__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_243__0_n_0\
    );
\_rgb_pixel_reg[10]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_138_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_138_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_138_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_138_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_241_n_0\,
      DI(2) => \_rgb_pixel[10]_i_242_n_0\,
      DI(1) => \_rgb_pixel[10]_i_243_n_0\,
      DI(0) => \_rgb_pixel[10]_i_244_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_138_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_245_n_0\,
      S(2) => \_rgb_pixel[10]_i_246_n_0\,
      S(1) => \_rgb_pixel[10]_i_247__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_248_n_0\
    );
\_rgb_pixel_reg[10]_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_16\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_164_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_164_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_164_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_164_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_252__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_253_n_0\,
      S(1) => \_rgb_pixel[10]_i_254__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_255_n_0\
    );
\_rgb_pixel_reg[10]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_18_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_18_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_18_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_18_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_55_n_0\,
      DI(2) => \_rgb_pixel[10]_i_56_n_0\,
      DI(1) => \_rgb_pixel[10]_i_57_n_0\,
      DI(0) => \_rgb_pixel[10]_i_58_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_59_n_0\,
      S(2) => \_rgb_pixel[10]_i_60_n_0\,
      S(1) => \_rgb_pixel[10]_i_61_n_0\,
      S(0) => \_rgb_pixel[10]_i_62_n_0\
    );
\_rgb_pixel_reg[10]_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_18\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_180_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_180_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_180_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_180_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_256__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_257__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_258_n_0\,
      S(0) => \_rgb_pixel[10]_i_259__0_n_0\
    );
\_rgb_pixel_reg[10]_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_24\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_183_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_183_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_183_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_183_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_262__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_263__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_264__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_265__0_n_0\
    );
\_rgb_pixel_reg[10]_i_18__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_18__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_18__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_18__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_18__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_55__0_n_0\,
      DI(2) => \_rgb_pixel[10]_i_56__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_57__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_58__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_18__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_59__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_60__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_61__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_62__0_n_0\
    );
\_rgb_pixel_reg[10]_i_196\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_15\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_196_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_196_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_196_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_196_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_260_n_0\,
      S(2) => \_rgb_pixel[10]_i_261_n_0\,
      S(1) => \_rgb_pixel[10]_i_262_n_0\,
      S(0) => \_rgb_pixel[10]_i_263_n_0\
    );
\_rgb_pixel_reg[10]_i_212\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_2\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_212_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_212_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_212_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_212_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_264_n_0\,
      S(2) => \_rgb_pixel[10]_i_265_n_0\,
      S(1) => \_rgb_pixel[10]_i_266__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_267_n_0\
    );
\_rgb_pixel_reg[10]_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[8]_6\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_216_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_216_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_216_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_216_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_271__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_272__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_273__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_274__0_n_0\
    );
\_rgb_pixel_reg[10]_i_228\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_16\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_228_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_228_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_228_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_228_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_268__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_269_n_0\,
      S(1) => \_rgb_pixel[10]_i_270_n_0\,
      S(0) => \_rgb_pixel[10]_i_271_n_0\
    );
\_rgb_pixel_reg[10]_i_244\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[2]_2\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_244_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_244_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_244_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_244_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_272_n_0\,
      S(2) => \_rgb_pixel[10]_i_273_n_0\,
      S(1) => \_rgb_pixel[10]_i_274_n_0\,
      S(0) => \_rgb_pixel[10]_i_275__0_n_0\
    );
\_rgb_pixel_reg[10]_i_249\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[2]_6\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_249_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_249_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_249_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_249_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_280_n_0\,
      S(2) => \_rgb_pixel[10]_i_281_n_0\,
      S(1) => \_rgb_pixel[10]_i_282_n_0\,
      S(0) => \_rgb_pixel[10]_i_283_n_0\
    );
\_rgb_pixel_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff1_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[10]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[1]_19\(0),
      CO(1) => \_rgb_pixel_reg[10]_i_3_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[10]_i_13_n_0\,
      DI(0) => \_rgb_pixel[10]_i_14_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[10]_i_15_n_0\,
      S(1 downto 0) => \obj_buff1_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_31_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_31_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_31_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_31_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_71_n_0\,
      DI(2) => \_rgb_pixel[10]_i_72_n_0\,
      DI(1) => \_rgb_pixel[10]_i_73_n_0\,
      DI(0) => \_rgb_pixel[10]_i_74_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_75__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_76_n_0\,
      S(1) => \_rgb_pixel[10]_i_77_n_0\,
      S(0) => \_rgb_pixel[10]_i_78_n_0\
    );
\_rgb_pixel_reg[10]_i_31__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_31__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_31__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_31__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_31__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_72__0_n_0\,
      DI(2) => \_rgb_pixel[10]_i_73__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_74__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_75_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_31__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_76__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_77__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_78__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_79_n_0\
    );
\_rgb_pixel_reg[10]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_79_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_17\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[10]_i_80_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_81_n_0\,
      S(0) => \_rgb_pixel[10]_i_82__0_n_0\
    );
\_rgb_pixel_reg[10]_i_35__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_80_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_35__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_23\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_35__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[10]_i_81__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_35__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_82_n_0\,
      S(0) => \_rgb_pixel[10]_i_83_n_0\
    );
\_rgb_pixel_reg[10]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_91_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_37_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_20\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_92_n_0\,
      DI(0) => \_rgb_pixel[10]_i_93_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff8_reg[20]_1\(0),
      S(0) => \_rgb_pixel[10]_i_95__0_n_0\
    );
\_rgb_pixel_reg[10]_i_37__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_92_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_37__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[0]_26\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_37__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_93__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_94__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_37__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff8_reg[20]_2\(0),
      S(0) => \_rgb_pixel[10]_i_96_n_0\
    );
\_rgb_pixel_reg[10]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff8_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[10]_i_38_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[0]_19\(0),
      CO(1) => \_rgb_pixel_reg[10]_i_38_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[10]_i_97_n_0\,
      DI(0) => \_rgb_pixel[10]_i_98_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[10]_i_99_n_0\,
      S(1 downto 0) => \obj_buff8_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_38__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff8_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[10]_i_38__0_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[0]_25\(0),
      CO(1) => \_rgb_pixel_reg[10]_i_38__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_38__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[10]_i_98__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_99__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_38__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[10]_i_100_n_0\,
      S(1 downto 0) => \obj_buff8_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_102_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_39_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_1\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[10]_i_103_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_104_n_0\,
      S(0) => \_rgb_pixel[10]_i_105__0_n_0\
    );
\_rgb_pixel_reg[10]_i_39__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_103_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_39__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_5\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_39__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[10]_i_104__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_39__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_105_n_0\,
      S(0) => \_rgb_pixel[10]_i_106_n_0\
    );
\_rgb_pixel_reg[10]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff1_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[10]_i_3__0_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[1]_28\(0),
      CO(1) => \_rgb_pixel_reg[10]_i_3__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[10]_i_13__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_14__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[10]_i_15__0_n_0\,
      S(1 downto 0) => \obj_buff1_reg[8]_1\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_18_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[1]_20\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_19_n_0\,
      DI(0) => \_rgb_pixel[10]_i_20_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff1_reg[20]_3\(0),
      S(0) => \_rgb_pixel[10]_i_22_n_0\
    );
\_rgb_pixel_reg[10]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_114_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_41_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_4\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_115_n_0\,
      DI(0) => \_rgb_pixel[10]_i_116_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff10_reg[20]_1\(0),
      S(0) => \_rgb_pixel[10]_i_118__0_n_0\
    );
\_rgb_pixel_reg[10]_i_41__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_115_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_41__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[8]_8\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_41__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_116__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_117__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_41__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff10_reg[20]_2\(0),
      S(0) => \_rgb_pixel[10]_i_119_n_0\
    );
\_rgb_pixel_reg[10]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff10_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[10]_i_42_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[8]_3\(0),
      CO(1) => \_rgb_pixel_reg[10]_i_42_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[10]_i_120_n_0\,
      DI(0) => \_rgb_pixel[10]_i_121_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[10]_i_122_n_0\,
      S(1 downto 0) => \obj_buff10_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_42__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff10_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[10]_i_42__0_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[8]_7\(0),
      CO(1) => \_rgb_pixel_reg[10]_i_42__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_42__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[10]_i_121__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_122__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_42__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[10]_i_123_n_0\,
      S(1 downto 0) => \obj_buff10_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_125_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_43_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[2]_1\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[10]_i_126_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_127_n_0\,
      S(0) => \_rgb_pixel[10]_i_128__0_n_0\
    );
\_rgb_pixel_reg[10]_i_43__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_126_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_43__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[2]_5\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_43__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[10]_i_127__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_43__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_128_n_0\,
      S(0) => \_rgb_pixel[10]_i_129_n_0\
    );
\_rgb_pixel_reg[10]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_137_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_45_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[2]_4\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_138_n_0\,
      DI(0) => \_rgb_pixel[10]_i_139_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff9_reg[20]_1\(0),
      S(0) => \_rgb_pixel[10]_i_141__0_n_0\
    );
\_rgb_pixel_reg[10]_i_45__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_138_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_45__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[2]_8\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_45__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_139__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_140__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_45__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff9_reg[20]_2\(0),
      S(0) => \_rgb_pixel[10]_i_142_n_0\
    );
\_rgb_pixel_reg[10]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff9_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[10]_i_46_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[2]_3\(0),
      CO(1) => \_rgb_pixel_reg[10]_i_46_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[10]_i_143_n_0\,
      DI(0) => \_rgb_pixel[10]_i_144_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_46_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[10]_i_145_n_0\,
      S(1 downto 0) => \obj_buff9_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_46__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff9_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[10]_i_46__0_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[2]_7\(0),
      CO(1) => \_rgb_pixel_reg[10]_i_46__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_46__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[10]_i_144__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_145__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_46__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[10]_i_146_n_0\,
      S(1 downto 0) => \obj_buff9_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[1]_18\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_47_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_47_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_47_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_148_n_0\,
      S(2) => \_rgb_pixel[10]_i_149_n_0\,
      S(1) => \_rgb_pixel[10]_i_150_n_0\,
      S(0) => \_rgb_pixel[10]_i_151_n_0\
    );
\_rgb_pixel_reg[10]_i_47__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[1]_27\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_47__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_47__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_47__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_47__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_149__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_150__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_151__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_152__0_n_0\
    );
\_rgb_pixel_reg[10]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_18__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_4__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[1]_29\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[10]_i_19__0_n_0\,
      DI(0) => \_rgb_pixel[10]_i_20__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff1_reg[20]_4\(0),
      S(0) => \_rgb_pixel[10]_i_22__0_n_0\
    );
\_rgb_pixel_reg[10]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_31_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[1]_17\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[10]_i_32_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_33_n_0\,
      S(0) => \_rgb_pixel[10]_i_34_n_0\
    );
\_rgb_pixel_reg[10]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[1]_16\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_63_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_63_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_63_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_152_n_0\,
      S(2) => \_rgb_pixel[10]_i_153__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_154_n_0\,
      S(0) => \_rgb_pixel[10]_i_155__0_n_0\
    );
\_rgb_pixel_reg[10]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_31__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[10]_i_6__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[1]_26\(0),
      CO(0) => \_rgb_pixel_reg[10]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[10]_i_32__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[10]_i_33__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_34__0_n_0\
    );
\_rgb_pixel_reg[10]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_79_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_79_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_79_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_79_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_156_n_0\,
      DI(2) => \_rgb_pixel[10]_i_157_n_0\,
      DI(1) => \_rgb_pixel[10]_i_158_n_0\,
      DI(0) => \_rgb_pixel[10]_i_159_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_79_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_160__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_161__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_162_n_0\,
      S(0) => \_rgb_pixel[10]_i_163_n_0\
    );
\_rgb_pixel_reg[10]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_80_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_80_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_80_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_80_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_158__0_n_0\,
      DI(2) => \_rgb_pixel[10]_i_159__0_n_0\,
      DI(1) => \_rgb_pixel[10]_i_160_n_0\,
      DI(0) => \_rgb_pixel[10]_i_161_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_162__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_163__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_164_n_0\,
      S(0) => \_rgb_pixel[10]_i_165_n_0\
    );
\_rgb_pixel_reg[10]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_91_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_91_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_91_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_91_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_172_n_0\,
      DI(2) => \_rgb_pixel[10]_i_173_n_0\,
      DI(1) => \_rgb_pixel[10]_i_174_n_0\,
      DI(0) => \_rgb_pixel[10]_i_175_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_91_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_176__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_177__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_178__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_179_n_0\
    );
\_rgb_pixel_reg[10]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_92_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_92_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_92_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_92_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_175__0_n_0\,
      DI(2) => \_rgb_pixel[10]_i_176_n_0\,
      DI(1) => \_rgb_pixel[10]_i_177_n_0\,
      DI(0) => \_rgb_pixel[10]_i_178_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_92_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_179__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_180_n_0\,
      S(1) => \_rgb_pixel[10]_i_181_n_0\,
      S(0) => \_rgb_pixel[10]_i_182_n_0\
    );
\_rgb_pixel_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_40_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[1]_25\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_41__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_42__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff3_reg[20]_1\(0),
      S(0) => \_rgb_pixel[11]_i_44__0_n_0\
    );
\_rgb_pixel_reg[11]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_109_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_109_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_109_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_109_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_255_n_0\,
      DI(2) => \_rgb_pixel[11]_i_256_n_0\,
      DI(1) => \_rgb_pixel[11]_i_257_n_0\,
      DI(0) => \_rgb_pixel[11]_i_258_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_109_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_259__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_260__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_261__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_262__0_n_0\
    );
\_rgb_pixel_reg[11]_i_109__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_109__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_109__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_109__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_109__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_259_n_0\,
      DI(2) => \_rgb_pixel[11]_i_260_n_0\,
      DI(1) => \_rgb_pixel[11]_i_261_n_0\,
      DI(0) => \_rgb_pixel[11]_i_262_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_109__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_263_n_0\,
      S(2) => \_rgb_pixel[11]_i_264_n_0\,
      S(1) => \_rgb_pixel[11]_i_265_n_0\,
      S(0) => \_rgb_pixel[11]_i_266__0_n_0\
    );
\_rgb_pixel_reg[11]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_40__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_10__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[1]_33\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_41__1_n_0\,
      DI(0) => \_rgb_pixel[11]_i_42__1_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_10__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff3_reg[20]_2\(0),
      S(0) => \_rgb_pixel[11]_i_44__1_n_0\
    );
\_rgb_pixel_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff3_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[1]_24\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_11_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_46__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_47__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_48__0_n_0\,
      S(1 downto 0) => \obj_buff3_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_11__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff3_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_11__0_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[1]_32\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_11__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_11__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_46__1_n_0\,
      DI(0) => \_rgb_pixel[11]_i_47__1_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_11__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_48__1_n_0\,
      S(1 downto 0) => \obj_buff3_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_51_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[7]_13\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_52__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_53__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_54__0_n_0\
    );
\_rgb_pixel_reg[11]_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_126_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_126_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_126_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_126_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_279_n_0\,
      DI(2) => \_rgb_pixel[11]_i_280_n_0\,
      DI(1) => \_rgb_pixel[11]_i_281_n_0\,
      DI(0) => \_rgb_pixel[11]_i_282_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_126_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_283__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_284__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_285__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_286__0_n_0\
    );
\_rgb_pixel_reg[11]_i_126__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_126__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_126__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_126__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_126__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_283_n_0\,
      DI(2) => \_rgb_pixel[11]_i_284_n_0\,
      DI(1) => \_rgb_pixel[11]_i_285_n_0\,
      DI(0) => \_rgb_pixel[11]_i_286_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_126__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_287_n_0\,
      S(2) => \_rgb_pixel[11]_i_288_n_0\,
      S(1) => \_rgb_pixel[11]_i_289_n_0\,
      S(0) => \_rgb_pixel[11]_i_290__0_n_0\
    );
\_rgb_pixel_reg[11]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_51__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_12__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[7]_17\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_52__1_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_53__1_n_0\,
      S(0) => \_rgb_pixel[11]_i_54__1_n_0\
    );
\_rgb_pixel_reg[11]_i_139\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_139_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_139_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_139_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_139_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_295_n_0\,
      DI(2) => \_rgb_pixel[11]_i_296_n_0\,
      DI(1) => \_rgb_pixel[11]_i_297_n_0\,
      DI(0) => \_rgb_pixel[11]_i_298_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_139_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_299__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_300__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_301__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_302__0_n_0\
    );
\_rgb_pixel_reg[11]_i_139__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_139__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_139__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_139__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_139__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_300_n_0\,
      DI(2) => \_rgb_pixel[11]_i_301_n_0\,
      DI(1) => \_rgb_pixel[11]_i_302_n_0\,
      DI(0) => \_rgb_pixel[11]_i_303_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_139__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_304__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_305__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_306__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_307__0_n_0\
    );
\_rgb_pixel_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_63_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[7]_16\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_64__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_65_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff6_reg[20]_1\(0),
      S(0) => \_rgb_pixel[11]_i_67_n_0\
    );
\_rgb_pixel_reg[11]_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_63__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_14__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[7]_20\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_14__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_64__1_n_0\,
      DI(0) => \_rgb_pixel[11]_i_65__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_14__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff6_reg[20]_2\(0),
      S(0) => \_rgb_pixel[11]_i_67__0_n_0\
    );
\_rgb_pixel_reg[11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff6_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_15_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[7]_15\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_15_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_69__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_70__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_71__0_n_0\,
      S(1 downto 0) => \obj_buff6_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_26\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_151_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_151_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_151_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_151_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_303__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_304_n_0\,
      S(1) => \_rgb_pixel[11]_i_305_n_0\,
      S(0) => \_rgb_pixel[11]_i_306_n_0\
    );
\_rgb_pixel_reg[11]_i_15__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff6_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_15__0_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[7]_19\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_15__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_15__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_69__1_n_0\,
      DI(0) => \_rgb_pixel[11]_i_70__1_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_15__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_71__1_n_0\,
      S(1 downto 0) => \obj_buff6_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_74_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[10]_17\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_75_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_76_n_0\,
      S(0) => \_rgb_pixel[11]_i_77_n_0\
    );
\_rgb_pixel_reg[11]_i_167\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[1]_23\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_167_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_167_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_167_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_167_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_307_n_0\,
      S(2) => \_rgb_pixel[11]_i_308__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_309_n_0\,
      S(0) => \_rgb_pixel[11]_i_310__0_n_0\
    );
\_rgb_pixel_reg[11]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[1]_31\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_168_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_168_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_168_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_168_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_313__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_314__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_315__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_316__0_n_0\
    );
\_rgb_pixel_reg[11]_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_74__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_16__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[10]_21\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_16__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_75__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_16__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_76__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_77__0_n_0\
    );
\_rgb_pixel_reg[11]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_86_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[10]_20\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_87_n_0\,
      DI(0) => \_rgb_pixel[11]_i_88_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff4_reg[20]_1\(0),
      S(0) => \_rgb_pixel[11]_i_90_n_0\
    );
\_rgb_pixel_reg[11]_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[7]_12\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_183_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_183_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_183_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_183_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_311_n_0\,
      S(2) => \_rgb_pixel[11]_i_312_n_0\,
      S(1) => \_rgb_pixel[11]_i_313_n_0\,
      S(0) => \_rgb_pixel[11]_i_314_n_0\
    );
\_rgb_pixel_reg[11]_i_18__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_86__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_18__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[10]_24\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_18__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_87__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_88__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_18__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff4_reg[20]_2\(0),
      S(0) => \_rgb_pixel[11]_i_90__0_n_0\
    );
\_rgb_pixel_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff4_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_19_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[10]_19\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_19_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_92_n_0\,
      DI(0) => \_rgb_pixel[11]_i_93_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_94_n_0\,
      S(1 downto 0) => \obj_buff4_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[7]_14\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_199_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_199_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_199_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_199_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_315_n_0\,
      S(2) => \_rgb_pixel[11]_i_316_n_0\,
      S(1) => \_rgb_pixel[11]_i_317__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_318_n_0\
    );
\_rgb_pixel_reg[11]_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff4_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_19__0_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[10]_23\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_19__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_19__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_92__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_93__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_19__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_94__0_n_0\,
      S(1 downto 0) => \obj_buff4_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff1_reg[2]\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[11]_i_2_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_2_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \_rgb_pixel[11]_i_7_n_0\,
      DI(1) => \_rgb_pixel[11]_i_8_n_0\,
      DI(0) => \_rgb_pixel[11]_i_9_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_10_n_0\,
      S(1 downto 0) => \obj_buff1_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_97_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_20_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[11]_22\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_98_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_99_n_0\,
      S(0) => \_rgb_pixel[11]_i_100_n_0\
    );
\_rgb_pixel_reg[11]_i_201\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[7]_18\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_201_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_201_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_201_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_201_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_322__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_323__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_324__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_325__0_n_0\
    );
\_rgb_pixel_reg[11]_i_20__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_97__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_20__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[11]_27\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_20__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_98__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_20__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_99__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_100__0_n_0\
    );
\_rgb_pixel_reg[11]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_21_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_21_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_21_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_21_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_48_n_0\,
      DI(2) => \_rgb_pixel[11]_i_49_n_0\,
      DI(1) => \_rgb_pixel[11]_i_50_n_0\,
      DI(0) => \_rgb_pixel[11]_i_51_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \obj_buff1_reg[6]\(3 downto 0)
    );
\_rgb_pixel_reg[11]_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_15\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_215_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_215_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_215_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_215_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_319__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_320_n_0\,
      S(1) => \_rgb_pixel[11]_i_321_n_0\,
      S(0) => \_rgb_pixel[11]_i_322_n_0\
    );
\_rgb_pixel_reg[11]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_109_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[11]_25\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_110_n_0\,
      DI(0) => \_rgb_pixel[11]_i_111_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff7_reg[20]_1\(0),
      S(0) => \_rgb_pixel[11]_i_113_n_0\
    );
\_rgb_pixel_reg[11]_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_109__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_22__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[11]_30\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_22__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_110__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_111__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff7_reg[20]_2\(0),
      S(0) => \_rgb_pixel[11]_i_113__0_n_0\
    );
\_rgb_pixel_reg[11]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff7_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_23_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[11]_24\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_23_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_115_n_0\,
      DI(0) => \_rgb_pixel[11]_i_116_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_117_n_0\,
      S(1 downto 0) => \obj_buff7_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_18\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_231_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_231_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_231_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_231_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_323_n_0\,
      S(2) => \_rgb_pixel[11]_i_324_n_0\,
      S(1) => \_rgb_pixel[11]_i_325_n_0\,
      S(0) => \_rgb_pixel[11]_i_326__0_n_0\
    );
\_rgb_pixel_reg[11]_i_234\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_22\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_234_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_234_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_234_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_234_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_331__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_332__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_333__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_334__0_n_0\
    );
\_rgb_pixel_reg[11]_i_23__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff7_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_23__0_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[11]_29\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_23__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_23__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_115__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_116__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_23__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_117__0_n_0\,
      S(1 downto 0) => \obj_buff7_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff5_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_24_CO_UNCONNECTED\(3),
      CO(2) => \^_rgb_pixel_reg[0]\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_24_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_121_n_0\,
      DI(0) => \_rgb_pixel[11]_i_122_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_123_n_0\,
      S(1 downto 0) => \obj_buff5_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_247\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_21\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_247_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_247_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_247_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_247_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_327_n_0\,
      S(2) => \_rgb_pixel[11]_i_328__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_329_n_0\,
      S(0) => \_rgb_pixel[11]_i_330_n_0\
    );
\_rgb_pixel_reg[11]_i_24__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff5_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[11]_i_24__0_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \_rgb_pixel_reg[11]_i_24__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_24__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[11]_i_121__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_122__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_24__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[11]_i_123__0_n_0\,
      S(1 downto 0) => \obj_buff5_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_25_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_25_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_25_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_25_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_56_n_0\,
      DI(2) => \_rgb_pixel[11]_i_57_n_0\,
      DI(1) => \_rgb_pixel[11]_i_58_n_0\,
      DI(0) => \_rgb_pixel[11]_i_59_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \obj_buff1_reg[16]\(3 downto 0)
    );
\_rgb_pixel_reg[11]_i_25__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_126_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_25__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^_rgb_pixel_reg[0]_0\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_25__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_127_n_0\,
      DI(0) => \_rgb_pixel[11]_i_128_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_25__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff5_reg[20]_1\(0),
      S(0) => \_rgb_pixel[11]_i_130_n_0\
    );
\_rgb_pixel_reg[11]_i_25__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_126__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_25__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^_rgb_pixel_reg[0]_3\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_25__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_127__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_128__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_25__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff5_reg[20]_2\(0),
      S(0) => \_rgb_pixel[11]_i_130__0_n_0\
    );
\_rgb_pixel_reg[11]_i_263\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_23\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_263_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_263_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_263_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_263_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_331_n_0\,
      S(2) => \_rgb_pixel[11]_i_332_n_0\,
      S(1) => \_rgb_pixel[11]_i_333_n_0\,
      S(0) => \_rgb_pixel[11]_i_334_n_0\
    );
\_rgb_pixel_reg[11]_i_267\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_28\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_267_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_267_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_267_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_267_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_340__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_341__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_342__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_343_n_0\
    );
\_rgb_pixel_reg[11]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_139_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_27_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^_rgb_pixel_reg[0]_1\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_140_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_141_n_0\,
      S(0) => \_rgb_pixel[11]_i_142_n_0\
    );
\_rgb_pixel_reg[11]_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_21\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_271_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_271_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_271_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_271_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_335__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_336_n_0\,
      S(1) => \_rgb_pixel[11]_i_337__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_338_n_0\
    );
\_rgb_pixel_reg[11]_i_275\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[0]_27\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_275_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_275_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_275_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_275_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_344_n_0\,
      S(2) => \_rgb_pixel[11]_i_345_n_0\,
      S(1) => \_rgb_pixel[11]_i_346_n_0\,
      S(0) => \_rgb_pixel[11]_i_347_n_0\
    );
\_rgb_pixel_reg[11]_i_27__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_139__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_27__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^_rgb_pixel_reg[0]_4\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_27__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_140__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_27__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_141__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_142__0_n_0\
    );
\_rgb_pixel_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_28_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_28_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_28_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_28_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_143_n_0\,
      DI(2) => \_rgb_pixel[11]_i_144_n_0\,
      DI(1) => \_rgb_pixel[11]_i_145_n_0\,
      DI(0) => \_rgb_pixel[11]_i_146_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_147_n_0\,
      S(2) => \_rgb_pixel[11]_i_148_n_0\,
      S(1) => \_rgb_pixel[11]_i_149_n_0\,
      S(0) => \_rgb_pixel[11]_i_150_n_0\
    );
\_rgb_pixel_reg[11]_i_287\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[1]_21\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_287_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_287_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_287_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_287_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_339_n_0\,
      S(2) => \_rgb_pixel[11]_i_340_n_0\,
      S(1) => \_rgb_pixel[11]_i_341_n_0\,
      S(0) => \_rgb_pixel[11]_i_342_n_0\
    );
\_rgb_pixel_reg[11]_i_28__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_28__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_28__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_28__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_28__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_143__0_n_0\,
      DI(2) => \_rgb_pixel[11]_i_144__0_n_0\,
      DI(1) => \_rgb_pixel[11]_i_145__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_146__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_28__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_147__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_148__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_149__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_150__0_n_0\
    );
\_rgb_pixel_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_21_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \player_frog/nxt_pixel3\,
      CO(0) => \_rgb_pixel_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_22_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_23_n_0\,
      S(0) => \obj_buff1_reg[9]\(0)
    );
\_rgb_pixel_reg[11]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_40_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_40_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_40_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_40_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_159_n_0\,
      DI(2) => \_rgb_pixel[11]_i_160_n_0\,
      DI(1) => \_rgb_pixel[11]_i_161_n_0\,
      DI(0) => \_rgb_pixel[11]_i_162_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_163__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_164_n_0\,
      S(1) => \_rgb_pixel[11]_i_165_n_0\,
      S(0) => \_rgb_pixel[11]_i_166_n_0\
    );
\_rgb_pixel_reg[11]_i_40__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_40__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_40__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_40__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_40__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_160__0_n_0\,
      DI(2) => \_rgb_pixel[11]_i_161__0_n_0\,
      DI(1) => \_rgb_pixel[11]_i_162__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_163_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_40__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_164__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_165__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_166__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_167_n_0\
    );
\_rgb_pixel_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_25_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \player_frog/nxt_pixel41_in\,
      CO(0) => \_rgb_pixel_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[11]_i_26_n_0\,
      DI(0) => \_rgb_pixel[11]_i_27_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_28_n_0\,
      S(0) => \obj_buff1_reg[19]\(0)
    );
\_rgb_pixel_reg[11]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_51_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_51_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_51_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_51_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_175_n_0\,
      DI(2) => \_rgb_pixel[11]_i_176_n_0\,
      DI(1) => \_rgb_pixel[11]_i_177_n_0\,
      DI(0) => \_rgb_pixel[11]_i_178_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_179__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_180_n_0\,
      S(1) => \_rgb_pixel[11]_i_181_n_0\,
      S(0) => \_rgb_pixel[11]_i_182_n_0\
    );
\_rgb_pixel_reg[11]_i_51__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_51__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_51__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_51__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_51__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_176__0_n_0\,
      DI(2) => \_rgb_pixel[11]_i_177__0_n_0\,
      DI(1) => \_rgb_pixel[11]_i_178__0_n_0\,
      DI(0) => \_rgb_pixel[11]_i_179_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_51__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_180__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_181__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_182__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_183_n_0\
    );
\_rgb_pixel_reg[11]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_63_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_63_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_63_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_63_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_191_n_0\,
      DI(2) => \_rgb_pixel[11]_i_192_n_0\,
      DI(1) => \_rgb_pixel[11]_i_193_n_0\,
      DI(0) => \_rgb_pixel[11]_i_194_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_195__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_196__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_197_n_0\,
      S(0) => \_rgb_pixel[11]_i_198_n_0\
    );
\_rgb_pixel_reg[11]_i_63__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_63__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_63__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_63__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_63__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_193__0_n_0\,
      DI(2) => \_rgb_pixel[11]_i_194__0_n_0\,
      DI(1) => \_rgb_pixel[11]_i_195_n_0\,
      DI(0) => \_rgb_pixel[11]_i_196_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_63__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_197__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_198__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_199_n_0\,
      S(0) => \_rgb_pixel[11]_i_200_n_0\
    );
\_rgb_pixel_reg[11]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_74_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_74_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_74_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_74_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_207_n_0\,
      DI(2) => \_rgb_pixel[11]_i_208_n_0\,
      DI(1) => \_rgb_pixel[11]_i_209_n_0\,
      DI(0) => \_rgb_pixel[11]_i_210_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_74_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_211__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_212__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_213_n_0\,
      S(0) => \_rgb_pixel[11]_i_214_n_0\
    );
\_rgb_pixel_reg[11]_i_74__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_74__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_74__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_74__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_74__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_209__0_n_0\,
      DI(2) => \_rgb_pixel[11]_i_210__0_n_0\,
      DI(1) => \_rgb_pixel[11]_i_211_n_0\,
      DI(0) => \_rgb_pixel[11]_i_212_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_74__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_213__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_214__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_215_n_0\,
      S(0) => \_rgb_pixel[11]_i_216_n_0\
    );
\_rgb_pixel_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_28_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[1]_22\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_29__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_30_n_0\,
      S(0) => \_rgb_pixel[11]_i_31__0_n_0\
    );
\_rgb_pixel_reg[11]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_86_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_86_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_86_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_86_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_223_n_0\,
      DI(2) => \_rgb_pixel[11]_i_224_n_0\,
      DI(1) => \_rgb_pixel[11]_i_225_n_0\,
      DI(0) => \_rgb_pixel[11]_i_226_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_86_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_227__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_228__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_229__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_230_n_0\
    );
\_rgb_pixel_reg[11]_i_86__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_86__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_86__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_86__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_86__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_226__0_n_0\,
      DI(2) => \_rgb_pixel[11]_i_227_n_0\,
      DI(1) => \_rgb_pixel[11]_i_228_n_0\,
      DI(0) => \_rgb_pixel[11]_i_229_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_86__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_230__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_231_n_0\,
      S(1) => \_rgb_pixel[11]_i_232_n_0\,
      S(0) => \_rgb_pixel[11]_i_233_n_0\
    );
\_rgb_pixel_reg[11]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_28__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[11]_i_8__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[1]_30\(0),
      CO(0) => \_rgb_pixel_reg[11]_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[11]_i_29__1_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[11]_i_30__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_31__1_n_0\
    );
\_rgb_pixel_reg[11]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_97_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_97_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_97_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_97_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_239_n_0\,
      DI(2) => \_rgb_pixel[11]_i_240_n_0\,
      DI(1) => \_rgb_pixel[11]_i_241_n_0\,
      DI(0) => \_rgb_pixel[11]_i_242_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_97_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_243__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_244__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_245__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_246_n_0\
    );
\_rgb_pixel_reg[11]_i_97__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_97__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_97__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_97__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_97__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_242__0_n_0\,
      DI(2) => \_rgb_pixel[11]_i_243_n_0\,
      DI(1) => \_rgb_pixel[11]_i_244_n_0\,
      DI(0) => \_rgb_pixel[11]_i_245_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_97__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_246__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_247_n_0\,
      S(1) => \_rgb_pixel[11]_i_248_n_0\,
      S(0) => \_rgb_pixel[11]_i_249_n_0\
    );
\_rgb_pixel_reg[5]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_i_19_n_0\,
      CO(2) => \_rgb_pixel_reg[5]_i_19_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_19_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_19_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[5]_i_46_n_0\,
      DI(2) => \_rgb_pixel[5]_i_47_n_0\,
      DI(1) => \_rgb_pixel[5]_i_48_n_0\,
      DI(0) => \_rgb_pixel[5]_i_49_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_50__0_n_0\,
      S(2) => \_rgb_pixel[5]_i_51_n_0\,
      S(1) => \_rgb_pixel[5]_i_52_n_0\,
      S(0) => \_rgb_pixel[5]_i_53_n_0\
    );
\_rgb_pixel_reg[5]_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_i_19__0_n_0\,
      CO(2) => \_rgb_pixel_reg[5]_i_19__0_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_19__0_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_19__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[5]_i_47__0_n_0\,
      DI(2) => \_rgb_pixel[5]_i_48__0_n_0\,
      DI(1) => \_rgb_pixel[5]_i_49__0_n_0\,
      DI(0) => \_rgb_pixel[5]_i_50_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_19__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_51__0_n_0\,
      S(2) => \_rgb_pixel[5]_i_52__0_n_0\,
      S(1) => \_rgb_pixel[5]_i_53__0_n_0\,
      S(0) => \_rgb_pixel[5]_i_54_n_0\
    );
\_rgb_pixel_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[5]_i_7_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[5]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_17\(0),
      CO(0) => \_rgb_pixel_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[5]_i_8_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[5]_i_9__0_n_0\,
      S(0) => \_rgb_pixel[5]_i_10_n_0\
    );
\_rgb_pixel_reg[5]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_16\(0),
      CO(2) => \_rgb_pixel_reg[5]_i_38_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_38_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_38_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^hc_reg[10]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_62__0_n_0\,
      S(2) => \_rgb_pixel[5]_i_63__0_n_0\,
      S(1) => \_rgb_pixel[5]_i_64_n_0\,
      S(0) => \_rgb_pixel[5]_i_65__0_n_0\
    );
\_rgb_pixel_reg[5]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[5]_i_7__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[5]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_21\(0),
      CO(0) => \_rgb_pixel_reg[5]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(10),
      DI(0) => \_rgb_pixel[5]_i_8__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \_rgb_pixel[5]_i_9_n_0\,
      S(0) => \_rgb_pixel[5]_i_10__0_n_0\
    );
\_rgb_pixel_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[5]_i_19_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[5]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_20\(0),
      CO(0) => \_rgb_pixel_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[5]_i_20_n_0\,
      DI(0) => \_rgb_pixel[5]_i_21_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff2_reg[20]_1\(0),
      S(0) => \_rgb_pixel[5]_i_23_n_0\
    );
\_rgb_pixel_reg[5]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_18\(0),
      CO(2) => \_rgb_pixel_reg[5]_i_54_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_54_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_54_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_66_n_0\,
      S(2) => \_rgb_pixel[5]_i_67_n_0\,
      S(1) => \_rgb_pixel[5]_i_68_n_0\,
      S(0) => \_rgb_pixel[5]_i_69_n_0\
    );
\_rgb_pixel_reg[5]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_22\(0),
      CO(2) => \_rgb_pixel_reg[5]_i_55_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_55_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_55_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_55_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_68__0_n_0\,
      S(2) => \_rgb_pixel[5]_i_69__0_n_0\,
      S(1) => \_rgb_pixel[5]_i_70_n_0\,
      S(0) => \_rgb_pixel[5]_i_71_n_0\
    );
\_rgb_pixel_reg[5]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[5]_i_19__0_n_0\,
      CO(3 downto 2) => \NLW__rgb_pixel_reg[5]_i_5__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_rgb_pixel_reg[5]_24\(0),
      CO(0) => \_rgb_pixel_reg[5]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \_rgb_pixel[5]_i_20__0_n_0\,
      DI(0) => \_rgb_pixel[5]_i_21__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \obj_buff2_reg[20]_2\(0),
      S(0) => \_rgb_pixel[5]_i_23__0_n_0\
    );
\_rgb_pixel_reg[5]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff2_reg[4]\(0),
      CO(3) => \NLW__rgb_pixel_reg[5]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[5]_19\(0),
      CO(1) => \_rgb_pixel_reg[5]_i_6_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[5]_i_25_n_0\,
      DI(0) => \_rgb_pixel[5]_i_26_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[5]_i_27_n_0\,
      S(1 downto 0) => \obj_buff2_reg[8]\(1 downto 0)
    );
\_rgb_pixel_reg[5]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \obj_buff2_reg[4]_0\(0),
      CO(3) => \NLW__rgb_pixel_reg[5]_i_6__0_CO_UNCONNECTED\(3),
      CO(2) => \_rgb_pixel_reg[5]_23\(0),
      CO(1) => \_rgb_pixel_reg[5]_i_6__0_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(10),
      DI(1) => \_rgb_pixel[5]_i_25__0_n_0\,
      DI(0) => \_rgb_pixel[5]_i_26__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \_rgb_pixel[5]_i_27__0_n_0\,
      S(1 downto 0) => \obj_buff2_reg[8]_0\(1 downto 0)
    );
\_rgb_pixel_reg[5]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_i_7_n_0\,
      CO(2) => \_rgb_pixel_reg[5]_i_7_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_7_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_7_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[5]_i_30_n_0\,
      DI(2) => \_rgb_pixel[5]_i_31_n_0\,
      DI(1) => \_rgb_pixel[5]_i_32_n_0\,
      DI(0) => \_rgb_pixel[5]_i_33_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_34_n_0\,
      S(2) => \_rgb_pixel[5]_i_35_n_0\,
      S(1) => \_rgb_pixel[5]_i_36_n_0\,
      S(0) => \_rgb_pixel[5]_i_37_n_0\
    );
\_rgb_pixel_reg[5]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_i_7__0_n_0\,
      CO(2) => \_rgb_pixel_reg[5]_i_7__0_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_7__0_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_7__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[5]_i_30__0_n_0\,
      DI(2) => \_rgb_pixel[5]_i_31__0_n_0\,
      DI(1) => \_rgb_pixel[5]_i_32__0_n_0\,
      DI(0) => \_rgb_pixel[5]_i_33__0_n_0\,
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_34__0_n_0\,
      S(2) => \_rgb_pixel[5]_i_35__0_n_0\,
      S(1) => \_rgb_pixel[5]_i_36__0_n_0\,
      S(0) => \_rgb_pixel[5]_i_37__0_n_0\
    );
\bg_type[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => \bg_type[0]_i_2_n_0\,
      I1 => \bg_type[3]_i_4_n_0\,
      I2 => \bg_type[0]_i_3_n_0\,
      I3 => \frogger_background/nxt_bg_type1\,
      I4 => \slv_reg3_reg[3]\(0),
      O => \bg_type_reg[3]\(0)
    );
\bg_type[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AACCAA00AA"
    )
        port map (
      I0 => \bg_reg0_reg[3]\(0),
      I1 => \bg_reg2_reg[3]\(0),
      I2 => \bg_reg1_reg[3]\(0),
      I3 => \bg_type[3]_i_7_n_0\,
      I4 => \frogger_background/sel0\(3),
      I5 => \frogger_background/sel0\(4),
      O => \bg_type[0]_i_2_n_0\
    );
\bg_type[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \bg_reg3_reg[3]\(0),
      I1 => \bg_reg5_reg[3]\(0),
      I2 => \bg_reg4_reg[3]\(0),
      I3 => \frogger_background/sel0\(2),
      I4 => \frogger_background/sel0\(0),
      I5 => \frogger_background/sel0\(1),
      O => \bg_type[0]_i_3_n_0\
    );
\bg_type[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => \bg_type[1]_i_2_n_0\,
      I1 => \bg_type[3]_i_4_n_0\,
      I2 => \bg_type[1]_i_3_n_0\,
      I3 => \frogger_background/nxt_bg_type1\,
      I4 => \slv_reg3_reg[3]\(1),
      O => \bg_type_reg[3]\(1)
    );
\bg_type[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AACCAA00AA"
    )
        port map (
      I0 => \bg_reg0_reg[3]\(1),
      I1 => \bg_reg2_reg[3]\(1),
      I2 => \bg_reg1_reg[3]\(1),
      I3 => \bg_type[3]_i_7_n_0\,
      I4 => \frogger_background/sel0\(3),
      I5 => \frogger_background/sel0\(4),
      O => \bg_type[1]_i_2_n_0\
    );
\bg_type[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \bg_reg3_reg[3]\(1),
      I1 => \bg_reg5_reg[3]\(1),
      I2 => \bg_reg4_reg[3]\(1),
      I3 => \frogger_background/sel0\(2),
      I4 => \frogger_background/sel0\(0),
      I5 => \frogger_background/sel0\(1),
      O => \bg_type[1]_i_3_n_0\
    );
\bg_type[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => \bg_type[2]_i_2_n_0\,
      I1 => \bg_type[3]_i_4_n_0\,
      I2 => \bg_type[2]_i_3_n_0\,
      I3 => \frogger_background/nxt_bg_type1\,
      I4 => \slv_reg3_reg[3]\(2),
      O => \bg_type_reg[3]\(2)
    );
\bg_type[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AACCAA00AA"
    )
        port map (
      I0 => \bg_reg0_reg[3]\(2),
      I1 => \bg_reg2_reg[3]\(2),
      I2 => \bg_reg1_reg[3]\(2),
      I3 => \bg_type[3]_i_7_n_0\,
      I4 => \frogger_background/sel0\(3),
      I5 => \frogger_background/sel0\(4),
      O => \bg_type[2]_i_2_n_0\
    );
\bg_type[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \bg_reg3_reg[3]\(2),
      I1 => \bg_reg5_reg[3]\(2),
      I2 => \bg_reg4_reg[3]\(2),
      I3 => \frogger_background/sel0\(2),
      I4 => \frogger_background/sel0\(0),
      I5 => \frogger_background/sel0\(1),
      O => \bg_type[2]_i_3_n_0\
    );
\bg_type[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AAAAAAA"
    )
        port map (
      I0 => \bg_type[3]_i_16_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \frogger_background/sel0\(2)
    );
\bg_type[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFFFF"
    )
        port map (
      I0 => \bg_type[3]_i_17_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(8),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \frogger_background/sel0\(0)
    );
\bg_type[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(6),
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => \bg_type[3]_i_18_n_0\,
      O => \frogger_background/sel0\(1)
    );
\bg_type[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \bg_type[3]_i_13_n_0\
    );
\bg_type[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7F7FFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \bg_type[3]_i_14_n_0\
    );
\bg_type[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \bg_type[3]_i_15_n_0\
    );
\bg_type[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF01FF01FF01FF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \^q\(9),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \bg_type[3]_i_16_n_0\
    );
\bg_type[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \bg_type[3]_i_17_n_0\
    );
\bg_type[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(8),
      O => \bg_type[3]_i_18_n_0\
    );
\bg_type[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA00BA"
    )
        port map (
      I0 => \bg_type[3]_i_3_n_0\,
      I1 => \bg_type[3]_i_4_n_0\,
      I2 => \bg_type[3]_i_5_n_0\,
      I3 => \frogger_background/nxt_bg_type1\,
      I4 => \slv_reg3_reg[3]\(3),
      O => \bg_type_reg[3]\(3)
    );
\bg_type[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AACCAA00AA"
    )
        port map (
      I0 => \bg_reg0_reg[3]\(3),
      I1 => \bg_reg2_reg[3]\(3),
      I2 => \bg_reg1_reg[3]\(3),
      I3 => \bg_type[3]_i_7_n_0\,
      I4 => \frogger_background/sel0\(3),
      I5 => \frogger_background/sel0\(4),
      O => \bg_type[3]_i_3_n_0\
    );
\bg_type[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEF"
    )
        port map (
      I0 => \frogger_background/sel0\(4),
      I1 => \frogger_background/sel0\(3),
      I2 => \^q\(8),
      I3 => \^q\(10),
      I4 => \^q\(9),
      O => \bg_type[3]_i_4_n_0\
    );
\bg_type[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \bg_reg3_reg[3]\(3),
      I1 => \bg_reg5_reg[3]\(3),
      I2 => \bg_reg4_reg[3]\(3),
      I3 => \frogger_background/sel0\(2),
      I4 => \frogger_background/sel0\(0),
      I5 => \frogger_background/sel0\(1),
      O => \bg_type[3]_i_5_n_0\
    );
\bg_type[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F0FBF"
    )
        port map (
      I0 => \bg_type[3]_i_13_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(7),
      I3 => \^q\(5),
      I4 => \^q\(6),
      I5 => \bg_type[3]_i_7_n_0\,
      O => \frogger_background/nxt_bg_type1\
    );
\bg_type[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => \^q\(8),
      O => \bg_type[3]_i_7_n_0\
    );
\bg_type[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \bg_type[3]_i_14_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \frogger_background/sel0\(3)
    );
\bg_type[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000777F"
    )
        port map (
      I0 => \bg_type[3]_i_15_n_0\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(5),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \frogger_background/sel0\(4)
    );
\hc[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hc_reg[10]_0\(0),
      O => \hc[0]_i_1_n_0\
    );
\hc[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fsync_in,
      I1 => s00_axi_aresetn,
      O => \hc[10]_i_1_n_0\
    );
\hc[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \hc[10]_i_4_n_0\,
      I3 => \^q\(10),
      I4 => \^q\(7),
      I5 => \hc[10]_i_5_n_0\,
      O => hc
    );
\hc[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AA8AAAA"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \^hc_reg[10]_0\(6),
      I2 => \^hc_reg[10]_0\(7),
      I3 => \^hc_reg[10]_0\(9),
      I4 => \^hc_reg[10]_0\(8),
      I5 => \hc[10]_i_6_n_0\,
      O => \hc[10]_i_3_n_0\
    );
\hc[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(6),
      O => \hc[10]_i_4_n_0\
    );
\hc[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(5),
      I4 => \^q\(9),
      O => \hc[10]_i_5_n_0\
    );
\hc[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^hc_reg[10]_0\(4),
      I1 => \^hc_reg[10]_0\(2),
      I2 => \^hc_reg[10]_0\(0),
      I3 => \^hc_reg[10]_0\(1),
      I4 => \^hc_reg[10]_0\(3),
      I5 => \^hc_reg[10]_0\(5),
      O => \hc[10]_i_6_n_0\
    );
\hc[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \hc[5]_i_2_n_0\,
      I1 => \^hc_reg[10]_0\(1),
      I2 => \^hc_reg[10]_0\(0),
      O => \hc[1]_i_1_n_0\
    );
\hc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \hc[5]_i_2_n_0\,
      I1 => \^hc_reg[10]_0\(2),
      I2 => \^hc_reg[10]_0\(0),
      I3 => \^hc_reg[10]_0\(1),
      O => \hc[2]_i_1_n_0\
    );
\hc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \hc[5]_i_2_n_0\,
      I1 => \^hc_reg[10]_0\(3),
      I2 => \^hc_reg[10]_0\(1),
      I3 => \^hc_reg[10]_0\(0),
      I4 => \^hc_reg[10]_0\(2),
      O => \hc[3]_i_1_n_0\
    );
\hc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \hc[5]_i_2_n_0\,
      I1 => \^hc_reg[10]_0\(4),
      I2 => \^hc_reg[10]_0\(2),
      I3 => \^hc_reg[10]_0\(0),
      I4 => \^hc_reg[10]_0\(1),
      I5 => \^hc_reg[10]_0\(3),
      O => \hc[4]_i_1_n_0\
    );
\hc[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \hc[5]_i_2_n_0\,
      I1 => \^hc_reg[10]_0\(5),
      I2 => \hc[5]_i_3_n_0\,
      O => \hc[5]_i_1_n_0\
    );
\hc[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \^hc_reg[10]_0\(10),
      I2 => \^hc_reg[10]_0\(6),
      I3 => \^hc_reg[10]_0\(7),
      I4 => \^hc_reg[10]_0\(8),
      I5 => \hc[10]_i_6_n_0\,
      O => \hc[5]_i_2_n_0\
    );
\hc[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^hc_reg[10]_0\(3),
      I1 => \^hc_reg[10]_0\(1),
      I2 => \^hc_reg[10]_0\(0),
      I3 => \^hc_reg[10]_0\(2),
      I4 => \^hc_reg[10]_0\(4),
      O => \hc[5]_i_3_n_0\
    );
\hc[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFDF"
    )
        port map (
      I0 => \^hc_reg[10]_0\(8),
      I1 => \^hc_reg[10]_0\(7),
      I2 => \^hc_reg[10]_0\(10),
      I3 => \^hc_reg[10]_0\(9),
      I4 => \^hc_reg[10]_0\(6),
      I5 => \hc[10]_i_6_n_0\,
      O => \hc[6]_i_1_n_0\
    );
\hc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \^hc_reg[10]_0\(6),
      I2 => \hc[10]_i_6_n_0\,
      O => \hc[7]_i_1_n_0\
    );
\hc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F00FF0F0D0"
    )
        port map (
      I0 => \^hc_reg[10]_0\(10),
      I1 => \^hc_reg[10]_0\(9),
      I2 => \^hc_reg[10]_0\(8),
      I3 => \^hc_reg[10]_0\(7),
      I4 => \^hc_reg[10]_0\(6),
      I5 => \hc[10]_i_6_n_0\,
      O => \hc[8]_i_1_n_0\
    );
\hc[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \^hc_reg[10]_0\(9),
      I1 => \^hc_reg[10]_0\(7),
      I2 => \^hc_reg[10]_0\(6),
      I3 => \^hc_reg[10]_0\(8),
      I4 => \hc[10]_i_6_n_0\,
      O => \hc[9]_i_1_n_0\
    );
\hc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[0]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(0),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[10]_i_3_n_0\,
      Q => \^hc_reg[10]_0\(10),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[1]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(1),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[2]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(2),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[3]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(3),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[4]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(4),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[5]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(5),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[6]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(6),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[7]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(7),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[8]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(8),
      R => \hc[10]_i_1_n_0\
    );
\hc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => hc,
      D => \hc[9]_i_1_n_0\,
      Q => \^hc_reg[10]_0\(9),
      R => \hc[10]_i_1_n_0\
    );
\obj_buff1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \obj_buff1[20]_i_2_n_0\,
      I1 => \obj_buff1[20]_i_3_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \obj_buff1[20]_i_4__0_n_0\,
      I5 => \obj_buff1[20]_i_5_n_0\,
      O => E(0)
    );
\obj_buff1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^hc_reg[10]_0\(1),
      I1 => \^hc_reg[10]_0\(2),
      I2 => \^q\(10),
      I3 => \^hc_reg[10]_0\(0),
      I4 => \^hc_reg[10]_0\(4),
      I5 => \^hc_reg[10]_0\(3),
      O => \obj_buff1[20]_i_2_n_0\
    );
\obj_buff1[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \obj_buff1[20]_i_3_n_0\
    );
\obj_buff1[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \obj_buff1_reg[20]\
    );
\obj_buff1[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \obj_buff1[20]_i_4__0_n_0\
    );
\obj_buff1[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^hc_reg[10]_0\(7),
      I1 => \^hc_reg[10]_0\(8),
      I2 => \^hc_reg[10]_0\(5),
      I3 => \^hc_reg[10]_0\(6),
      I4 => \^hc_reg[10]_0\(10),
      I5 => \^hc_reg[10]_0\(9),
      O => \obj_buff1[20]_i_5_n_0\
    );
\vc[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \vc[0]_i_1_n_0\
    );
\vc[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \hc[5]_i_2_n_0\,
      I1 => hc,
      O => \vc[10]_i_1_n_0\
    );
\vc[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88882888"
    )
        port map (
      I0 => hc,
      I1 => \^q\(10),
      I2 => \^q\(7),
      I3 => \vc[10]_i_3_n_0\,
      I4 => \hc[10]_i_5_n_0\,
      O => \vc[10]_i_2_n_0\
    );
\vc[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(6),
      O => \vc[10]_i_3_n_0\
    );
\vc[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => hc,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \vc[1]_i_1_n_0\
    );
\vc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => hc,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \vc[2]_i_1_n_0\
    );
\vc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => hc,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \vc[3]_i_1_n_0\
    );
\vc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => hc,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \vc[4]_i_1_n_0\
    );
\vc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => hc,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \vc[5]_i_2_n_0\,
      O => \vc[5]_i_1_n_0\
    );
\vc[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => \vc[5]_i_2_n_0\
    );
\vc[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => hc,
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \vc[9]_i_2_n_0\,
      O => \vc[6]_i_1_n_0\
    );
\vc[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => hc,
      I1 => \^q\(7),
      I2 => \vc[10]_i_3_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \vc[7]_i_1_n_0\
    );
\vc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82888888"
    )
        port map (
      I0 => hc,
      I1 => \^q\(8),
      I2 => \vc[9]_i_2_n_0\,
      I3 => \^q\(7),
      I4 => \vc[10]_i_3_n_0\,
      O => \vc[8]_i_1_n_0\
    );
\vc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288888888888888"
    )
        port map (
      I0 => hc,
      I1 => \^q\(9),
      I2 => \vc[9]_i_2_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => \vc[10]_i_3_n_0\,
      O => \vc[9]_i_1_n_0\
    );
\vc[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(5),
      O => \vc[9]_i_2_n_0\
    );
\vc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[10]_i_2_n_0\,
      Q => \^q\(10),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \hc[10]_i_1_n_0\
    );
\vc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pclk,
      CE => \vc[10]_i_1_n_0\,
      D => \vc[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \hc[10]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Truck_drawer is
  port (
    Q : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[8]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[2]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[11]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[7]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[0]_1\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[10]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[1]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[5]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \_rgb_pixel_reg[11]_1\ : out STD_LOGIC;
    \_rgb_pixel_reg[0]_2\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[8]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[11]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_pixel_reg[5]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_out_reg[11]\ : out STD_LOGIC;
    \_rgb_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_out_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \_rgb_out_reg[10]\ : out STD_LOGIC;
    \_rgb_out_reg[9]\ : out STD_LOGIC;
    \_rgb_out_reg[1]\ : out STD_LOGIC;
    \_rgb_out_reg[8]\ : out STD_LOGIC;
    \_rgb_out_reg[2]\ : out STD_LOGIC;
    \_rgb_out_reg[7]_0\ : out STD_LOGIC;
    \_rgb_out_reg[5]\ : out STD_LOGIC;
    \_rgb_out_reg[3]\ : out STD_LOGIC;
    \_rgb_out_reg[0]\ : out STD_LOGIC;
    \_rgb_pixel_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[10]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \vc_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \vc_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \_rgb_pixel_reg[11]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_rgb_pixel_reg[11]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vc_reg[10]_7\ : in STD_LOGIC;
    \vc_reg[10]_8\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[10]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[10]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[1]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[6]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hc_reg[9]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hc_reg[10]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vc_reg[6]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \vc_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Truck_drawer : entity is "Truck_drawer";
end microblaze_Video_Controller_4regs_0_0_Truck_drawer;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Truck_drawer is
  signal \^q\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \_rgb_out[11]_i_16_n_0\ : STD_LOGIC;
  signal \^_rgb_out_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^_rgb_out_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_rgb_pixel[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_112__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_113__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_114_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_135__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_136__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_137_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_153_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_154__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_155_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_171__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_172__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_173__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_174__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_186_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_187__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_188__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_189__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_190__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_204__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_205__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_206__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_207__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_219__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_220__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_221__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_222__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_223__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_237__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_238__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_239__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_240_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_252_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_253__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_254_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_255__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_256_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_257_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_258__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_259_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_266_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_267__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_268_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_275_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_276_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_277_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_28__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_29__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_30__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_50__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_51__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_52__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_53__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_54__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_68__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_69__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_70__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_71__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_89__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_90__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_91_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_106__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_107__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_108__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_136__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_137__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_138__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_156__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_157__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_158__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_159__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_171_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_172__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_173_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_174__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_175__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_189_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_190__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_191__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_192__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_204__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_205__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_206__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_207__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_208__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_222__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_223__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_224__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_225__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_237_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_238__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_239__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_240__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_241__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_255__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_256__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_257__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_258__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_270__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_271_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_272_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_273__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_274__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_278__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_279__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_280__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_281__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_282__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_296__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_297__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_298__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_299_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_308_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_309__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_310_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_317_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_318__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_319_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_326_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_327__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_328_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_335_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_336__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_337_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_348_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_349_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_350_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_37__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_38__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_39__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_60__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_61__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_62__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_83__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_84__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[11]_i_85__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_16__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_17__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_18__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_43__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_44__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_45__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_46__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_58_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_59__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_60_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_61__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_62_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_63_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_64__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[5]_i_65_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[0]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[0]_1\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[0]_2\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[10]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \_rgb_pixel_reg[10]_i_107_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_107_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_107_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_107_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_120_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_120_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_120_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_12__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_12__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_12__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_130_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_130_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_130_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_130_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_143_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_143_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_143_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_166_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_166_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_166_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_166_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_199_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_199_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_199_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_199_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_232_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_232_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_232_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_232_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_23__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_23__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_23__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_23__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_36__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_36__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_36__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_36__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_40__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_40__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_40__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_40__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_44__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_44__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_44__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_44__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_5__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_5__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_5__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_63__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_63__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_63__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_63__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_84_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_84_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_84_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_84_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_97_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_97_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[10]_i_97_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[11]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[11]_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_101__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_101__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_101__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_101__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_114__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_114__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_114__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_120__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_120__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_120__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_131__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_131__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_131__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_131__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13__1_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13__1_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_13__1_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_151__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_151__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_151__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_151__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_17__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_17__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_17__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_17__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_184_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_184_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_184_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_184_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_217_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_217_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_217_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_217_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21__1_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21__1_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21__1_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_21__1_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_250_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_250_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_250_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_250_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_26__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_291_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_291_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_291_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_291_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_32__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_32__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_32__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_32__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_45__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_55__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_55__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_55__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_55__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_68__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_68__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_68__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_78__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_78__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_78__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_78__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_91__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_91__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_91__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_9__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_9__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[11]_i_9__0_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[1]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[1]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^_rgb_pixel_reg[2]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[5]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \_rgb_pixel_reg[5]_i_11__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_11__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_11__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_11__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_24__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_24__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_24__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_38__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_38__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_38__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_38__0_n_3\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_4__0_n_1\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_4__0_n_2\ : STD_LOGIC;
  signal \_rgb_pixel_reg[5]_i_4__0_n_3\ : STD_LOGIC;
  signal \^_rgb_pixel_reg[7]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^_rgb_pixel_reg[8]_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal nxt_pixel146_out : STD_LOGIC;
  signal obj_reg1 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg10 : STD_LOGIC;
  signal obj_reg100 : STD_LOGIC;
  signal \obj_reg10[20]_i_2_n_0\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[0]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[10]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[11]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[12]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[13]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[14]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[15]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[16]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[17]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[18]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[19]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[1]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[20]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[2]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[3]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[4]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[5]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[6]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[7]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[8]\ : STD_LOGIC;
  signal \obj_reg10_reg_n_0_[9]\ : STD_LOGIC;
  signal \obj_reg1[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \obj_reg1[20]_i_3_n_0\ : STD_LOGIC;
  signal obj_reg2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg20 : STD_LOGIC;
  signal \obj_reg2[20]_i_2_n_0\ : STD_LOGIC;
  signal obj_reg3 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg30 : STD_LOGIC;
  signal obj_reg4 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg40 : STD_LOGIC;
  signal obj_reg5 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg50 : STD_LOGIC;
  signal obj_reg6 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg60 : STD_LOGIC;
  signal obj_reg7 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg70 : STD_LOGIC;
  signal \obj_reg7[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \obj_reg7[20]_i_3__0_n_0\ : STD_LOGIC;
  signal obj_reg8 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg80 : STD_LOGIC;
  signal obj_reg9 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_reg90 : STD_LOGIC;
  signal \obj_reg9[20]_i_2_n_0\ : STD_LOGIC;
  signal truck_pixel : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_107_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_130_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_143_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_166_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_199_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_232_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_23__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_36__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_40__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_44__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_63__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[10]_i_97_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_101__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_114__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_120__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_131__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_13__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_151__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_17__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_184_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_21__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_250_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_26__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_291_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_32__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_45__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_55__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_68__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_78__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_91__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[11]_i_9__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_11__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_24__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_38__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__rgb_pixel_reg[5]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_10__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \_rgb_pixel[10]_i_8__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_2__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \_rgb_pixel[11]_i_5__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \_rgb_pixel[1]_i_3__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_2__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \_rgb_pixel[2]_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_2__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_4__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \_rgb_pixel[8]_i_5__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \obj_reg1[20]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \obj_reg2[20]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \obj_reg7[20]_i_3__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \obj_reg9[20]_i_2\ : label is "soft_lutpair30";
begin
  Q(20 downto 0) <= \^q\(20 downto 0);
  \_rgb_out_reg[11]_0\(0) <= \^_rgb_out_reg[11]_0\(0);
  \_rgb_out_reg[7]\(1 downto 0) <= \^_rgb_out_reg[7]\(1 downto 0);
  \_rgb_pixel_reg[0]_0\(20 downto 0) <= \^_rgb_pixel_reg[0]_0\(20 downto 0);
  \_rgb_pixel_reg[0]_1\(20 downto 0) <= \^_rgb_pixel_reg[0]_1\(20 downto 0);
  \_rgb_pixel_reg[0]_2\ <= \^_rgb_pixel_reg[0]_2\;
  \_rgb_pixel_reg[10]_0\(20 downto 0) <= \^_rgb_pixel_reg[10]_0\(20 downto 0);
  \_rgb_pixel_reg[11]_0\(20 downto 0) <= \^_rgb_pixel_reg[11]_0\(20 downto 0);
  \_rgb_pixel_reg[11]_1\ <= \^_rgb_pixel_reg[11]_1\;
  \_rgb_pixel_reg[1]_0\(20 downto 0) <= \^_rgb_pixel_reg[1]_0\(20 downto 0);
  \_rgb_pixel_reg[1]_3\(0) <= \^_rgb_pixel_reg[1]_3\(0);
  \_rgb_pixel_reg[2]_0\(20 downto 0) <= \^_rgb_pixel_reg[2]_0\(20 downto 0);
  \_rgb_pixel_reg[5]_0\(20 downto 0) <= \^_rgb_pixel_reg[5]_0\(20 downto 0);
  \_rgb_pixel_reg[7]_0\(20 downto 0) <= \^_rgb_pixel_reg[7]_0\(20 downto 0);
  \_rgb_pixel_reg[8]_0\(20 downto 0) <= \^_rgb_pixel_reg[8]_0\(20 downto 0);
\_rgb_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => truck_pixel(0),
      I2 => \_rgb_pixel_reg[11]_5\(0),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(0),
      O => \_rgb_out_reg[0]\
    );
\_rgb_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => truck_pixel(10),
      I2 => \_rgb_pixel_reg[11]_5\(6),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(6),
      O => \_rgb_out_reg[10]\
    );
\_rgb_out[11]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^_rgb_out_reg[7]\(1),
      I1 => truck_pixel(5),
      I2 => \^_rgb_out_reg[7]\(0),
      I3 => truck_pixel(11),
      I4 => truck_pixel(10),
      O => \_rgb_out[11]_i_16_n_0\
    );
\_rgb_out[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => truck_pixel(11),
      I2 => \_rgb_pixel_reg[11]_5\(7),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(7),
      O => \_rgb_out_reg[11]\
    );
\_rgb_out[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => truck_pixel(1),
      I1 => truck_pixel(0),
      I2 => truck_pixel(2),
      I3 => truck_pixel(8),
      I4 => \_rgb_out[11]_i_16_n_0\,
      O => \^_rgb_out_reg[11]_0\(0)
    );
\_rgb_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => truck_pixel(1),
      I2 => \_rgb_pixel_reg[11]_5\(5),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(1),
      O => \_rgb_out_reg[1]\
    );
\_rgb_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => truck_pixel(2),
      I2 => \_rgb_pixel_reg[11]_5\(4),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(2),
      O => \_rgb_out_reg[2]\
    );
\_rgb_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => truck_pixel(2),
      I2 => \_rgb_pixel_reg[11]_5\(1),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(2),
      O => \_rgb_out_reg[3]\
    );
\_rgb_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => truck_pixel(5),
      I2 => \_rgb_pixel_reg[11]_5\(2),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(3),
      O => \_rgb_out_reg[5]\
    );
\_rgb_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => \^_rgb_out_reg[7]\(1),
      I2 => \_rgb_pixel_reg[11]_5\(3),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(4),
      O => \_rgb_out_reg[7]_0\
    );
\_rgb_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => truck_pixel(8),
      I2 => \_rgb_pixel_reg[11]_5\(4),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(5),
      O => \_rgb_out_reg[8]\
    );
\_rgb_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^_rgb_out_reg[11]_0\(0),
      I1 => truck_pixel(8),
      I2 => \_rgb_pixel_reg[11]_5\(5),
      I3 => sel0(0),
      I4 => \_rgb_pixel_reg[11]_6\(5),
      O => \_rgb_out_reg[9]\
    );
\_rgb_pixel[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F4F5F5F5F5"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_4__0_n_0\,
      I1 => \vc_reg[10]_7\,
      I2 => \_rgb_pixel[0]_i_3__0_n_0\,
      I3 => \^_rgb_pixel_reg[0]_2\,
      I4 => \_rgb_pixel[11]_i_3__0_n_0\,
      I5 => \_rgb_pixel[10]_i_10__0_n_0\,
      O => \_rgb_pixel[0]_i_1__0_n_0\
    );
\_rgb_pixel[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEFEEEEE"
    )
        port map (
      I0 => \_rgb_pixel[5]_i_2__0_n_0\,
      I1 => \_rgb_pixel[11]_i_2__0_n_0\,
      I2 => \vc_reg[10]_0\(0),
      I3 => \_rgb_pixel_reg[10]_i_5__0_n_0\,
      I4 => \hc_reg[10]_0\(0),
      I5 => \vc_reg[10]\(0),
      O => \_rgb_pixel[0]_i_3__0_n_0\
    );
\_rgb_pixel[10]_i_101__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[0]_3\(1)
    );
\_rgb_pixel[10]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[0]_0\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[0]_3\(0)
    );
\_rgb_pixel[10]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_6\(0),
      I1 => \_rgb_pixel_reg[10]_i_44__0_n_0\,
      I2 => \hc_reg[10]_3\(0),
      I3 => \vc_reg[10]_5\(0),
      O => \_rgb_pixel[10]_i_10__0_n_0\
    );
\_rgb_pixel[10]_i_112__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^_rgb_pixel_reg[8]_0\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[10]_i_112__0_n_0\
    );
\_rgb_pixel[10]_i_113__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[8]_0\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[10]_i_113__0_n_0\
    );
\_rgb_pixel[10]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[8]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[10]_i_114_n_0\
    );
\_rgb_pixel[10]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[8]_3\(0)
    );
\_rgb_pixel[10]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEEF"
    )
        port map (
      I0 => \_rgb_pixel[5]_i_2__0_n_0\,
      I1 => \_rgb_pixel[11]_i_4__0_n_0\,
      I2 => \_rgb_pixel[8]_i_2__0_n_0\,
      I3 => \_rgb_pixel[11]_i_3__0_n_0\,
      I4 => \_rgb_pixel[11]_i_2__0_n_0\,
      O => \_rgb_pixel[10]_i_11__0_n_0\
    );
\_rgb_pixel[10]_i_124__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[8]_0\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[8]_1\(1)
    );
\_rgb_pixel[10]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[8]_0\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[8]_1\(0)
    );
\_rgb_pixel[10]_i_135__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^_rgb_pixel_reg[2]_0\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[10]_i_135__0_n_0\
    );
\_rgb_pixel[10]_i_136__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[2]_0\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[10]_i_136__0_n_0\
    );
\_rgb_pixel[10]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[2]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[10]_i_137_n_0\
    );
\_rgb_pixel[10]_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[2]_3\(0)
    );
\_rgb_pixel[10]_i_147__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[2]_0\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[2]_1\(1)
    );
\_rgb_pixel[10]_i_148__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[2]_0\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[2]_1\(0)
    );
\_rgb_pixel[10]_i_153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \_rgb_pixel[10]_i_153_n_0\
    );
\_rgb_pixel[10]_i_154__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^q\(12),
      O => \_rgb_pixel[10]_i_154__0_n_0\
    );
\_rgb_pixel[10]_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[10]_i_155_n_0\
    );
\_rgb_pixel[10]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^q\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[1]_1\(1)
    );
\_rgb_pixel[10]_i_171__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[0]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[10]_i_171__0_n_0\
    );
\_rgb_pixel[10]_i_172__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[0]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[10]_i_172__0_n_0\
    );
\_rgb_pixel[10]_i_173__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^_rgb_pixel_reg[0]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[10]_i_173__0_n_0\
    );
\_rgb_pixel[10]_i_174__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[0]_0\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[10]_i_174__0_n_0\
    );
\_rgb_pixel[10]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^q\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[1]_1\(0)
    );
\_rgb_pixel[10]_i_186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel[10]_i_186_n_0\
    );
\_rgb_pixel[10]_i_187__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[10]_i_187__0_n_0\
    );
\_rgb_pixel[10]_i_188__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[0]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[10]_i_188__0_n_0\
    );
\_rgb_pixel[10]_i_189__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[0]_0\(4),
      O => \_rgb_pixel[10]_i_189__0_n_0\
    );
\_rgb_pixel[10]_i_190__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[10]_i_190__0_n_0\
    );
\_rgb_pixel[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \vc_reg[10]\(0),
      I1 => \hc_reg[10]_0\(0),
      I2 => \_rgb_pixel_reg[10]_i_5__0_n_0\,
      I3 => \vc_reg[10]_0\(0),
      I4 => s00_axi_aresetn,
      O => \_rgb_pixel[10]_i_1__0_n_0\
    );
\_rgb_pixel[10]_i_204__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[8]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[10]_i_204__0_n_0\
    );
\_rgb_pixel[10]_i_205__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[8]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[10]_i_205__0_n_0\
    );
\_rgb_pixel[10]_i_206__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^_rgb_pixel_reg[8]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[10]_i_206__0_n_0\
    );
\_rgb_pixel[10]_i_207__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[8]_0\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[10]_i_207__0_n_0\
    );
\_rgb_pixel[10]_i_219__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(4),
      O => \_rgb_pixel[10]_i_219__0_n_0\
    );
\_rgb_pixel[10]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[1]_6\(0)
    );
\_rgb_pixel[10]_i_220__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[8]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[10]_i_220__0_n_0\
    );
\_rgb_pixel[10]_i_221__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[8]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[10]_i_221__0_n_0\
    );
\_rgb_pixel[10]_i_222__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[8]_0\(4),
      O => \_rgb_pixel[10]_i_222__0_n_0\
    );
\_rgb_pixel[10]_i_223__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[10]_i_223__0_n_0\
    );
\_rgb_pixel[10]_i_237__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[2]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[10]_i_237__0_n_0\
    );
\_rgb_pixel[10]_i_238__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[2]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[10]_i_238__0_n_0\
    );
\_rgb_pixel[10]_i_239__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^_rgb_pixel_reg[2]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[10]_i_239__0_n_0\
    );
\_rgb_pixel[10]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[2]_0\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[10]_i_240_n_0\
    );
\_rgb_pixel[10]_i_252\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(4),
      O => \_rgb_pixel[10]_i_252_n_0\
    );
\_rgb_pixel[10]_i_253__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[2]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[10]_i_253__0_n_0\
    );
\_rgb_pixel[10]_i_254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[2]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[10]_i_254_n_0\
    );
\_rgb_pixel[10]_i_255__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[2]_0\(4),
      O => \_rgb_pixel[10]_i_255__0_n_0\
    );
\_rgb_pixel[10]_i_256\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[10]_i_256_n_0\
    );
\_rgb_pixel[10]_i_257\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(12),
      O => \_rgb_pixel[10]_i_257_n_0\
    );
\_rgb_pixel[10]_i_258__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[0]_0\(12),
      O => \_rgb_pixel[10]_i_258__0_n_0\
    );
\_rgb_pixel[10]_i_259\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[10]_i_259_n_0\
    );
\_rgb_pixel[10]_i_266\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(12),
      O => \_rgb_pixel[10]_i_266_n_0\
    );
\_rgb_pixel[10]_i_267__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[8]_0\(12),
      O => \_rgb_pixel[10]_i_267__0_n_0\
    );
\_rgb_pixel[10]_i_268\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[8]_0\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[10]_i_268_n_0\
    );
\_rgb_pixel[10]_i_275\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(12),
      O => \_rgb_pixel[10]_i_275_n_0\
    );
\_rgb_pixel[10]_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[2]_0\(12),
      O => \_rgb_pixel[10]_i_276_n_0\
    );
\_rgb_pixel[10]_i_277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[2]_0\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[10]_i_277_n_0\
    );
\_rgb_pixel[10]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^q\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[10]_i_28__0_n_0\
    );
\_rgb_pixel[10]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^q\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[10]_i_29__0_n_0\
    );
\_rgb_pixel[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F10000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\,
      I1 => \_rgb_pixel[10]_i_8__0_n_0\,
      I2 => \_rgb_pixel[10]_i_9__0_n_0\,
      I3 => \_rgb_pixel[10]_i_10__0_n_0\,
      I4 => \_rgb_pixel[10]_i_11__0_n_0\,
      O => \_rgb_pixel[10]_i_2__0_n_0\
    );
\_rgb_pixel[10]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^q\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[10]_i_30__0_n_0\
    );
\_rgb_pixel[10]_i_50__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \_rgb_pixel[10]_i_50__0_n_0\
    );
\_rgb_pixel[10]_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^q\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[10]_i_51__0_n_0\
    );
\_rgb_pixel[10]_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^q\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[10]_i_52__0_n_0\
    );
\_rgb_pixel[10]_i_53__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^q\(4),
      O => \_rgb_pixel[10]_i_53__0_n_0\
    );
\_rgb_pixel[10]_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[10]_i_54__0_n_0\
    );
\_rgb_pixel[10]_i_68__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^q\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[10]_i_68__0_n_0\
    );
\_rgb_pixel[10]_i_69__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^q\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[10]_i_69__0_n_0\
    );
\_rgb_pixel[10]_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^q\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[10]_i_70__0_n_0\
    );
\_rgb_pixel[10]_i_71__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^q\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[10]_i_71__0_n_0\
    );
\_rgb_pixel[10]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_18\(0),
      I1 => \_rgb_pixel_reg[10]_i_36__0_n_0\,
      I2 => \hc_reg[10]_9\(0),
      I3 => \vc_reg[10]_19\(0),
      O => \^_rgb_pixel_reg[0]_2\
    );
\_rgb_pixel[10]_i_89__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^_rgb_pixel_reg[0]_0\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[10]_i_89__0_n_0\
    );
\_rgb_pixel[10]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_4\(0),
      I1 => \_rgb_pixel_reg[10]_i_40__0_n_0\,
      I2 => \hc_reg[10]_2\(0),
      I3 => \vc_reg[10]_3\(0),
      O => \_rgb_pixel[10]_i_8__0_n_0\
    );
\_rgb_pixel[10]_i_90__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[0]_0\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[10]_i_90__0_n_0\
    );
\_rgb_pixel[10]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[0]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[10]_i_91_n_0\
    );
\_rgb_pixel[10]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_0\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[0]_7\(0)
    );
\_rgb_pixel[10]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => \vc_reg[10]_10\(0),
      I1 => \hc_reg[10]_5\(0),
      I2 => \_rgb_pixel_reg[11]_i_17__0_n_0\,
      I3 => \vc_reg[10]_11\(0),
      I4 => \^_rgb_pixel_reg[11]_1\,
      I5 => \_rgb_pixel[5]_i_2__0_n_0\,
      O => \_rgb_pixel[10]_i_9__0_n_0\
    );
\_rgb_pixel[11]_i_106__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^_rgb_pixel_reg[11]_0\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[11]_i_106__0_n_0\
    );
\_rgb_pixel[11]_i_107__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[11]_0\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[11]_i_107__0_n_0\
    );
\_rgb_pixel[11]_i_108__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[11]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_108__0_n_0\
    );
\_rgb_pixel[11]_i_112__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[11]_4\(0)
    );
\_rgb_pixel[11]_i_118__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[11]_0\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[11]_2\(1)
    );
\_rgb_pixel[11]_i_119__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[11]_0\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[11]_2\(0)
    );
\_rgb_pixel[11]_i_124__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[0]_1\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[0]_4\(1)
    );
\_rgb_pixel[11]_i_125__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[0]_1\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[0]_4\(0)
    );
\_rgb_pixel[11]_i_129__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[0]_8\(0)
    );
\_rgb_pixel[11]_i_136__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^_rgb_pixel_reg[0]_1\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[11]_i_136__0_n_0\
    );
\_rgb_pixel[11]_i_137__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[0]_1\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[11]_i_137__0_n_0\
    );
\_rgb_pixel[11]_i_138__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[0]_1\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_138__0_n_0\
    );
\_rgb_pixel[11]_i_156__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[1]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_156__0_n_0\
    );
\_rgb_pixel[11]_i_157__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[1]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_157__0_n_0\
    );
\_rgb_pixel[11]_i_158__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^_rgb_pixel_reg[1]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_158__0_n_0\
    );
\_rgb_pixel[11]_i_159__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[1]_0\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[11]_i_159__0_n_0\
    );
\_rgb_pixel[11]_i_171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(4),
      O => \_rgb_pixel[11]_i_171_n_0\
    );
\_rgb_pixel[11]_i_172__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[1]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_172__0_n_0\
    );
\_rgb_pixel[11]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[1]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_173_n_0\
    );
\_rgb_pixel[11]_i_174__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[1]_0\(4),
      O => \_rgb_pixel[11]_i_174__0_n_0\
    );
\_rgb_pixel[11]_i_175__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[11]_i_175__0_n_0\
    );
\_rgb_pixel[11]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[7]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_189_n_0\
    );
\_rgb_pixel[11]_i_190__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[7]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_190__0_n_0\
    );
\_rgb_pixel[11]_i_191__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^_rgb_pixel_reg[7]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_191__0_n_0\
    );
\_rgb_pixel[11]_i_192__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[7]_0\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[11]_i_192__0_n_0\
    );
\_rgb_pixel[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55FF55FF54"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_2__0_n_0\,
      I1 => \_rgb_pixel[11]_i_3__0_n_0\,
      I2 => \_rgb_pixel[11]_i_4__0_n_0\,
      I3 => \_rgb_pixel[11]_i_5__0_n_0\,
      I4 => \^_rgb_pixel_reg[11]_1\,
      I5 => \vc_reg[10]_8\,
      O => \_rgb_pixel[11]_i_1__1_n_0\
    );
\_rgb_pixel[11]_i_204__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(4),
      O => \_rgb_pixel[11]_i_204__0_n_0\
    );
\_rgb_pixel[11]_i_205__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[7]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_205__0_n_0\
    );
\_rgb_pixel[11]_i_206__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[7]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_206__0_n_0\
    );
\_rgb_pixel[11]_i_207__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[7]_0\(4),
      O => \_rgb_pixel[11]_i_207__0_n_0\
    );
\_rgb_pixel[11]_i_208__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[11]_i_208__0_n_0\
    );
\_rgb_pixel[11]_i_222__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[10]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_222__0_n_0\
    );
\_rgb_pixel[11]_i_223__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[10]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_223__0_n_0\
    );
\_rgb_pixel[11]_i_224__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^_rgb_pixel_reg[10]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_224__0_n_0\
    );
\_rgb_pixel[11]_i_225__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[10]_0\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[11]_i_225__0_n_0\
    );
\_rgb_pixel[11]_i_237\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(4),
      O => \_rgb_pixel[11]_i_237_n_0\
    );
\_rgb_pixel[11]_i_238__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[10]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_238__0_n_0\
    );
\_rgb_pixel[11]_i_239__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[10]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_239__0_n_0\
    );
\_rgb_pixel[11]_i_240__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[10]_0\(4),
      O => \_rgb_pixel[11]_i_240__0_n_0\
    );
\_rgb_pixel[11]_i_241__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[11]_i_241__0_n_0\
    );
\_rgb_pixel[11]_i_255__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[11]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_255__0_n_0\
    );
\_rgb_pixel[11]_i_256__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[11]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_256__0_n_0\
    );
\_rgb_pixel[11]_i_257__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^_rgb_pixel_reg[11]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_257__0_n_0\
    );
\_rgb_pixel[11]_i_258__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[11]_0\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[11]_i_258__0_n_0\
    );
\_rgb_pixel[11]_i_270__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(4),
      O => \_rgb_pixel[11]_i_270__0_n_0\
    );
\_rgb_pixel[11]_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[11]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_271_n_0\
    );
\_rgb_pixel[11]_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[11]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_272_n_0\
    );
\_rgb_pixel[11]_i_273__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[11]_0\(4),
      O => \_rgb_pixel[11]_i_273__0_n_0\
    );
\_rgb_pixel[11]_i_274__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[11]_i_274__0_n_0\
    );
\_rgb_pixel[11]_i_278__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(4),
      O => \_rgb_pixel[11]_i_278__0_n_0\
    );
\_rgb_pixel[11]_i_279__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[0]_1\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_279__0_n_0\
    );
\_rgb_pixel[11]_i_280__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[0]_1\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[11]_i_280__0_n_0\
    );
\_rgb_pixel[11]_i_281__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[0]_1\(4),
      O => \_rgb_pixel[11]_i_281__0_n_0\
    );
\_rgb_pixel[11]_i_282__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[11]_i_282__0_n_0\
    );
\_rgb_pixel[11]_i_296__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[0]_1\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_296__0_n_0\
    );
\_rgb_pixel[11]_i_297__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[0]_1\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_297__0_n_0\
    );
\_rgb_pixel[11]_i_298__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^_rgb_pixel_reg[0]_1\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[11]_i_298__0_n_0\
    );
\_rgb_pixel[11]_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[0]_1\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[11]_i_299_n_0\
    );
\_rgb_pixel[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_1\(0),
      I1 => \_rgb_pixel_reg[11]_i_9__0_n_0\,
      I2 => \hc_reg[10]_1\(0),
      I3 => \vc_reg[10]_2\(0),
      O => \_rgb_pixel[11]_i_2__0_n_0\
    );
\_rgb_pixel[11]_i_308\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(12),
      O => \_rgb_pixel[11]_i_308_n_0\
    );
\_rgb_pixel[11]_i_309__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[1]_0\(12),
      O => \_rgb_pixel[11]_i_309__0_n_0\
    );
\_rgb_pixel[11]_i_310\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[11]_i_310_n_0\
    );
\_rgb_pixel[11]_i_317\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(12),
      O => \_rgb_pixel[11]_i_317_n_0\
    );
\_rgb_pixel[11]_i_318__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[7]_0\(12),
      O => \_rgb_pixel[11]_i_318__0_n_0\
    );
\_rgb_pixel[11]_i_319\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[11]_i_319_n_0\
    );
\_rgb_pixel[11]_i_326\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(12),
      O => \_rgb_pixel[11]_i_326_n_0\
    );
\_rgb_pixel[11]_i_327__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[10]_0\(12),
      O => \_rgb_pixel[11]_i_327__0_n_0\
    );
\_rgb_pixel[11]_i_328\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[11]_i_328_n_0\
    );
\_rgb_pixel[11]_i_335\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(12),
      O => \_rgb_pixel[11]_i_335_n_0\
    );
\_rgb_pixel[11]_i_336__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[11]_0\(12),
      O => \_rgb_pixel[11]_i_336__0_n_0\
    );
\_rgb_pixel[11]_i_337\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_0\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[11]_i_337_n_0\
    );
\_rgb_pixel[11]_i_348\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(12),
      O => \_rgb_pixel[11]_i_348_n_0\
    );
\_rgb_pixel[11]_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[0]_1\(12),
      O => \_rgb_pixel[11]_i_349_n_0\
    );
\_rgb_pixel[11]_i_350\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_1\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[11]_i_350_n_0\
    );
\_rgb_pixel[11]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^_rgb_pixel_reg[1]_0\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[11]_i_37__1_n_0\
    );
\_rgb_pixel[11]_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[1]_0\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[11]_i_38__1_n_0\
    );
\_rgb_pixel[11]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[1]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_39__0_n_0\
    );
\_rgb_pixel[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_16\(0),
      I1 => \_rgb_pixel_reg[11]_i_13__1_n_0\,
      I2 => \hc_reg[10]_8\(0),
      I3 => \vc_reg[10]_17\(0),
      O => \_rgb_pixel[11]_i_3__0_n_0\
    );
\_rgb_pixel[11]_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[1]_7\(0)
    );
\_rgb_pixel[11]_i_49__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[1]_0\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[1]_2\(1)
    );
\_rgb_pixel[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_11\(0),
      I1 => \_rgb_pixel_reg[11]_i_17__0_n_0\,
      I2 => \hc_reg[10]_5\(0),
      I3 => \vc_reg[10]_10\(0),
      O => \_rgb_pixel[11]_i_4__0_n_0\
    );
\_rgb_pixel[11]_i_50__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[1]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[1]_0\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[1]_2\(0)
    );
\_rgb_pixel[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \_rgb_pixel[5]_i_2__0_n_0\,
      I1 => \vc_reg[10]\(0),
      I2 => \hc_reg[10]_0\(0),
      I3 => \_rgb_pixel_reg[10]_i_5__0_n_0\,
      I4 => \vc_reg[10]_0\(0),
      O => \_rgb_pixel[11]_i_5__0_n_0\
    );
\_rgb_pixel[11]_i_60__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^_rgb_pixel_reg[7]_0\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[11]_i_60__1_n_0\
    );
\_rgb_pixel[11]_i_61__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[7]_0\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[11]_i_61__1_n_0\
    );
\_rgb_pixel[11]_i_62__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[7]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_62__1_n_0\
    );
\_rgb_pixel[11]_i_66__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[7]_3\(0)
    );
\_rgb_pixel[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_14\(0),
      I1 => \_rgb_pixel_reg[11]_i_21__1_n_0\,
      I2 => \hc_reg[10]_7\(0),
      I3 => \vc_reg[10]_15\(0),
      O => \^_rgb_pixel_reg[11]_1\
    );
\_rgb_pixel[11]_i_72__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[7]_0\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[7]_1\(1)
    );
\_rgb_pixel[11]_i_73__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[7]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[7]_0\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[7]_1\(0)
    );
\_rgb_pixel[11]_i_83__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^_rgb_pixel_reg[10]_0\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[11]_i_83__0_n_0\
    );
\_rgb_pixel[11]_i_84__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[10]_0\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[11]_i_84__0_n_0\
    );
\_rgb_pixel[11]_i_85__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[10]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[11]_i_85__0_n_0\
    );
\_rgb_pixel[11]_i_89__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[10]_3\(0)
    );
\_rgb_pixel[11]_i_95__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[10]_0\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[10]_1\(1)
    );
\_rgb_pixel[11]_i_96__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[10]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[10]_0\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[10]_1\(0)
    );
\_rgb_pixel[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22AA00AA22AA02"
    )
        port map (
      I0 => \_rgb_pixel[1]_i_2__0_n_0\,
      I1 => \_rgb_pixel[11]_i_3__0_n_0\,
      I2 => \_rgb_pixel[10]_i_10__0_n_0\,
      I3 => \_rgb_pixel[1]_i_3__0_n_0\,
      I4 => \^_rgb_pixel_reg[11]_1\,
      I5 => \^_rgb_pixel_reg[0]_2\,
      O => \_rgb_pixel[1]_i_1__0_n_0\
    );
\_rgb_pixel[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABBBBB"
    )
        port map (
      I0 => \_rgb_pixel[5]_i_2__0_n_0\,
      I1 => \_rgb_pixel[11]_i_4__0_n_0\,
      I2 => \vc_reg[10]_1\(0),
      I3 => \_rgb_pixel_reg[11]_i_9__0_n_0\,
      I4 => \hc_reg[10]_1\(0),
      I5 => \vc_reg[10]_2\(0),
      O => \_rgb_pixel[1]_i_2__0_n_0\
    );
\_rgb_pixel[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => CO(0),
      I1 => \hc_reg[10]_4\(0),
      I2 => \^_rgb_pixel_reg[1]_3\(0),
      I3 => \vc_reg[10]_9\(0),
      I4 => \_rgb_pixel[5]_i_2__0_n_0\,
      O => \_rgb_pixel[1]_i_3__0_n_0\
    );
\_rgb_pixel[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF50FF50FF55FF54"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_4__0_n_0\,
      I1 => \_rgb_pixel[2]_i_2__0_n_0\,
      I2 => \_rgb_pixel[8]_i_2__0_n_0\,
      I3 => \_rgb_pixel[2]_i_3__0_n_0\,
      I4 => \^_rgb_pixel_reg[11]_1\,
      I5 => \_rgb_pixel[11]_i_3__0_n_0\,
      O => \_rgb_pixel[2]_i_1__0_n_0\
    );
\_rgb_pixel[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\,
      I1 => \vc_reg[10]_5\(0),
      I2 => \hc_reg[10]_3\(0),
      I3 => \_rgb_pixel_reg[10]_i_44__0_n_0\,
      I4 => \vc_reg[10]_6\(0),
      O => \_rgb_pixel[2]_i_2__0_n_0\
    );
\_rgb_pixel[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \vc_reg[10]_2\(0),
      I1 => \hc_reg[10]_1\(0),
      I2 => \_rgb_pixel_reg[11]_i_9__0_n_0\,
      I3 => \vc_reg[10]_1\(0),
      I4 => \_rgb_pixel[5]_i_2__0_n_0\,
      O => \_rgb_pixel[2]_i_3__0_n_0\
    );
\_rgb_pixel[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55FF55FF54"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_2__0_n_0\,
      I1 => \^_rgb_pixel_reg[11]_1\,
      I2 => \_rgb_pixel[11]_i_3__0_n_0\,
      I3 => \_rgb_pixel[8]_i_3__0_n_0\,
      I4 => \^_rgb_pixel_reg[0]_2\,
      I5 => \_rgb_pixel[10]_i_10__0_n_0\,
      O => \_rgb_pixel[4]_i_1__0_n_0\
    );
\_rgb_pixel[5]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(19),
      I1 => \hc_reg[10]\(9),
      I2 => \^_rgb_pixel_reg[5]_0\(20),
      I3 => \hc_reg[10]\(10),
      O => \_rgb_pixel[5]_i_16__0_n_0\
    );
\_rgb_pixel[5]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[5]_0\(19),
      I3 => \hc_reg[10]\(9),
      O => \_rgb_pixel[5]_i_17__0_n_0\
    );
\_rgb_pixel[5]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(18),
      I1 => \hc_reg[10]\(8),
      I2 => \^_rgb_pixel_reg[5]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[5]_i_18__0_n_0\
    );
\_rgb_pixel[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF400000000"
    )
        port map (
      I0 => \^_rgb_pixel_reg[0]_2\,
      I1 => \_rgb_pixel[10]_i_10__0_n_0\,
      I2 => \_rgb_pixel[5]_i_2__0_n_0\,
      I3 => \^_rgb_pixel_reg[11]_1\,
      I4 => \_rgb_pixel[11]_i_4__0_n_0\,
      I5 => \_rgb_pixel[10]_i_11__0_n_0\,
      O => \_rgb_pixel[5]_i_1__0_n_0\
    );
\_rgb_pixel[5]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(20),
      I1 => \hc_reg[10]\(10),
      O => \_rgb_pixel_reg[5]_3\(0)
    );
\_rgb_pixel[5]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(8),
      I1 => \vc_reg[9]\(4),
      I2 => \^_rgb_pixel_reg[5]_0\(9),
      I3 => \vc_reg[9]\(5),
      O => \_rgb_pixel_reg[5]_1\(1)
    );
\_rgb_pixel[5]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[5]_0\(8),
      I3 => \vc_reg[9]\(4),
      O => \_rgb_pixel_reg[5]_1\(0)
    );
\_rgb_pixel[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_12\(0),
      I1 => \_rgb_pixel_reg[5]_i_4__0_n_0\,
      I2 => \hc_reg[10]_6\(0),
      I3 => \vc_reg[10]_13\(0),
      O => \_rgb_pixel[5]_i_2__0_n_0\
    );
\_rgb_pixel[5]_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[5]_0\(17),
      I3 => \hc_reg[10]\(7),
      O => \_rgb_pixel[5]_i_43__0_n_0\
    );
\_rgb_pixel[5]_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(16),
      I1 => \hc_reg[10]\(6),
      I2 => \^_rgb_pixel_reg[5]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[5]_i_44__0_n_0\
    );
\_rgb_pixel[5]_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(14),
      I1 => \hc_reg[10]\(4),
      I2 => \^_rgb_pixel_reg[5]_0\(15),
      I3 => \hc_reg[10]\(5),
      O => \_rgb_pixel[5]_i_45__0_n_0\
    );
\_rgb_pixel[5]_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[5]_0\(14),
      I3 => \hc_reg[10]\(4),
      O => \_rgb_pixel[5]_i_46__0_n_0\
    );
\_rgb_pixel[5]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(4),
      O => \_rgb_pixel[5]_i_58_n_0\
    );
\_rgb_pixel[5]_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(7),
      I1 => \vc_reg[9]\(3),
      I2 => \^_rgb_pixel_reg[5]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[5]_i_59__0_n_0\
    );
\_rgb_pixel[5]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[5]_0\(6),
      I3 => \vc_reg[9]\(2),
      O => \_rgb_pixel[5]_i_60_n_0\
    );
\_rgb_pixel[5]_i_61__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(5),
      I1 => \vc_reg[9]\(1),
      I2 => \^_rgb_pixel_reg[5]_0\(4),
      O => \_rgb_pixel[5]_i_61__0_n_0\
    );
\_rgb_pixel[5]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(4),
      I1 => \vc_reg[9]\(0),
      O => \_rgb_pixel[5]_i_62_n_0\
    );
\_rgb_pixel[5]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(12),
      O => \_rgb_pixel[5]_i_63_n_0\
    );
\_rgb_pixel[5]_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(13),
      I1 => \hc_reg[10]\(3),
      I2 => \^_rgb_pixel_reg[5]_0\(12),
      O => \_rgb_pixel[5]_i_64__0_n_0\
    );
\_rgb_pixel[5]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^_rgb_pixel_reg[5]_0\(12),
      I1 => \hc_reg[10]\(2),
      O => \_rgb_pixel[5]_i_65_n_0\
    );
\_rgb_pixel[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF11FF11FF11FF10"
    )
        port map (
      I0 => \_rgb_pixel[11]_i_3__0_n_0\,
      I1 => \_rgb_pixel[8]_i_2__0_n_0\,
      I2 => \^_rgb_pixel_reg[0]_2\,
      I3 => \_rgb_pixel[7]_i_2__0_n_0\,
      I4 => \_rgb_pixel[10]_i_10__0_n_0\,
      I5 => \^_rgb_pixel_reg[11]_1\,
      O => \_rgb_pixel[7]_i_1__1_n_0\
    );
\_rgb_pixel[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => \vc_reg[10]_2\(0),
      I1 => \hc_reg[10]_1\(0),
      I2 => \_rgb_pixel_reg[11]_i_9__0_n_0\,
      I3 => \vc_reg[10]_1\(0),
      I4 => \_rgb_pixel[11]_i_4__0_n_0\,
      I5 => \_rgb_pixel[5]_i_2__0_n_0\,
      O => \_rgb_pixel[7]_i_2__0_n_0\
    );
\_rgb_pixel[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55FF55FF54"
    )
        port map (
      I0 => \_rgb_pixel[8]_i_2__0_n_0\,
      I1 => \^_rgb_pixel_reg[0]_2\,
      I2 => \_rgb_pixel[11]_i_3__0_n_0\,
      I3 => \_rgb_pixel[8]_i_3__0_n_0\,
      I4 => \_rgb_pixel[10]_i_10__0_n_0\,
      I5 => \_rgb_pixel[8]_i_4__0_n_0\,
      O => \_rgb_pixel[8]_i_1__0_n_0\
    );
\_rgb_pixel[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_9\(0),
      I1 => \^_rgb_pixel_reg[1]_3\(0),
      I2 => \hc_reg[10]_4\(0),
      I3 => CO(0),
      O => \_rgb_pixel[8]_i_2__0_n_0\
    );
\_rgb_pixel[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nxt_pixel146_out,
      I1 => \_rgb_pixel[5]_i_2__0_n_0\,
      I2 => \_rgb_pixel[11]_i_4__0_n_0\,
      I3 => \_rgb_pixel[11]_i_2__0_n_0\,
      O => \_rgb_pixel[8]_i_3__0_n_0\
    );
\_rgb_pixel[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^_rgb_pixel_reg[11]_1\,
      I1 => \vc_reg[10]_3\(0),
      I2 => \hc_reg[10]_2\(0),
      I3 => \_rgb_pixel_reg[10]_i_40__0_n_0\,
      I4 => \vc_reg[10]_4\(0),
      O => \_rgb_pixel[8]_i_4__0_n_0\
    );
\_rgb_pixel[8]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \vc_reg[10]_0\(0),
      I1 => \_rgb_pixel_reg[10]_i_5__0_n_0\,
      I2 => \hc_reg[10]_0\(0),
      I3 => \vc_reg[10]\(0),
      O => nxt_pixel146_out
    );
\_rgb_pixel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[0]_i_1__0_n_0\,
      Q => truck_pixel(0),
      R => p_0_in
    );
\_rgb_pixel_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[10]_i_2__0_n_0\,
      Q => truck_pixel(10),
      R => \_rgb_pixel[10]_i_1__0_n_0\
    );
\_rgb_pixel_reg[10]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_199_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_107_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_107_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_107_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_107_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]_0\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_107_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_204__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_205__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_206__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_207__0_n_0\
    );
\_rgb_pixel_reg[10]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_0\(0),
      CO(3) => \_rgb_pixel_reg[8]_2\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_120_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_120_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_0\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_219__0_n_0\,
      DI(0) => \^_rgb_pixel_reg[8]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_120_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_220__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_221__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_222__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_223__0_n_0\
    );
\_rgb_pixel_reg[10]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]\(0),
      CO(3) => \_rgb_pixel_reg[1]_4\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_12__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_12__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_50__0_n_0\,
      DI(0) => \^q\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_51__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_52__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_53__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_54__0_n_0\
    );
\_rgb_pixel_reg[10]_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_232_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_130_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_130_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_130_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_130_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]_1\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_130_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_237__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_238__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_239__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_240_n_0\
    );
\_rgb_pixel_reg[10]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_1\(0),
      CO(3) => \_rgb_pixel_reg[2]_2\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_143_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_143_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_143_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_1\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_252_n_0\,
      DI(0) => \^_rgb_pixel_reg[2]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_143_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_253__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_254_n_0\,
      S(1) => \_rgb_pixel[10]_i_255__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_256_n_0\
    );
\_rgb_pixel_reg[10]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_166_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_166_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_166_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_166_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_257_n_0\,
      DI(2) => \^_rgb_pixel_reg[0]_0\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_166_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_258__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_259_n_0\,
      S(1 downto 0) => \hc_reg[1]_1\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_199\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_199_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_199_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_199_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_199_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_266_n_0\,
      DI(2) => \^_rgb_pixel_reg[8]_0\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_199_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_267__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_268_n_0\,
      S(1 downto 0) => \hc_reg[1]\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_232\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_232_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_232_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_232_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_232_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_275_n_0\,
      DI(2) => \^_rgb_pixel_reg[2]_0\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_232_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_276_n_0\,
      S(2) => \_rgb_pixel[10]_i_277_n_0\,
      S(1 downto 0) => \hc_reg[1]_0\(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_23__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_63__0_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_23__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_23__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_23__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_23__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_23__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_68__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_69__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_70__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_71__0_n_0\
    );
\_rgb_pixel_reg[10]_i_36__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_84_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_36__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_36__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_36__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_36__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_2\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_36__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_13\(0),
      S(2) => \_rgb_pixel[10]_i_89__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_90__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_91_n_0\
    );
\_rgb_pixel_reg[10]_i_40__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_107_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_40__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_40__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_40__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_40__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_0\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_40__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_11\(0),
      S(2) => \_rgb_pixel[10]_i_112__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_113__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_114_n_0\
    );
\_rgb_pixel_reg[10]_i_44__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_130_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_44__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_44__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_44__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_44__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_1\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_44__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_12\(0),
      S(2) => \_rgb_pixel[10]_i_135__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_136__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_137_n_0\
    );
\_rgb_pixel_reg[10]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_23__0_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_5__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_5__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_5__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_10\(0),
      S(2) => \_rgb_pixel[10]_i_28__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_29__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_30__0_n_0\
    );
\_rgb_pixel_reg[10]_i_63__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[10]_i_63__0_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_63__0_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_63__0_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_63__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[10]_i_153_n_0\,
      DI(2) => \^q\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_63__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_154__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_155_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\_rgb_pixel_reg[10]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[10]_i_166_n_0\,
      CO(3) => \_rgb_pixel_reg[10]_i_84_n_0\,
      CO(2) => \_rgb_pixel_reg[10]_i_84_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_84_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]_2\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_84_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_171__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_172__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_173__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_174__0_n_0\
    );
\_rgb_pixel_reg[10]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_2\(0),
      CO(3) => \_rgb_pixel_reg[0]_5\(0),
      CO(2) => \_rgb_pixel_reg[10]_i_97_n_1\,
      CO(1) => \_rgb_pixel_reg[10]_i_97_n_2\,
      CO(0) => \_rgb_pixel_reg[10]_i_97_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_2\(1 downto 0),
      DI(1) => \_rgb_pixel[10]_i_186_n_0\,
      DI(0) => \^_rgb_pixel_reg[0]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[10]_i_97_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[10]_i_187__0_n_0\,
      S(2) => \_rgb_pixel[10]_i_188__0_n_0\,
      S(1) => \_rgb_pixel[10]_i_189__0_n_0\,
      S(0) => \_rgb_pixel[10]_i_190__0_n_0\
    );
\_rgb_pixel_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[11]_i_1__1_n_0\,
      Q => truck_pixel(11),
      R => p_0_in
    );
\_rgb_pixel_reg[11]_i_101__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_250_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_101__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_101__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_101__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_101__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]_3\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_101__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_255__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_256__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_257__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_258__0_n_0\
    );
\_rgb_pixel_reg[11]_i_114__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_3\(0),
      CO(3) => \_rgb_pixel_reg[11]_3\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_114__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_114__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_114__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_3\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_270__0_n_0\,
      DI(0) => \^_rgb_pixel_reg[11]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_114__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_271_n_0\,
      S(2) => \_rgb_pixel[11]_i_272_n_0\,
      S(1) => \_rgb_pixel[11]_i_273__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_274__0_n_0\
    );
\_rgb_pixel_reg[11]_i_120__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_5\(0),
      CO(3) => \_rgb_pixel_reg[0]_6\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_120__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_120__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_120__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_5\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_278__0_n_0\,
      DI(0) => \^_rgb_pixel_reg[0]_1\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_120__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_279__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_280__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_281__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_282__0_n_0\
    );
\_rgb_pixel_reg[11]_i_131__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_291_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_131__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_131__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_131__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_131__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]_5\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_131__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_296__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_297__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_298__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_299_n_0\
    );
\_rgb_pixel_reg[11]_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_55__0_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_13__1_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_13__1_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_13__1_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_13__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_4\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_13__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_15\(0),
      S(2) => \_rgb_pixel[11]_i_60__1_n_0\,
      S(1) => \_rgb_pixel[11]_i_61__1_n_0\,
      S(0) => \_rgb_pixel[11]_i_62__1_n_0\
    );
\_rgb_pixel_reg[11]_i_151__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_151__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_151__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_151__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_151__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_308_n_0\,
      DI(2) => \^_rgb_pixel_reg[1]_0\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_151__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_309__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_310_n_0\,
      S(1 downto 0) => \hc_reg[1]_6\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_78__0_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_17__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_17__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_17__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_17__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_6\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_17__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_17\(0),
      S(2) => \_rgb_pixel[11]_i_83__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_84__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_85__0_n_0\
    );
\_rgb_pixel_reg[11]_i_184\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_184_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_184_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_184_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_184_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_317_n_0\,
      DI(2) => \^_rgb_pixel_reg[7]_0\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_184_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_318__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_319_n_0\,
      S(1 downto 0) => \hc_reg[1]_3\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_217_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_217_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_217_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_217_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_326_n_0\,
      DI(2) => \^_rgb_pixel_reg[10]_0\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_217_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_327__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_328_n_0\,
      S(1 downto 0) => \hc_reg[1]_5\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_21__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_101__0_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_21__1_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_21__1_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_21__1_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_21__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_3\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_21__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_14\(0),
      S(2) => \_rgb_pixel[11]_i_106__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_107__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_108__0_n_0\
    );
\_rgb_pixel_reg[11]_i_250\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_250_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_250_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_250_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_250_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_335_n_0\,
      DI(2) => \^_rgb_pixel_reg[11]_0\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_250_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_336__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_337_n_0\,
      S(1 downto 0) => \hc_reg[1]_2\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_26__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_131__0_n_0\,
      CO(3) => \^_rgb_pixel_reg[1]_3\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_26__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_26__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_26__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_5\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_26__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_16\(0),
      S(2) => \_rgb_pixel[11]_i_136__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_137__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_138__0_n_0\
    );
\_rgb_pixel_reg[11]_i_291\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[11]_i_291_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_291_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_291_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_291_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[11]_i_348_n_0\,
      DI(2) => \^_rgb_pixel_reg[0]_1\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_291_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_349_n_0\,
      S(2) => \_rgb_pixel[11]_i_350_n_0\,
      S(1 downto 0) => \hc_reg[1]_4\(1 downto 0)
    );
\_rgb_pixel_reg[11]_i_32__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_151__0_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_32__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_32__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_32__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_32__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]_7\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_32__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_156__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_157__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_158__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_159__0_n_0\
    );
\_rgb_pixel_reg[11]_i_45__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_7\(0),
      CO(3) => \_rgb_pixel_reg[1]_5\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_45__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_45__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_45__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_7\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_171_n_0\,
      DI(0) => \^_rgb_pixel_reg[1]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_45__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_172__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_173_n_0\,
      S(1) => \_rgb_pixel[11]_i_174__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_175__0_n_0\
    );
\_rgb_pixel_reg[11]_i_55__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_184_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_55__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_55__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_55__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_55__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]_4\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_55__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_189_n_0\,
      S(2) => \_rgb_pixel[11]_i_190__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_191__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_192__0_n_0\
    );
\_rgb_pixel_reg[11]_i_68__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_4\(0),
      CO(3) => \_rgb_pixel_reg[7]_2\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_68__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_68__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_68__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_4\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_204__0_n_0\,
      DI(0) => \^_rgb_pixel_reg[7]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_68__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_205__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_206__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_207__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_208__0_n_0\
    );
\_rgb_pixel_reg[11]_i_78__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_217_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_78__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_78__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_78__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_78__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]_6\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_78__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_222__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_223__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_224__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_225__0_n_0\
    );
\_rgb_pixel_reg[11]_i_91__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_6\(0),
      CO(3) => \_rgb_pixel_reg[10]_2\(0),
      CO(2) => \_rgb_pixel_reg[11]_i_91__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_91__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_91__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_6\(1 downto 0),
      DI(1) => \_rgb_pixel[11]_i_237_n_0\,
      DI(0) => \^_rgb_pixel_reg[10]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_91__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[11]_i_238__0_n_0\,
      S(2) => \_rgb_pixel[11]_i_239__0_n_0\,
      S(1) => \_rgb_pixel[11]_i_240__0_n_0\,
      S(0) => \_rgb_pixel[11]_i_241__0_n_0\
    );
\_rgb_pixel_reg[11]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[11]_i_32__0_n_0\,
      CO(3) => \_rgb_pixel_reg[11]_i_9__0_n_0\,
      CO(2) => \_rgb_pixel_reg[11]_i_9__0_n_1\,
      CO(1) => \_rgb_pixel_reg[11]_i_9__0_n_2\,
      CO(0) => \_rgb_pixel_reg[11]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_7\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[11]_i_9__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_18\(0),
      S(2) => \_rgb_pixel[11]_i_37__1_n_0\,
      S(1) => \_rgb_pixel[11]_i_38__1_n_0\,
      S(0) => \_rgb_pixel[11]_i_39__0_n_0\
    );
\_rgb_pixel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[1]_i_1__0_n_0\,
      Q => truck_pixel(1),
      R => \_rgb_pixel[10]_i_1__0_n_0\
    );
\_rgb_pixel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[2]_i_1__0_n_0\,
      Q => truck_pixel(2),
      R => \_rgb_pixel[10]_i_1__0_n_0\
    );
\_rgb_pixel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[4]_i_1__0_n_0\,
      Q => \^_rgb_out_reg[7]\(0),
      R => p_0_in
    );
\_rgb_pixel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[5]_i_1__0_n_0\,
      Q => truck_pixel(5),
      R => \_rgb_pixel[10]_i_1__0_n_0\
    );
\_rgb_pixel_reg[5]_i_11__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[5]_i_38__0_n_0\,
      CO(3) => \_rgb_pixel_reg[5]_i_11__0_n_0\,
      CO(2) => \_rgb_pixel_reg[5]_i_11__0_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_11__0_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_11__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \hc_reg[6]_8\(3 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_11__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_43__0_n_0\,
      S(2) => \_rgb_pixel[5]_i_44__0_n_0\,
      S(1) => \_rgb_pixel[5]_i_45__0_n_0\,
      S(0) => \_rgb_pixel[5]_i_46__0_n_0\
    );
\_rgb_pixel_reg[5]_i_24__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vc_reg[3]_8\(0),
      CO(3) => \_rgb_pixel_reg[5]_2\(0),
      CO(2) => \_rgb_pixel_reg[5]_i_24__0_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_24__0_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_24__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \vc_reg[6]_8\(1 downto 0),
      DI(1) => \_rgb_pixel[5]_i_58_n_0\,
      DI(0) => \^_rgb_pixel_reg[5]_0\(4),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_24__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_59__0_n_0\,
      S(2) => \_rgb_pixel[5]_i_60_n_0\,
      S(1) => \_rgb_pixel[5]_i_61__0_n_0\,
      S(0) => \_rgb_pixel[5]_i_62_n_0\
    );
\_rgb_pixel_reg[5]_i_38__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_rgb_pixel_reg[5]_i_38__0_n_0\,
      CO(2) => \_rgb_pixel_reg[5]_i_38__0_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_38__0_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_38__0_n_3\,
      CYINIT => '1',
      DI(3) => \_rgb_pixel[5]_i_63_n_0\,
      DI(2) => \^_rgb_pixel_reg[5]_0\(12),
      DI(1 downto 0) => \hc_reg[10]\(1 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_38__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_rgb_pixel[5]_i_64__0_n_0\,
      S(2) => \_rgb_pixel[5]_i_65_n_0\,
      S(1 downto 0) => \hc_reg[1]_7\(1 downto 0)
    );
\_rgb_pixel_reg[5]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_rgb_pixel_reg[5]_i_11__0_n_0\,
      CO(3) => \_rgb_pixel_reg[5]_i_4__0_n_0\,
      CO(2) => \_rgb_pixel_reg[5]_i_4__0_n_1\,
      CO(1) => \_rgb_pixel_reg[5]_i_4__0_n_2\,
      CO(0) => \_rgb_pixel_reg[5]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \hc_reg[9]_8\(2 downto 0),
      O(3 downto 0) => \NLW__rgb_pixel_reg[5]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hc_reg[10]_19\(0),
      S(2) => \_rgb_pixel[5]_i_16__0_n_0\,
      S(1) => \_rgb_pixel[5]_i_17__0_n_0\,
      S(0) => \_rgb_pixel[5]_i_18__0_n_0\
    );
\_rgb_pixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[7]_i_1__1_n_0\,
      Q => \^_rgb_out_reg[7]\(1),
      R => \_rgb_pixel[10]_i_1__0_n_0\
    );
\_rgb_pixel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_rgb_pixel[8]_i_1__0_n_0\,
      Q => truck_pixel(8),
      R => p_0_in
    );
\obj_buff10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[0]\,
      Q => \^_rgb_pixel_reg[8]_0\(0),
      R => '0'
    );
\obj_buff10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[10]\,
      Q => \^_rgb_pixel_reg[8]_0\(10),
      R => '0'
    );
\obj_buff10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[11]\,
      Q => \^_rgb_pixel_reg[8]_0\(11),
      R => '0'
    );
\obj_buff10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[12]\,
      Q => \^_rgb_pixel_reg[8]_0\(12),
      R => '0'
    );
\obj_buff10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[13]\,
      Q => \^_rgb_pixel_reg[8]_0\(13),
      R => '0'
    );
\obj_buff10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[14]\,
      Q => \^_rgb_pixel_reg[8]_0\(14),
      R => '0'
    );
\obj_buff10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[15]\,
      Q => \^_rgb_pixel_reg[8]_0\(15),
      R => '0'
    );
\obj_buff10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[16]\,
      Q => \^_rgb_pixel_reg[8]_0\(16),
      R => '0'
    );
\obj_buff10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[17]\,
      Q => \^_rgb_pixel_reg[8]_0\(17),
      R => '0'
    );
\obj_buff10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[18]\,
      Q => \^_rgb_pixel_reg[8]_0\(18),
      R => '0'
    );
\obj_buff10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[19]\,
      Q => \^_rgb_pixel_reg[8]_0\(19),
      R => '0'
    );
\obj_buff10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[1]\,
      Q => \^_rgb_pixel_reg[8]_0\(1),
      R => '0'
    );
\obj_buff10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[20]\,
      Q => \^_rgb_pixel_reg[8]_0\(20),
      R => '0'
    );
\obj_buff10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[2]\,
      Q => \^_rgb_pixel_reg[8]_0\(2),
      R => '0'
    );
\obj_buff10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[3]\,
      Q => \^_rgb_pixel_reg[8]_0\(3),
      R => '0'
    );
\obj_buff10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[4]\,
      Q => \^_rgb_pixel_reg[8]_0\(4),
      R => '0'
    );
\obj_buff10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[5]\,
      Q => \^_rgb_pixel_reg[8]_0\(5),
      R => '0'
    );
\obj_buff10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[6]\,
      Q => \^_rgb_pixel_reg[8]_0\(6),
      R => '0'
    );
\obj_buff10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[7]\,
      Q => \^_rgb_pixel_reg[8]_0\(7),
      R => '0'
    );
\obj_buff10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[8]\,
      Q => \^_rgb_pixel_reg[8]_0\(8),
      R => '0'
    );
\obj_buff10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => \obj_reg10_reg_n_0_[9]\,
      Q => \^_rgb_pixel_reg[8]_0\(9),
      R => '0'
    );
\obj_buff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(0),
      Q => \^q\(0),
      R => '0'
    );
\obj_buff1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(10),
      Q => \^q\(10),
      R => '0'
    );
\obj_buff1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(11),
      Q => \^q\(11),
      R => '0'
    );
\obj_buff1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(12),
      Q => \^q\(12),
      R => '0'
    );
\obj_buff1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(13),
      Q => \^q\(13),
      R => '0'
    );
\obj_buff1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(14),
      Q => \^q\(14),
      R => '0'
    );
\obj_buff1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(15),
      Q => \^q\(15),
      R => '0'
    );
\obj_buff1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(16),
      Q => \^q\(16),
      R => '0'
    );
\obj_buff1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(17),
      Q => \^q\(17),
      R => '0'
    );
\obj_buff1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(18),
      Q => \^q\(18),
      R => '0'
    );
\obj_buff1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(19),
      Q => \^q\(19),
      R => '0'
    );
\obj_buff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(1),
      Q => \^q\(1),
      R => '0'
    );
\obj_buff1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(20),
      Q => \^q\(20),
      R => '0'
    );
\obj_buff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(2),
      Q => \^q\(2),
      R => '0'
    );
\obj_buff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(3),
      Q => \^q\(3),
      R => '0'
    );
\obj_buff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(4),
      Q => \^q\(4),
      R => '0'
    );
\obj_buff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(5),
      Q => \^q\(5),
      R => '0'
    );
\obj_buff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(6),
      Q => \^q\(6),
      R => '0'
    );
\obj_buff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(7),
      Q => \^q\(7),
      R => '0'
    );
\obj_buff1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(8),
      Q => \^q\(8),
      R => '0'
    );
\obj_buff1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg1(9),
      Q => \^q\(9),
      R => '0'
    );
\obj_buff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(0),
      Q => \^_rgb_pixel_reg[5]_0\(0),
      R => '0'
    );
\obj_buff2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(10),
      Q => \^_rgb_pixel_reg[5]_0\(10),
      R => '0'
    );
\obj_buff2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(11),
      Q => \^_rgb_pixel_reg[5]_0\(11),
      R => '0'
    );
\obj_buff2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(12),
      Q => \^_rgb_pixel_reg[5]_0\(12),
      R => '0'
    );
\obj_buff2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(13),
      Q => \^_rgb_pixel_reg[5]_0\(13),
      R => '0'
    );
\obj_buff2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(14),
      Q => \^_rgb_pixel_reg[5]_0\(14),
      R => '0'
    );
\obj_buff2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(15),
      Q => \^_rgb_pixel_reg[5]_0\(15),
      R => '0'
    );
\obj_buff2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(16),
      Q => \^_rgb_pixel_reg[5]_0\(16),
      R => '0'
    );
\obj_buff2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(17),
      Q => \^_rgb_pixel_reg[5]_0\(17),
      R => '0'
    );
\obj_buff2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(18),
      Q => \^_rgb_pixel_reg[5]_0\(18),
      R => '0'
    );
\obj_buff2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(19),
      Q => \^_rgb_pixel_reg[5]_0\(19),
      R => '0'
    );
\obj_buff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(1),
      Q => \^_rgb_pixel_reg[5]_0\(1),
      R => '0'
    );
\obj_buff2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(20),
      Q => \^_rgb_pixel_reg[5]_0\(20),
      R => '0'
    );
\obj_buff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(2),
      Q => \^_rgb_pixel_reg[5]_0\(2),
      R => '0'
    );
\obj_buff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(3),
      Q => \^_rgb_pixel_reg[5]_0\(3),
      R => '0'
    );
\obj_buff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(4),
      Q => \^_rgb_pixel_reg[5]_0\(4),
      R => '0'
    );
\obj_buff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(5),
      Q => \^_rgb_pixel_reg[5]_0\(5),
      R => '0'
    );
\obj_buff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(6),
      Q => \^_rgb_pixel_reg[5]_0\(6),
      R => '0'
    );
\obj_buff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(7),
      Q => \^_rgb_pixel_reg[5]_0\(7),
      R => '0'
    );
\obj_buff2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(8),
      Q => \^_rgb_pixel_reg[5]_0\(8),
      R => '0'
    );
\obj_buff2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg2(9),
      Q => \^_rgb_pixel_reg[5]_0\(9),
      R => '0'
    );
\obj_buff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(0),
      Q => \^_rgb_pixel_reg[1]_0\(0),
      R => '0'
    );
\obj_buff3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(10),
      Q => \^_rgb_pixel_reg[1]_0\(10),
      R => '0'
    );
\obj_buff3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(11),
      Q => \^_rgb_pixel_reg[1]_0\(11),
      R => '0'
    );
\obj_buff3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(12),
      Q => \^_rgb_pixel_reg[1]_0\(12),
      R => '0'
    );
\obj_buff3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(13),
      Q => \^_rgb_pixel_reg[1]_0\(13),
      R => '0'
    );
\obj_buff3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(14),
      Q => \^_rgb_pixel_reg[1]_0\(14),
      R => '0'
    );
\obj_buff3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(15),
      Q => \^_rgb_pixel_reg[1]_0\(15),
      R => '0'
    );
\obj_buff3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(16),
      Q => \^_rgb_pixel_reg[1]_0\(16),
      R => '0'
    );
\obj_buff3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(17),
      Q => \^_rgb_pixel_reg[1]_0\(17),
      R => '0'
    );
\obj_buff3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(18),
      Q => \^_rgb_pixel_reg[1]_0\(18),
      R => '0'
    );
\obj_buff3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(19),
      Q => \^_rgb_pixel_reg[1]_0\(19),
      R => '0'
    );
\obj_buff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(1),
      Q => \^_rgb_pixel_reg[1]_0\(1),
      R => '0'
    );
\obj_buff3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(20),
      Q => \^_rgb_pixel_reg[1]_0\(20),
      R => '0'
    );
\obj_buff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(2),
      Q => \^_rgb_pixel_reg[1]_0\(2),
      R => '0'
    );
\obj_buff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(3),
      Q => \^_rgb_pixel_reg[1]_0\(3),
      R => '0'
    );
\obj_buff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(4),
      Q => \^_rgb_pixel_reg[1]_0\(4),
      R => '0'
    );
\obj_buff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(5),
      Q => \^_rgb_pixel_reg[1]_0\(5),
      R => '0'
    );
\obj_buff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(6),
      Q => \^_rgb_pixel_reg[1]_0\(6),
      R => '0'
    );
\obj_buff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(7),
      Q => \^_rgb_pixel_reg[1]_0\(7),
      R => '0'
    );
\obj_buff3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(8),
      Q => \^_rgb_pixel_reg[1]_0\(8),
      R => '0'
    );
\obj_buff3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg3(9),
      Q => \^_rgb_pixel_reg[1]_0\(9),
      R => '0'
    );
\obj_buff4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(0),
      Q => \^_rgb_pixel_reg[10]_0\(0),
      R => '0'
    );
\obj_buff4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(10),
      Q => \^_rgb_pixel_reg[10]_0\(10),
      R => '0'
    );
\obj_buff4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(11),
      Q => \^_rgb_pixel_reg[10]_0\(11),
      R => '0'
    );
\obj_buff4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(12),
      Q => \^_rgb_pixel_reg[10]_0\(12),
      R => '0'
    );
\obj_buff4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(13),
      Q => \^_rgb_pixel_reg[10]_0\(13),
      R => '0'
    );
\obj_buff4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(14),
      Q => \^_rgb_pixel_reg[10]_0\(14),
      R => '0'
    );
\obj_buff4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(15),
      Q => \^_rgb_pixel_reg[10]_0\(15),
      R => '0'
    );
\obj_buff4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(16),
      Q => \^_rgb_pixel_reg[10]_0\(16),
      R => '0'
    );
\obj_buff4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(17),
      Q => \^_rgb_pixel_reg[10]_0\(17),
      R => '0'
    );
\obj_buff4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(18),
      Q => \^_rgb_pixel_reg[10]_0\(18),
      R => '0'
    );
\obj_buff4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(19),
      Q => \^_rgb_pixel_reg[10]_0\(19),
      R => '0'
    );
\obj_buff4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(1),
      Q => \^_rgb_pixel_reg[10]_0\(1),
      R => '0'
    );
\obj_buff4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(20),
      Q => \^_rgb_pixel_reg[10]_0\(20),
      R => '0'
    );
\obj_buff4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(2),
      Q => \^_rgb_pixel_reg[10]_0\(2),
      R => '0'
    );
\obj_buff4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(3),
      Q => \^_rgb_pixel_reg[10]_0\(3),
      R => '0'
    );
\obj_buff4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(4),
      Q => \^_rgb_pixel_reg[10]_0\(4),
      R => '0'
    );
\obj_buff4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(5),
      Q => \^_rgb_pixel_reg[10]_0\(5),
      R => '0'
    );
\obj_buff4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(6),
      Q => \^_rgb_pixel_reg[10]_0\(6),
      R => '0'
    );
\obj_buff4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(7),
      Q => \^_rgb_pixel_reg[10]_0\(7),
      R => '0'
    );
\obj_buff4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(8),
      Q => \^_rgb_pixel_reg[10]_0\(8),
      R => '0'
    );
\obj_buff4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg4(9),
      Q => \^_rgb_pixel_reg[10]_0\(9),
      R => '0'
    );
\obj_buff5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(0),
      Q => \^_rgb_pixel_reg[0]_1\(0),
      R => '0'
    );
\obj_buff5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(10),
      Q => \^_rgb_pixel_reg[0]_1\(10),
      R => '0'
    );
\obj_buff5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(11),
      Q => \^_rgb_pixel_reg[0]_1\(11),
      R => '0'
    );
\obj_buff5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(12),
      Q => \^_rgb_pixel_reg[0]_1\(12),
      R => '0'
    );
\obj_buff5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(13),
      Q => \^_rgb_pixel_reg[0]_1\(13),
      R => '0'
    );
\obj_buff5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(14),
      Q => \^_rgb_pixel_reg[0]_1\(14),
      R => '0'
    );
\obj_buff5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(15),
      Q => \^_rgb_pixel_reg[0]_1\(15),
      R => '0'
    );
\obj_buff5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(16),
      Q => \^_rgb_pixel_reg[0]_1\(16),
      R => '0'
    );
\obj_buff5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(17),
      Q => \^_rgb_pixel_reg[0]_1\(17),
      R => '0'
    );
\obj_buff5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(18),
      Q => \^_rgb_pixel_reg[0]_1\(18),
      R => '0'
    );
\obj_buff5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(19),
      Q => \^_rgb_pixel_reg[0]_1\(19),
      R => '0'
    );
\obj_buff5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(1),
      Q => \^_rgb_pixel_reg[0]_1\(1),
      R => '0'
    );
\obj_buff5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(20),
      Q => \^_rgb_pixel_reg[0]_1\(20),
      R => '0'
    );
\obj_buff5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(2),
      Q => \^_rgb_pixel_reg[0]_1\(2),
      R => '0'
    );
\obj_buff5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(3),
      Q => \^_rgb_pixel_reg[0]_1\(3),
      R => '0'
    );
\obj_buff5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(4),
      Q => \^_rgb_pixel_reg[0]_1\(4),
      R => '0'
    );
\obj_buff5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(5),
      Q => \^_rgb_pixel_reg[0]_1\(5),
      R => '0'
    );
\obj_buff5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(6),
      Q => \^_rgb_pixel_reg[0]_1\(6),
      R => '0'
    );
\obj_buff5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(7),
      Q => \^_rgb_pixel_reg[0]_1\(7),
      R => '0'
    );
\obj_buff5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(8),
      Q => \^_rgb_pixel_reg[0]_1\(8),
      R => '0'
    );
\obj_buff5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg5(9),
      Q => \^_rgb_pixel_reg[0]_1\(9),
      R => '0'
    );
\obj_buff6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(0),
      Q => \^_rgb_pixel_reg[7]_0\(0),
      R => '0'
    );
\obj_buff6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(10),
      Q => \^_rgb_pixel_reg[7]_0\(10),
      R => '0'
    );
\obj_buff6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(11),
      Q => \^_rgb_pixel_reg[7]_0\(11),
      R => '0'
    );
\obj_buff6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(12),
      Q => \^_rgb_pixel_reg[7]_0\(12),
      R => '0'
    );
\obj_buff6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(13),
      Q => \^_rgb_pixel_reg[7]_0\(13),
      R => '0'
    );
\obj_buff6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(14),
      Q => \^_rgb_pixel_reg[7]_0\(14),
      R => '0'
    );
\obj_buff6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(15),
      Q => \^_rgb_pixel_reg[7]_0\(15),
      R => '0'
    );
\obj_buff6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(16),
      Q => \^_rgb_pixel_reg[7]_0\(16),
      R => '0'
    );
\obj_buff6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(17),
      Q => \^_rgb_pixel_reg[7]_0\(17),
      R => '0'
    );
\obj_buff6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(18),
      Q => \^_rgb_pixel_reg[7]_0\(18),
      R => '0'
    );
\obj_buff6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(19),
      Q => \^_rgb_pixel_reg[7]_0\(19),
      R => '0'
    );
\obj_buff6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(1),
      Q => \^_rgb_pixel_reg[7]_0\(1),
      R => '0'
    );
\obj_buff6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(20),
      Q => \^_rgb_pixel_reg[7]_0\(20),
      R => '0'
    );
\obj_buff6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(2),
      Q => \^_rgb_pixel_reg[7]_0\(2),
      R => '0'
    );
\obj_buff6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(3),
      Q => \^_rgb_pixel_reg[7]_0\(3),
      R => '0'
    );
\obj_buff6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(4),
      Q => \^_rgb_pixel_reg[7]_0\(4),
      R => '0'
    );
\obj_buff6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(5),
      Q => \^_rgb_pixel_reg[7]_0\(5),
      R => '0'
    );
\obj_buff6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(6),
      Q => \^_rgb_pixel_reg[7]_0\(6),
      R => '0'
    );
\obj_buff6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(7),
      Q => \^_rgb_pixel_reg[7]_0\(7),
      R => '0'
    );
\obj_buff6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(8),
      Q => \^_rgb_pixel_reg[7]_0\(8),
      R => '0'
    );
\obj_buff6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg6(9),
      Q => \^_rgb_pixel_reg[7]_0\(9),
      R => '0'
    );
\obj_buff7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(0),
      Q => \^_rgb_pixel_reg[11]_0\(0),
      R => '0'
    );
\obj_buff7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(10),
      Q => \^_rgb_pixel_reg[11]_0\(10),
      R => '0'
    );
\obj_buff7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(11),
      Q => \^_rgb_pixel_reg[11]_0\(11),
      R => '0'
    );
\obj_buff7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(12),
      Q => \^_rgb_pixel_reg[11]_0\(12),
      R => '0'
    );
\obj_buff7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(13),
      Q => \^_rgb_pixel_reg[11]_0\(13),
      R => '0'
    );
\obj_buff7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(14),
      Q => \^_rgb_pixel_reg[11]_0\(14),
      R => '0'
    );
\obj_buff7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(15),
      Q => \^_rgb_pixel_reg[11]_0\(15),
      R => '0'
    );
\obj_buff7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(16),
      Q => \^_rgb_pixel_reg[11]_0\(16),
      R => '0'
    );
\obj_buff7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(17),
      Q => \^_rgb_pixel_reg[11]_0\(17),
      R => '0'
    );
\obj_buff7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(18),
      Q => \^_rgb_pixel_reg[11]_0\(18),
      R => '0'
    );
\obj_buff7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(19),
      Q => \^_rgb_pixel_reg[11]_0\(19),
      R => '0'
    );
\obj_buff7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(1),
      Q => \^_rgb_pixel_reg[11]_0\(1),
      R => '0'
    );
\obj_buff7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(20),
      Q => \^_rgb_pixel_reg[11]_0\(20),
      R => '0'
    );
\obj_buff7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(2),
      Q => \^_rgb_pixel_reg[11]_0\(2),
      R => '0'
    );
\obj_buff7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(3),
      Q => \^_rgb_pixel_reg[11]_0\(3),
      R => '0'
    );
\obj_buff7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(4),
      Q => \^_rgb_pixel_reg[11]_0\(4),
      R => '0'
    );
\obj_buff7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(5),
      Q => \^_rgb_pixel_reg[11]_0\(5),
      R => '0'
    );
\obj_buff7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(6),
      Q => \^_rgb_pixel_reg[11]_0\(6),
      R => '0'
    );
\obj_buff7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(7),
      Q => \^_rgb_pixel_reg[11]_0\(7),
      R => '0'
    );
\obj_buff7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(8),
      Q => \^_rgb_pixel_reg[11]_0\(8),
      R => '0'
    );
\obj_buff7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg7(9),
      Q => \^_rgb_pixel_reg[11]_0\(9),
      R => '0'
    );
\obj_buff8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(0),
      Q => \^_rgb_pixel_reg[0]_0\(0),
      R => '0'
    );
\obj_buff8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(10),
      Q => \^_rgb_pixel_reg[0]_0\(10),
      R => '0'
    );
\obj_buff8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(11),
      Q => \^_rgb_pixel_reg[0]_0\(11),
      R => '0'
    );
\obj_buff8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(12),
      Q => \^_rgb_pixel_reg[0]_0\(12),
      R => '0'
    );
\obj_buff8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(13),
      Q => \^_rgb_pixel_reg[0]_0\(13),
      R => '0'
    );
\obj_buff8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(14),
      Q => \^_rgb_pixel_reg[0]_0\(14),
      R => '0'
    );
\obj_buff8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(15),
      Q => \^_rgb_pixel_reg[0]_0\(15),
      R => '0'
    );
\obj_buff8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(16),
      Q => \^_rgb_pixel_reg[0]_0\(16),
      R => '0'
    );
\obj_buff8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(17),
      Q => \^_rgb_pixel_reg[0]_0\(17),
      R => '0'
    );
\obj_buff8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(18),
      Q => \^_rgb_pixel_reg[0]_0\(18),
      R => '0'
    );
\obj_buff8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(19),
      Q => \^_rgb_pixel_reg[0]_0\(19),
      R => '0'
    );
\obj_buff8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(1),
      Q => \^_rgb_pixel_reg[0]_0\(1),
      R => '0'
    );
\obj_buff8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(20),
      Q => \^_rgb_pixel_reg[0]_0\(20),
      R => '0'
    );
\obj_buff8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(2),
      Q => \^_rgb_pixel_reg[0]_0\(2),
      R => '0'
    );
\obj_buff8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(3),
      Q => \^_rgb_pixel_reg[0]_0\(3),
      R => '0'
    );
\obj_buff8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(4),
      Q => \^_rgb_pixel_reg[0]_0\(4),
      R => '0'
    );
\obj_buff8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(5),
      Q => \^_rgb_pixel_reg[0]_0\(5),
      R => '0'
    );
\obj_buff8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(6),
      Q => \^_rgb_pixel_reg[0]_0\(6),
      R => '0'
    );
\obj_buff8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(7),
      Q => \^_rgb_pixel_reg[0]_0\(7),
      R => '0'
    );
\obj_buff8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(8),
      Q => \^_rgb_pixel_reg[0]_0\(8),
      R => '0'
    );
\obj_buff8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg8(9),
      Q => \^_rgb_pixel_reg[0]_0\(9),
      R => '0'
    );
\obj_buff9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(0),
      Q => \^_rgb_pixel_reg[2]_0\(0),
      R => '0'
    );
\obj_buff9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(10),
      Q => \^_rgb_pixel_reg[2]_0\(10),
      R => '0'
    );
\obj_buff9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(11),
      Q => \^_rgb_pixel_reg[2]_0\(11),
      R => '0'
    );
\obj_buff9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(12),
      Q => \^_rgb_pixel_reg[2]_0\(12),
      R => '0'
    );
\obj_buff9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(13),
      Q => \^_rgb_pixel_reg[2]_0\(13),
      R => '0'
    );
\obj_buff9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(14),
      Q => \^_rgb_pixel_reg[2]_0\(14),
      R => '0'
    );
\obj_buff9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(15),
      Q => \^_rgb_pixel_reg[2]_0\(15),
      R => '0'
    );
\obj_buff9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(16),
      Q => \^_rgb_pixel_reg[2]_0\(16),
      R => '0'
    );
\obj_buff9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(17),
      Q => \^_rgb_pixel_reg[2]_0\(17),
      R => '0'
    );
\obj_buff9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(18),
      Q => \^_rgb_pixel_reg[2]_0\(18),
      R => '0'
    );
\obj_buff9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(19),
      Q => \^_rgb_pixel_reg[2]_0\(19),
      R => '0'
    );
\obj_buff9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(1),
      Q => \^_rgb_pixel_reg[2]_0\(1),
      R => '0'
    );
\obj_buff9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(20),
      Q => \^_rgb_pixel_reg[2]_0\(20),
      R => '0'
    );
\obj_buff9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(2),
      Q => \^_rgb_pixel_reg[2]_0\(2),
      R => '0'
    );
\obj_buff9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(3),
      Q => \^_rgb_pixel_reg[2]_0\(3),
      R => '0'
    );
\obj_buff9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(4),
      Q => \^_rgb_pixel_reg[2]_0\(4),
      R => '0'
    );
\obj_buff9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(5),
      Q => \^_rgb_pixel_reg[2]_0\(5),
      R => '0'
    );
\obj_buff9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(6),
      Q => \^_rgb_pixel_reg[2]_0\(6),
      R => '0'
    );
\obj_buff9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(7),
      Q => \^_rgb_pixel_reg[2]_0\(7),
      R => '0'
    );
\obj_buff9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(8),
      Q => \^_rgb_pixel_reg[2]_0\(8),
      R => '0'
    );
\obj_buff9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \vc_reg[2]\(0),
      D => obj_reg9(9),
      Q => \^_rgb_pixel_reg[2]_0\(9),
      R => '0'
    );
\obj_reg10[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \obj_reg10[20]_i_2_n_0\,
      I1 => \slv_reg2_reg[31]\(22),
      O => obj_reg100
    );
\obj_reg10[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(31),
      I1 => \slv_reg2_reg[31]\(27),
      I2 => \obj_reg1[20]_i_3_n_0\,
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \slv_reg2_reg[31]\(30),
      I5 => \slv_reg2_reg[31]\(21),
      O => \obj_reg10[20]_i_2_n_0\
    );
\obj_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(0),
      Q => \obj_reg10_reg_n_0_[0]\,
      R => '0'
    );
\obj_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(10),
      Q => \obj_reg10_reg_n_0_[10]\,
      R => '0'
    );
\obj_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(11),
      Q => \obj_reg10_reg_n_0_[11]\,
      R => '0'
    );
\obj_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(12),
      Q => \obj_reg10_reg_n_0_[12]\,
      R => '0'
    );
\obj_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(13),
      Q => \obj_reg10_reg_n_0_[13]\,
      R => '0'
    );
\obj_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(14),
      Q => \obj_reg10_reg_n_0_[14]\,
      R => '0'
    );
\obj_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(15),
      Q => \obj_reg10_reg_n_0_[15]\,
      R => '0'
    );
\obj_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(16),
      Q => \obj_reg10_reg_n_0_[16]\,
      R => '0'
    );
\obj_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(17),
      Q => \obj_reg10_reg_n_0_[17]\,
      R => '0'
    );
\obj_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(18),
      Q => \obj_reg10_reg_n_0_[18]\,
      R => '0'
    );
\obj_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(19),
      Q => \obj_reg10_reg_n_0_[19]\,
      R => '0'
    );
\obj_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(1),
      Q => \obj_reg10_reg_n_0_[1]\,
      R => '0'
    );
\obj_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(20),
      Q => \obj_reg10_reg_n_0_[20]\,
      R => '0'
    );
\obj_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(2),
      Q => \obj_reg10_reg_n_0_[2]\,
      R => '0'
    );
\obj_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(3),
      Q => \obj_reg10_reg_n_0_[3]\,
      R => '0'
    );
\obj_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(4),
      Q => \obj_reg10_reg_n_0_[4]\,
      R => '0'
    );
\obj_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(5),
      Q => \obj_reg10_reg_n_0_[5]\,
      R => '0'
    );
\obj_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(6),
      Q => \obj_reg10_reg_n_0_[6]\,
      R => '0'
    );
\obj_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(7),
      Q => \obj_reg10_reg_n_0_[7]\,
      R => '0'
    );
\obj_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(8),
      Q => \obj_reg10_reg_n_0_[8]\,
      R => '0'
    );
\obj_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg100,
      D => \slv_reg2_reg[31]\(9),
      Q => \obj_reg10_reg_n_0_[9]\,
      R => '0'
    );
\obj_reg1[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \obj_reg1[20]_i_2__0_n_0\,
      I1 => \slv_reg2_reg[31]\(22),
      O => obj_reg10
    );
\obj_reg1[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(31),
      I1 => \slv_reg2_reg[31]\(27),
      I2 => \obj_reg1[20]_i_3_n_0\,
      I3 => \slv_reg2_reg[31]\(24),
      I4 => \slv_reg2_reg[31]\(30),
      I5 => \slv_reg2_reg[31]\(21),
      O => \obj_reg1[20]_i_2__0_n_0\
    );
\obj_reg1[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(28),
      I1 => \slv_reg2_reg[31]\(29),
      I2 => \slv_reg2_reg[31]\(26),
      I3 => \slv_reg2_reg[31]\(25),
      I4 => \slv_reg2_reg[31]\(23),
      O => \obj_reg1[20]_i_3_n_0\
    );
\obj_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg1(0),
      R => '0'
    );
\obj_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg1(10),
      R => '0'
    );
\obj_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg1(11),
      R => '0'
    );
\obj_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg1(12),
      R => '0'
    );
\obj_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg1(13),
      R => '0'
    );
\obj_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg1(14),
      R => '0'
    );
\obj_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg1(15),
      R => '0'
    );
\obj_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg1(16),
      R => '0'
    );
\obj_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg1(17),
      R => '0'
    );
\obj_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg1(18),
      R => '0'
    );
\obj_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg1(19),
      R => '0'
    );
\obj_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg1(1),
      R => '0'
    );
\obj_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg1(20),
      R => '0'
    );
\obj_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg1(2),
      R => '0'
    );
\obj_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg1(3),
      R => '0'
    );
\obj_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg1(4),
      R => '0'
    );
\obj_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg1(5),
      R => '0'
    );
\obj_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg1(6),
      R => '0'
    );
\obj_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg1(7),
      R => '0'
    );
\obj_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg1(8),
      R => '0'
    );
\obj_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg10,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg1(9),
      R => '0'
    );
\obj_reg2[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \obj_reg2[20]_i_2_n_0\,
      I2 => \slv_reg2_reg[31]\(22),
      O => obj_reg20
    );
\obj_reg2[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(30),
      I1 => \slv_reg2_reg[31]\(24),
      I2 => \obj_reg1[20]_i_3_n_0\,
      I3 => \slv_reg2_reg[31]\(27),
      I4 => \slv_reg2_reg[31]\(31),
      O => \obj_reg2[20]_i_2_n_0\
    );
\obj_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg2(0),
      R => '0'
    );
\obj_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg2(10),
      R => '0'
    );
\obj_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg2(11),
      R => '0'
    );
\obj_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg2(12),
      R => '0'
    );
\obj_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg2(13),
      R => '0'
    );
\obj_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg2(14),
      R => '0'
    );
\obj_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg2(15),
      R => '0'
    );
\obj_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg2(16),
      R => '0'
    );
\obj_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg2(17),
      R => '0'
    );
\obj_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg2(18),
      R => '0'
    );
\obj_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg2(19),
      R => '0'
    );
\obj_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg2(1),
      R => '0'
    );
\obj_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg2(20),
      R => '0'
    );
\obj_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg2(2),
      R => '0'
    );
\obj_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg2(3),
      R => '0'
    );
\obj_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg2(4),
      R => '0'
    );
\obj_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg2(5),
      R => '0'
    );
\obj_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg2(6),
      R => '0'
    );
\obj_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg2(7),
      R => '0'
    );
\obj_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg2(8),
      R => '0'
    );
\obj_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg20,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg2(9),
      R => '0'
    );
\obj_reg3[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \obj_reg1[20]_i_2__0_n_0\,
      I1 => \slv_reg2_reg[31]\(22),
      O => obj_reg30
    );
\obj_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg3(0),
      R => '0'
    );
\obj_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg3(10),
      R => '0'
    );
\obj_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg3(11),
      R => '0'
    );
\obj_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg3(12),
      R => '0'
    );
\obj_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg3(13),
      R => '0'
    );
\obj_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg3(14),
      R => '0'
    );
\obj_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg3(15),
      R => '0'
    );
\obj_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg3(16),
      R => '0'
    );
\obj_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg3(17),
      R => '0'
    );
\obj_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg3(18),
      R => '0'
    );
\obj_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg3(19),
      R => '0'
    );
\obj_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg3(1),
      R => '0'
    );
\obj_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg3(20),
      R => '0'
    );
\obj_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg3(2),
      R => '0'
    );
\obj_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg3(3),
      R => '0'
    );
\obj_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg3(4),
      R => '0'
    );
\obj_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg3(5),
      R => '0'
    );
\obj_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg3(6),
      R => '0'
    );
\obj_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg3(7),
      R => '0'
    );
\obj_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg3(8),
      R => '0'
    );
\obj_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg30,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg3(9),
      R => '0'
    );
\obj_reg4[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \obj_reg7[20]_i_2__0_n_0\,
      I2 => \slv_reg2_reg[31]\(22),
      O => obj_reg40
    );
\obj_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg4(0),
      R => '0'
    );
\obj_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg4(10),
      R => '0'
    );
\obj_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg4(11),
      R => '0'
    );
\obj_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg4(12),
      R => '0'
    );
\obj_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg4(13),
      R => '0'
    );
\obj_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg4(14),
      R => '0'
    );
\obj_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg4(15),
      R => '0'
    );
\obj_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg4(16),
      R => '0'
    );
\obj_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg4(17),
      R => '0'
    );
\obj_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg4(18),
      R => '0'
    );
\obj_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg4(19),
      R => '0'
    );
\obj_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg4(1),
      R => '0'
    );
\obj_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg4(20),
      R => '0'
    );
\obj_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg4(2),
      R => '0'
    );
\obj_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg4(3),
      R => '0'
    );
\obj_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg4(4),
      R => '0'
    );
\obj_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg4(5),
      R => '0'
    );
\obj_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg4(6),
      R => '0'
    );
\obj_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg4(7),
      R => '0'
    );
\obj_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg4(8),
      R => '0'
    );
\obj_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg40,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg4(9),
      R => '0'
    );
\obj_reg5[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \obj_reg7[20]_i_2__0_n_0\,
      I2 => \slv_reg2_reg[31]\(22),
      O => obj_reg50
    );
\obj_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg5(0),
      R => '0'
    );
\obj_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg5(10),
      R => '0'
    );
\obj_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg5(11),
      R => '0'
    );
\obj_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg5(12),
      R => '0'
    );
\obj_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg5(13),
      R => '0'
    );
\obj_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg5(14),
      R => '0'
    );
\obj_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg5(15),
      R => '0'
    );
\obj_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg5(16),
      R => '0'
    );
\obj_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg5(17),
      R => '0'
    );
\obj_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg5(18),
      R => '0'
    );
\obj_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg5(19),
      R => '0'
    );
\obj_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg5(1),
      R => '0'
    );
\obj_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg5(20),
      R => '0'
    );
\obj_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg5(2),
      R => '0'
    );
\obj_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg5(3),
      R => '0'
    );
\obj_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg5(4),
      R => '0'
    );
\obj_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg5(5),
      R => '0'
    );
\obj_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg5(6),
      R => '0'
    );
\obj_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg5(7),
      R => '0'
    );
\obj_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg5(8),
      R => '0'
    );
\obj_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg50,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg5(9),
      R => '0'
    );
\obj_reg6[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \obj_reg7[20]_i_2__0_n_0\,
      I2 => \slv_reg2_reg[31]\(22),
      O => obj_reg60
    );
\obj_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg6(0),
      R => '0'
    );
\obj_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg6(10),
      R => '0'
    );
\obj_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg6(11),
      R => '0'
    );
\obj_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg6(12),
      R => '0'
    );
\obj_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg6(13),
      R => '0'
    );
\obj_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg6(14),
      R => '0'
    );
\obj_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg6(15),
      R => '0'
    );
\obj_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg6(16),
      R => '0'
    );
\obj_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg6(17),
      R => '0'
    );
\obj_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg6(18),
      R => '0'
    );
\obj_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg6(19),
      R => '0'
    );
\obj_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg6(1),
      R => '0'
    );
\obj_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg6(20),
      R => '0'
    );
\obj_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg6(2),
      R => '0'
    );
\obj_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg6(3),
      R => '0'
    );
\obj_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg6(4),
      R => '0'
    );
\obj_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg6(5),
      R => '0'
    );
\obj_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg6(6),
      R => '0'
    );
\obj_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg6(7),
      R => '0'
    );
\obj_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg6(8),
      R => '0'
    );
\obj_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg60,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg6(9),
      R => '0'
    );
\obj_reg7[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \obj_reg7[20]_i_2__0_n_0\,
      I2 => \slv_reg2_reg[31]\(22),
      O => obj_reg70
    );
\obj_reg7[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(30),
      I1 => \slv_reg2_reg[31]\(24),
      I2 => \obj_reg7[20]_i_3__0_n_0\,
      I3 => \slv_reg2_reg[31]\(23),
      I4 => \slv_reg2_reg[31]\(27),
      I5 => \slv_reg2_reg[31]\(31),
      O => \obj_reg7[20]_i_2__0_n_0\
    );
\obj_reg7[20]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(25),
      I1 => \slv_reg2_reg[31]\(26),
      I2 => \slv_reg2_reg[31]\(29),
      I3 => \slv_reg2_reg[31]\(28),
      O => \obj_reg7[20]_i_3__0_n_0\
    );
\obj_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg7(0),
      R => '0'
    );
\obj_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg7(10),
      R => '0'
    );
\obj_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg7(11),
      R => '0'
    );
\obj_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg7(12),
      R => '0'
    );
\obj_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg7(13),
      R => '0'
    );
\obj_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg7(14),
      R => '0'
    );
\obj_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg7(15),
      R => '0'
    );
\obj_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg7(16),
      R => '0'
    );
\obj_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg7(17),
      R => '0'
    );
\obj_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg7(18),
      R => '0'
    );
\obj_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg7(19),
      R => '0'
    );
\obj_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg7(1),
      R => '0'
    );
\obj_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg7(20),
      R => '0'
    );
\obj_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg7(2),
      R => '0'
    );
\obj_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg7(3),
      R => '0'
    );
\obj_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg7(4),
      R => '0'
    );
\obj_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg7(5),
      R => '0'
    );
\obj_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg7(6),
      R => '0'
    );
\obj_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg7(7),
      R => '0'
    );
\obj_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg7(8),
      R => '0'
    );
\obj_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg70,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg7(9),
      R => '0'
    );
\obj_reg8[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \obj_reg10[20]_i_2_n_0\,
      I1 => \slv_reg2_reg[31]\(22),
      O => obj_reg80
    );
\obj_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg8(0),
      R => '0'
    );
\obj_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg8(10),
      R => '0'
    );
\obj_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg8(11),
      R => '0'
    );
\obj_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg8(12),
      R => '0'
    );
\obj_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg8(13),
      R => '0'
    );
\obj_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg8(14),
      R => '0'
    );
\obj_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg8(15),
      R => '0'
    );
\obj_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg8(16),
      R => '0'
    );
\obj_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg8(17),
      R => '0'
    );
\obj_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg8(18),
      R => '0'
    );
\obj_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg8(19),
      R => '0'
    );
\obj_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg8(1),
      R => '0'
    );
\obj_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg8(20),
      R => '0'
    );
\obj_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg8(2),
      R => '0'
    );
\obj_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg8(3),
      R => '0'
    );
\obj_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg8(4),
      R => '0'
    );
\obj_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg8(5),
      R => '0'
    );
\obj_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg8(6),
      R => '0'
    );
\obj_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg8(7),
      R => '0'
    );
\obj_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg8(8),
      R => '0'
    );
\obj_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg80,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg8(9),
      R => '0'
    );
\obj_reg9[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(21),
      I1 => \obj_reg9[20]_i_2_n_0\,
      I2 => \slv_reg2_reg[31]\(22),
      O => obj_reg90
    );
\obj_reg9[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \slv_reg2_reg[31]\(30),
      I1 => \slv_reg2_reg[31]\(24),
      I2 => \obj_reg1[20]_i_3_n_0\,
      I3 => \slv_reg2_reg[31]\(27),
      I4 => \slv_reg2_reg[31]\(31),
      O => \obj_reg9[20]_i_2_n_0\
    );
\obj_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(0),
      Q => obj_reg9(0),
      R => '0'
    );
\obj_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(10),
      Q => obj_reg9(10),
      R => '0'
    );
\obj_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(11),
      Q => obj_reg9(11),
      R => '0'
    );
\obj_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(12),
      Q => obj_reg9(12),
      R => '0'
    );
\obj_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(13),
      Q => obj_reg9(13),
      R => '0'
    );
\obj_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(14),
      Q => obj_reg9(14),
      R => '0'
    );
\obj_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(15),
      Q => obj_reg9(15),
      R => '0'
    );
\obj_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(16),
      Q => obj_reg9(16),
      R => '0'
    );
\obj_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(17),
      Q => obj_reg9(17),
      R => '0'
    );
\obj_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(18),
      Q => obj_reg9(18),
      R => '0'
    );
\obj_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(19),
      Q => obj_reg9(19),
      R => '0'
    );
\obj_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(1),
      Q => obj_reg9(1),
      R => '0'
    );
\obj_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(20),
      Q => obj_reg9(20),
      R => '0'
    );
\obj_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(2),
      Q => obj_reg9(2),
      R => '0'
    );
\obj_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(3),
      Q => obj_reg9(3),
      R => '0'
    );
\obj_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(4),
      Q => obj_reg9(4),
      R => '0'
    );
\obj_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(5),
      Q => obj_reg9(5),
      R => '0'
    );
\obj_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(6),
      Q => obj_reg9(6),
      R => '0'
    );
\obj_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(7),
      Q => obj_reg9(7),
      R => '0'
    );
\obj_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(8),
      Q => obj_reg9(8),
      R => '0'
    );
\obj_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => obj_reg90,
      D => \slv_reg2_reg[31]\(9),
      Q => obj_reg9(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI is
  port (
    hsync_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    \axi_awaddr_reg[3]_0\ : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    \_rgb_pixel_reg[0]\ : out STD_LOGIC;
    vcount : out STD_LOGIC_VECTOR ( 8 downto 0 );
    hcount : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \p_0_in__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bg_filled_reg_0 : out STD_LOGIC;
    bg_filled_reg_1 : out STD_LOGIC;
    slv_reg_wren : out STD_LOGIC;
    \obj_buff1_reg[20]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    hsync_in : in STD_LOGIC;
    pclk : in STD_LOGIC;
    vsync_in : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    axi_awready_reg_1 : in STD_LOGIC;
    axi_arready_reg_0 : in STD_LOGIC;
    \axi_awaddr_reg[3]_1\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    fsync_in : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vc_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI : entity is "Video_Controller_4regs_v1_S00_AXI";
end microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI is
  signal \^_rgb_pixel_reg[0]\ : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \^axi_awaddr_reg[3]_0\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal background_pixel : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal bg_filled_i_4_n_0 : STD_LOGIC;
  signal bg_filled_i_5_n_0 : STD_LOGIC;
  signal bg_filled_i_6_n_0 : STD_LOGIC;
  signal bg_filled_i_7_n_0 : STD_LOGIC;
  signal bg_reg0 : STD_LOGIC;
  signal \bg_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \bg_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \bg_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \bg_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal bg_reg0_reg_r_n_0 : STD_LOGIC;
  signal bg_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bg_reg1_reg_r_n_0 : STD_LOGIC;
  signal bg_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bg_reg2_reg[10]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[11]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[12]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[13]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[14]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[15]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[16]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[17]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[18]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[19]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[20]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[21]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[22]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[23]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[24]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[25]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[26]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[27]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[28]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[29]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[30]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[31]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[4]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[5]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[6]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[7]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[8]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg2_reg[9]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\ : STD_LOGIC;
  signal bg_reg2_reg_r_n_0 : STD_LOGIC;
  signal bg_reg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bg_reg3_reg[10]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[11]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[12]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[13]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[14]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[15]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[16]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[17]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[18]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[19]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[20]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[21]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[22]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[23]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[24]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[25]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[26]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[27]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[28]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[29]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[30]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[31]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[4]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[5]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[6]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[7]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[8]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg[9]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__0_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__10_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__11_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__12_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__13_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__14_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__15_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__16_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__17_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__18_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__19_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__1_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__20_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__21_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__22_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__23_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__24_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__25_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__26_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__2_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__3_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__4_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__5_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__6_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__7_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__8_n_0\ : STD_LOGIC;
  signal \bg_reg3_reg_gate__9_n_0\ : STD_LOGIC;
  signal bg_reg3_reg_gate_n_0 : STD_LOGIC;
  signal bg_reg3_reg_r_n_0 : STD_LOGIC;
  signal bg_reg4 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \bg_reg4__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bg_reg5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal car_obstacle_n_0 : STD_LOGIC;
  signal car_obstacle_n_1 : STD_LOGIC;
  signal car_obstacle_n_10 : STD_LOGIC;
  signal car_obstacle_n_2 : STD_LOGIC;
  signal car_obstacle_n_21 : STD_LOGIC;
  signal car_obstacle_n_210 : STD_LOGIC;
  signal car_obstacle_n_211 : STD_LOGIC;
  signal car_obstacle_n_212 : STD_LOGIC;
  signal car_obstacle_n_22 : STD_LOGIC;
  signal car_obstacle_n_222 : STD_LOGIC;
  signal car_obstacle_n_223 : STD_LOGIC;
  signal car_obstacle_n_224 : STD_LOGIC;
  signal car_obstacle_n_225 : STD_LOGIC;
  signal car_obstacle_n_226 : STD_LOGIC;
  signal car_obstacle_n_227 : STD_LOGIC;
  signal car_obstacle_n_228 : STD_LOGIC;
  signal car_obstacle_n_229 : STD_LOGIC;
  signal car_obstacle_n_23 : STD_LOGIC;
  signal car_obstacle_n_230 : STD_LOGIC;
  signal car_obstacle_n_231 : STD_LOGIC;
  signal car_obstacle_n_232 : STD_LOGIC;
  signal car_obstacle_n_233 : STD_LOGIC;
  signal car_obstacle_n_234 : STD_LOGIC;
  signal car_obstacle_n_235 : STD_LOGIC;
  signal car_obstacle_n_236 : STD_LOGIC;
  signal car_obstacle_n_237 : STD_LOGIC;
  signal car_obstacle_n_238 : STD_LOGIC;
  signal car_obstacle_n_239 : STD_LOGIC;
  signal car_obstacle_n_24 : STD_LOGIC;
  signal car_obstacle_n_240 : STD_LOGIC;
  signal car_obstacle_n_241 : STD_LOGIC;
  signal car_obstacle_n_243 : STD_LOGIC;
  signal car_obstacle_n_244 : STD_LOGIC;
  signal car_obstacle_n_245 : STD_LOGIC;
  signal car_obstacle_n_246 : STD_LOGIC;
  signal car_obstacle_n_247 : STD_LOGIC;
  signal car_obstacle_n_248 : STD_LOGIC;
  signal car_obstacle_n_249 : STD_LOGIC;
  signal car_obstacle_n_25 : STD_LOGIC;
  signal car_obstacle_n_250 : STD_LOGIC;
  signal car_obstacle_n_251 : STD_LOGIC;
  signal car_obstacle_n_252 : STD_LOGIC;
  signal car_obstacle_n_253 : STD_LOGIC;
  signal car_obstacle_n_254 : STD_LOGIC;
  signal car_obstacle_n_255 : STD_LOGIC;
  signal car_obstacle_n_256 : STD_LOGIC;
  signal car_obstacle_n_257 : STD_LOGIC;
  signal car_obstacle_n_258 : STD_LOGIC;
  signal car_obstacle_n_259 : STD_LOGIC;
  signal car_obstacle_n_26 : STD_LOGIC;
  signal car_obstacle_n_260 : STD_LOGIC;
  signal car_obstacle_n_261 : STD_LOGIC;
  signal car_obstacle_n_262 : STD_LOGIC;
  signal car_obstacle_n_263 : STD_LOGIC;
  signal car_obstacle_n_27 : STD_LOGIC;
  signal car_obstacle_n_28 : STD_LOGIC;
  signal car_obstacle_n_29 : STD_LOGIC;
  signal car_obstacle_n_3 : STD_LOGIC;
  signal car_obstacle_n_30 : STD_LOGIC;
  signal car_obstacle_n_31 : STD_LOGIC;
  signal car_obstacle_n_32 : STD_LOGIC;
  signal car_obstacle_n_33 : STD_LOGIC;
  signal car_obstacle_n_34 : STD_LOGIC;
  signal car_obstacle_n_35 : STD_LOGIC;
  signal car_obstacle_n_36 : STD_LOGIC;
  signal car_obstacle_n_37 : STD_LOGIC;
  signal car_obstacle_n_38 : STD_LOGIC;
  signal car_obstacle_n_39 : STD_LOGIC;
  signal car_obstacle_n_4 : STD_LOGIC;
  signal car_obstacle_n_40 : STD_LOGIC;
  signal car_obstacle_n_41 : STD_LOGIC;
  signal car_obstacle_n_5 : STD_LOGIC;
  signal car_obstacle_n_6 : STD_LOGIC;
  signal car_obstacle_n_7 : STD_LOGIC;
  signal car_obstacle_n_8 : STD_LOGIC;
  signal car_obstacle_n_9 : STD_LOGIC;
  signal car_pixel : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^hcount\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal nxt_pixel3 : STD_LOGIC;
  signal nxt_pixel313_in : STD_LOGIC;
  signal nxt_pixel313_in_10 : STD_LOGIC;
  signal nxt_pixel318_in : STD_LOGIC;
  signal nxt_pixel318_in_8 : STD_LOGIC;
  signal nxt_pixel323_in : STD_LOGIC;
  signal nxt_pixel323_in_19 : STD_LOGIC;
  signal nxt_pixel328_in : STD_LOGIC;
  signal nxt_pixel328_in_6 : STD_LOGIC;
  signal nxt_pixel333_in : STD_LOGIC;
  signal nxt_pixel333_in_4 : STD_LOGIC;
  signal nxt_pixel338_in : STD_LOGIC;
  signal nxt_pixel338_in_2 : STD_LOGIC;
  signal nxt_pixel33_in : STD_LOGIC;
  signal nxt_pixel33_in_14 : STD_LOGIC;
  signal nxt_pixel343_in : STD_LOGIC;
  signal nxt_pixel343_in_18 : STD_LOGIC;
  signal nxt_pixel38_in : STD_LOGIC;
  signal nxt_pixel38_in_12 : STD_LOGIC;
  signal nxt_pixel3_16 : STD_LOGIC;
  signal nxt_pixel410_in : STD_LOGIC;
  signal nxt_pixel410_in_11 : STD_LOGIC;
  signal nxt_pixel415_in : STD_LOGIC;
  signal nxt_pixel415_in_9 : STD_LOGIC;
  signal nxt_pixel41_in : STD_LOGIC;
  signal nxt_pixel41_in_15 : STD_LOGIC;
  signal nxt_pixel420_in : STD_LOGIC;
  signal nxt_pixel420_in_7 : STD_LOGIC;
  signal nxt_pixel425_in : STD_LOGIC;
  signal nxt_pixel425_in_20 : STD_LOGIC;
  signal nxt_pixel430_in : STD_LOGIC;
  signal nxt_pixel430_in_5 : STD_LOGIC;
  signal nxt_pixel435_in : STD_LOGIC;
  signal nxt_pixel435_in_3 : STD_LOGIC;
  signal nxt_pixel440_in : STD_LOGIC;
  signal nxt_pixel440_in_1 : STD_LOGIC;
  signal nxt_pixel445_in : STD_LOGIC;
  signal nxt_pixel445_in_17 : STD_LOGIC;
  signal nxt_pixel45_in : STD_LOGIC;
  signal nxt_pixel45_in_13 : STD_LOGIC;
  signal nxt_rgb : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal nxt_rgb1 : STD_LOGIC;
  signal obj_buff10 : STD_LOGIC;
  signal obj_buff2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff2_22 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff3 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff3_23 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff4 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff4_24 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff5 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff5_25 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff6 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff6_26 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff7 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff7_27 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff8 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff8_28 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff9 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal obj_buff9_29 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in_21 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in_30 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal pixel_counter_n_100 : STD_LOGIC;
  signal pixel_counter_n_101 : STD_LOGIC;
  signal pixel_counter_n_102 : STD_LOGIC;
  signal pixel_counter_n_103 : STD_LOGIC;
  signal pixel_counter_n_104 : STD_LOGIC;
  signal pixel_counter_n_105 : STD_LOGIC;
  signal pixel_counter_n_106 : STD_LOGIC;
  signal pixel_counter_n_107 : STD_LOGIC;
  signal pixel_counter_n_108 : STD_LOGIC;
  signal pixel_counter_n_109 : STD_LOGIC;
  signal pixel_counter_n_110 : STD_LOGIC;
  signal pixel_counter_n_111 : STD_LOGIC;
  signal pixel_counter_n_112 : STD_LOGIC;
  signal pixel_counter_n_113 : STD_LOGIC;
  signal pixel_counter_n_114 : STD_LOGIC;
  signal pixel_counter_n_115 : STD_LOGIC;
  signal pixel_counter_n_116 : STD_LOGIC;
  signal pixel_counter_n_117 : STD_LOGIC;
  signal pixel_counter_n_118 : STD_LOGIC;
  signal pixel_counter_n_119 : STD_LOGIC;
  signal pixel_counter_n_120 : STD_LOGIC;
  signal pixel_counter_n_121 : STD_LOGIC;
  signal pixel_counter_n_122 : STD_LOGIC;
  signal pixel_counter_n_123 : STD_LOGIC;
  signal pixel_counter_n_124 : STD_LOGIC;
  signal pixel_counter_n_125 : STD_LOGIC;
  signal pixel_counter_n_126 : STD_LOGIC;
  signal pixel_counter_n_127 : STD_LOGIC;
  signal pixel_counter_n_128 : STD_LOGIC;
  signal pixel_counter_n_129 : STD_LOGIC;
  signal pixel_counter_n_130 : STD_LOGIC;
  signal pixel_counter_n_131 : STD_LOGIC;
  signal pixel_counter_n_132 : STD_LOGIC;
  signal pixel_counter_n_133 : STD_LOGIC;
  signal pixel_counter_n_134 : STD_LOGIC;
  signal pixel_counter_n_135 : STD_LOGIC;
  signal pixel_counter_n_136 : STD_LOGIC;
  signal pixel_counter_n_137 : STD_LOGIC;
  signal pixel_counter_n_138 : STD_LOGIC;
  signal pixel_counter_n_139 : STD_LOGIC;
  signal pixel_counter_n_140 : STD_LOGIC;
  signal pixel_counter_n_141 : STD_LOGIC;
  signal pixel_counter_n_142 : STD_LOGIC;
  signal pixel_counter_n_143 : STD_LOGIC;
  signal pixel_counter_n_144 : STD_LOGIC;
  signal pixel_counter_n_145 : STD_LOGIC;
  signal pixel_counter_n_146 : STD_LOGIC;
  signal pixel_counter_n_147 : STD_LOGIC;
  signal pixel_counter_n_148 : STD_LOGIC;
  signal pixel_counter_n_149 : STD_LOGIC;
  signal pixel_counter_n_150 : STD_LOGIC;
  signal pixel_counter_n_151 : STD_LOGIC;
  signal pixel_counter_n_152 : STD_LOGIC;
  signal pixel_counter_n_153 : STD_LOGIC;
  signal pixel_counter_n_154 : STD_LOGIC;
  signal pixel_counter_n_155 : STD_LOGIC;
  signal pixel_counter_n_156 : STD_LOGIC;
  signal pixel_counter_n_157 : STD_LOGIC;
  signal pixel_counter_n_158 : STD_LOGIC;
  signal pixel_counter_n_159 : STD_LOGIC;
  signal pixel_counter_n_160 : STD_LOGIC;
  signal pixel_counter_n_161 : STD_LOGIC;
  signal pixel_counter_n_162 : STD_LOGIC;
  signal pixel_counter_n_163 : STD_LOGIC;
  signal pixel_counter_n_164 : STD_LOGIC;
  signal pixel_counter_n_165 : STD_LOGIC;
  signal pixel_counter_n_166 : STD_LOGIC;
  signal pixel_counter_n_167 : STD_LOGIC;
  signal pixel_counter_n_168 : STD_LOGIC;
  signal pixel_counter_n_169 : STD_LOGIC;
  signal pixel_counter_n_170 : STD_LOGIC;
  signal pixel_counter_n_171 : STD_LOGIC;
  signal pixel_counter_n_172 : STD_LOGIC;
  signal pixel_counter_n_173 : STD_LOGIC;
  signal pixel_counter_n_174 : STD_LOGIC;
  signal pixel_counter_n_175 : STD_LOGIC;
  signal pixel_counter_n_176 : STD_LOGIC;
  signal pixel_counter_n_177 : STD_LOGIC;
  signal pixel_counter_n_178 : STD_LOGIC;
  signal pixel_counter_n_179 : STD_LOGIC;
  signal pixel_counter_n_180 : STD_LOGIC;
  signal pixel_counter_n_181 : STD_LOGIC;
  signal pixel_counter_n_182 : STD_LOGIC;
  signal pixel_counter_n_183 : STD_LOGIC;
  signal pixel_counter_n_184 : STD_LOGIC;
  signal pixel_counter_n_185 : STD_LOGIC;
  signal pixel_counter_n_186 : STD_LOGIC;
  signal pixel_counter_n_187 : STD_LOGIC;
  signal pixel_counter_n_188 : STD_LOGIC;
  signal pixel_counter_n_189 : STD_LOGIC;
  signal pixel_counter_n_190 : STD_LOGIC;
  signal pixel_counter_n_191 : STD_LOGIC;
  signal pixel_counter_n_192 : STD_LOGIC;
  signal pixel_counter_n_193 : STD_LOGIC;
  signal pixel_counter_n_194 : STD_LOGIC;
  signal pixel_counter_n_195 : STD_LOGIC;
  signal pixel_counter_n_196 : STD_LOGIC;
  signal pixel_counter_n_197 : STD_LOGIC;
  signal pixel_counter_n_198 : STD_LOGIC;
  signal pixel_counter_n_199 : STD_LOGIC;
  signal pixel_counter_n_200 : STD_LOGIC;
  signal pixel_counter_n_201 : STD_LOGIC;
  signal pixel_counter_n_202 : STD_LOGIC;
  signal pixel_counter_n_203 : STD_LOGIC;
  signal pixel_counter_n_204 : STD_LOGIC;
  signal pixel_counter_n_205 : STD_LOGIC;
  signal pixel_counter_n_206 : STD_LOGIC;
  signal pixel_counter_n_207 : STD_LOGIC;
  signal pixel_counter_n_208 : STD_LOGIC;
  signal pixel_counter_n_209 : STD_LOGIC;
  signal pixel_counter_n_210 : STD_LOGIC;
  signal pixel_counter_n_211 : STD_LOGIC;
  signal pixel_counter_n_212 : STD_LOGIC;
  signal pixel_counter_n_213 : STD_LOGIC;
  signal pixel_counter_n_214 : STD_LOGIC;
  signal pixel_counter_n_215 : STD_LOGIC;
  signal pixel_counter_n_216 : STD_LOGIC;
  signal pixel_counter_n_217 : STD_LOGIC;
  signal pixel_counter_n_218 : STD_LOGIC;
  signal pixel_counter_n_219 : STD_LOGIC;
  signal pixel_counter_n_22 : STD_LOGIC;
  signal pixel_counter_n_220 : STD_LOGIC;
  signal pixel_counter_n_221 : STD_LOGIC;
  signal pixel_counter_n_222 : STD_LOGIC;
  signal pixel_counter_n_223 : STD_LOGIC;
  signal pixel_counter_n_224 : STD_LOGIC;
  signal pixel_counter_n_225 : STD_LOGIC;
  signal pixel_counter_n_226 : STD_LOGIC;
  signal pixel_counter_n_227 : STD_LOGIC;
  signal pixel_counter_n_228 : STD_LOGIC;
  signal pixel_counter_n_229 : STD_LOGIC;
  signal pixel_counter_n_23 : STD_LOGIC;
  signal pixel_counter_n_230 : STD_LOGIC;
  signal pixel_counter_n_231 : STD_LOGIC;
  signal pixel_counter_n_232 : STD_LOGIC;
  signal pixel_counter_n_233 : STD_LOGIC;
  signal pixel_counter_n_234 : STD_LOGIC;
  signal pixel_counter_n_235 : STD_LOGIC;
  signal pixel_counter_n_236 : STD_LOGIC;
  signal pixel_counter_n_237 : STD_LOGIC;
  signal pixel_counter_n_241 : STD_LOGIC;
  signal pixel_counter_n_242 : STD_LOGIC;
  signal pixel_counter_n_243 : STD_LOGIC;
  signal pixel_counter_n_244 : STD_LOGIC;
  signal pixel_counter_n_245 : STD_LOGIC;
  signal pixel_counter_n_246 : STD_LOGIC;
  signal pixel_counter_n_247 : STD_LOGIC;
  signal pixel_counter_n_248 : STD_LOGIC;
  signal pixel_counter_n_250 : STD_LOGIC;
  signal pixel_counter_n_251 : STD_LOGIC;
  signal pixel_counter_n_253 : STD_LOGIC;
  signal pixel_counter_n_255 : STD_LOGIC;
  signal pixel_counter_n_256 : STD_LOGIC;
  signal pixel_counter_n_258 : STD_LOGIC;
  signal pixel_counter_n_26 : STD_LOGIC;
  signal pixel_counter_n_260 : STD_LOGIC;
  signal pixel_counter_n_261 : STD_LOGIC;
  signal pixel_counter_n_263 : STD_LOGIC;
  signal pixel_counter_n_265 : STD_LOGIC;
  signal pixel_counter_n_266 : STD_LOGIC;
  signal pixel_counter_n_268 : STD_LOGIC;
  signal pixel_counter_n_27 : STD_LOGIC;
  signal pixel_counter_n_270 : STD_LOGIC;
  signal pixel_counter_n_271 : STD_LOGIC;
  signal pixel_counter_n_273 : STD_LOGIC;
  signal pixel_counter_n_275 : STD_LOGIC;
  signal pixel_counter_n_276 : STD_LOGIC;
  signal pixel_counter_n_278 : STD_LOGIC;
  signal pixel_counter_n_279 : STD_LOGIC;
  signal pixel_counter_n_28 : STD_LOGIC;
  signal pixel_counter_n_280 : STD_LOGIC;
  signal pixel_counter_n_282 : STD_LOGIC;
  signal pixel_counter_n_283 : STD_LOGIC;
  signal pixel_counter_n_285 : STD_LOGIC;
  signal pixel_counter_n_287 : STD_LOGIC;
  signal pixel_counter_n_288 : STD_LOGIC;
  signal pixel_counter_n_29 : STD_LOGIC;
  signal pixel_counter_n_290 : STD_LOGIC;
  signal pixel_counter_n_292 : STD_LOGIC;
  signal pixel_counter_n_293 : STD_LOGIC;
  signal pixel_counter_n_295 : STD_LOGIC;
  signal pixel_counter_n_297 : STD_LOGIC;
  signal pixel_counter_n_298 : STD_LOGIC;
  signal pixel_counter_n_30 : STD_LOGIC;
  signal pixel_counter_n_301 : STD_LOGIC;
  signal pixel_counter_n_302 : STD_LOGIC;
  signal pixel_counter_n_305 : STD_LOGIC;
  signal pixel_counter_n_306 : STD_LOGIC;
  signal pixel_counter_n_309 : STD_LOGIC;
  signal pixel_counter_n_31 : STD_LOGIC;
  signal pixel_counter_n_310 : STD_LOGIC;
  signal pixel_counter_n_313 : STD_LOGIC;
  signal pixel_counter_n_314 : STD_LOGIC;
  signal pixel_counter_n_317 : STD_LOGIC;
  signal pixel_counter_n_318 : STD_LOGIC;
  signal pixel_counter_n_32 : STD_LOGIC;
  signal pixel_counter_n_320 : STD_LOGIC;
  signal pixel_counter_n_322 : STD_LOGIC;
  signal pixel_counter_n_323 : STD_LOGIC;
  signal pixel_counter_n_326 : STD_LOGIC;
  signal pixel_counter_n_327 : STD_LOGIC;
  signal pixel_counter_n_33 : STD_LOGIC;
  signal pixel_counter_n_330 : STD_LOGIC;
  signal pixel_counter_n_331 : STD_LOGIC;
  signal pixel_counter_n_333 : STD_LOGIC;
  signal pixel_counter_n_334 : STD_LOGIC;
  signal pixel_counter_n_335 : STD_LOGIC;
  signal pixel_counter_n_336 : STD_LOGIC;
  signal pixel_counter_n_34 : STD_LOGIC;
  signal pixel_counter_n_35 : STD_LOGIC;
  signal pixel_counter_n_36 : STD_LOGIC;
  signal pixel_counter_n_37 : STD_LOGIC;
  signal pixel_counter_n_38 : STD_LOGIC;
  signal pixel_counter_n_39 : STD_LOGIC;
  signal pixel_counter_n_40 : STD_LOGIC;
  signal pixel_counter_n_41 : STD_LOGIC;
  signal pixel_counter_n_42 : STD_LOGIC;
  signal pixel_counter_n_43 : STD_LOGIC;
  signal pixel_counter_n_44 : STD_LOGIC;
  signal pixel_counter_n_45 : STD_LOGIC;
  signal pixel_counter_n_46 : STD_LOGIC;
  signal pixel_counter_n_47 : STD_LOGIC;
  signal pixel_counter_n_50 : STD_LOGIC;
  signal pixel_counter_n_51 : STD_LOGIC;
  signal pixel_counter_n_52 : STD_LOGIC;
  signal pixel_counter_n_53 : STD_LOGIC;
  signal pixel_counter_n_54 : STD_LOGIC;
  signal pixel_counter_n_55 : STD_LOGIC;
  signal pixel_counter_n_56 : STD_LOGIC;
  signal pixel_counter_n_57 : STD_LOGIC;
  signal pixel_counter_n_58 : STD_LOGIC;
  signal pixel_counter_n_59 : STD_LOGIC;
  signal pixel_counter_n_60 : STD_LOGIC;
  signal pixel_counter_n_61 : STD_LOGIC;
  signal pixel_counter_n_62 : STD_LOGIC;
  signal pixel_counter_n_63 : STD_LOGIC;
  signal pixel_counter_n_64 : STD_LOGIC;
  signal pixel_counter_n_65 : STD_LOGIC;
  signal pixel_counter_n_66 : STD_LOGIC;
  signal pixel_counter_n_67 : STD_LOGIC;
  signal pixel_counter_n_68 : STD_LOGIC;
  signal pixel_counter_n_69 : STD_LOGIC;
  signal pixel_counter_n_70 : STD_LOGIC;
  signal pixel_counter_n_71 : STD_LOGIC;
  signal pixel_counter_n_72 : STD_LOGIC;
  signal pixel_counter_n_73 : STD_LOGIC;
  signal pixel_counter_n_74 : STD_LOGIC;
  signal pixel_counter_n_75 : STD_LOGIC;
  signal pixel_counter_n_76 : STD_LOGIC;
  signal pixel_counter_n_77 : STD_LOGIC;
  signal pixel_counter_n_78 : STD_LOGIC;
  signal pixel_counter_n_79 : STD_LOGIC;
  signal pixel_counter_n_80 : STD_LOGIC;
  signal pixel_counter_n_81 : STD_LOGIC;
  signal pixel_counter_n_82 : STD_LOGIC;
  signal pixel_counter_n_83 : STD_LOGIC;
  signal pixel_counter_n_84 : STD_LOGIC;
  signal pixel_counter_n_85 : STD_LOGIC;
  signal pixel_counter_n_86 : STD_LOGIC;
  signal pixel_counter_n_87 : STD_LOGIC;
  signal pixel_counter_n_88 : STD_LOGIC;
  signal pixel_counter_n_89 : STD_LOGIC;
  signal pixel_counter_n_90 : STD_LOGIC;
  signal pixel_counter_n_91 : STD_LOGIC;
  signal pixel_counter_n_92 : STD_LOGIC;
  signal pixel_counter_n_93 : STD_LOGIC;
  signal pixel_counter_n_94 : STD_LOGIC;
  signal pixel_counter_n_95 : STD_LOGIC;
  signal pixel_counter_n_96 : STD_LOGIC;
  signal pixel_counter_n_97 : STD_LOGIC;
  signal pixel_counter_n_98 : STD_LOGIC;
  signal pixel_counter_n_99 : STD_LOGIC;
  signal player_frog_n_0 : STD_LOGIC;
  signal player_frog_n_1 : STD_LOGIC;
  signal player_frog_n_10 : STD_LOGIC;
  signal player_frog_n_2 : STD_LOGIC;
  signal player_frog_n_3 : STD_LOGIC;
  signal player_frog_n_32 : STD_LOGIC;
  signal player_frog_n_33 : STD_LOGIC;
  signal player_frog_n_34 : STD_LOGIC;
  signal player_frog_n_35 : STD_LOGIC;
  signal player_frog_n_36 : STD_LOGIC;
  signal player_frog_n_37 : STD_LOGIC;
  signal player_frog_n_38 : STD_LOGIC;
  signal player_frog_n_39 : STD_LOGIC;
  signal player_frog_n_4 : STD_LOGIC;
  signal player_frog_n_40 : STD_LOGIC;
  signal player_frog_n_41 : STD_LOGIC;
  signal player_frog_n_42 : STD_LOGIC;
  signal player_frog_n_43 : STD_LOGIC;
  signal player_frog_n_44 : STD_LOGIC;
  signal player_frog_n_45 : STD_LOGIC;
  signal player_frog_n_5 : STD_LOGIC;
  signal player_frog_n_6 : STD_LOGIC;
  signal player_frog_n_7 : STD_LOGIC;
  signal player_frog_n_8 : STD_LOGIC;
  signal player_frog_n_9 : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \slv_reg3__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^slv_reg_wren\ : STD_LOGIC;
  signal truck_obstacle_n_0 : STD_LOGIC;
  signal truck_obstacle_n_1 : STD_LOGIC;
  signal truck_obstacle_n_10 : STD_LOGIC;
  signal truck_obstacle_n_2 : STD_LOGIC;
  signal truck_obstacle_n_21 : STD_LOGIC;
  signal truck_obstacle_n_210 : STD_LOGIC;
  signal truck_obstacle_n_211 : STD_LOGIC;
  signal truck_obstacle_n_212 : STD_LOGIC;
  signal truck_obstacle_n_213 : STD_LOGIC;
  signal truck_obstacle_n_214 : STD_LOGIC;
  signal truck_obstacle_n_215 : STD_LOGIC;
  signal truck_obstacle_n_216 : STD_LOGIC;
  signal truck_obstacle_n_217 : STD_LOGIC;
  signal truck_obstacle_n_218 : STD_LOGIC;
  signal truck_obstacle_n_219 : STD_LOGIC;
  signal truck_obstacle_n_22 : STD_LOGIC;
  signal truck_obstacle_n_220 : STD_LOGIC;
  signal truck_obstacle_n_221 : STD_LOGIC;
  signal truck_obstacle_n_222 : STD_LOGIC;
  signal truck_obstacle_n_223 : STD_LOGIC;
  signal truck_obstacle_n_224 : STD_LOGIC;
  signal truck_obstacle_n_225 : STD_LOGIC;
  signal truck_obstacle_n_226 : STD_LOGIC;
  signal truck_obstacle_n_227 : STD_LOGIC;
  signal truck_obstacle_n_228 : STD_LOGIC;
  signal truck_obstacle_n_229 : STD_LOGIC;
  signal truck_obstacle_n_23 : STD_LOGIC;
  signal truck_obstacle_n_230 : STD_LOGIC;
  signal truck_obstacle_n_231 : STD_LOGIC;
  signal truck_obstacle_n_232 : STD_LOGIC;
  signal truck_obstacle_n_236 : STD_LOGIC;
  signal truck_obstacle_n_237 : STD_LOGIC;
  signal truck_obstacle_n_238 : STD_LOGIC;
  signal truck_obstacle_n_239 : STD_LOGIC;
  signal truck_obstacle_n_24 : STD_LOGIC;
  signal truck_obstacle_n_240 : STD_LOGIC;
  signal truck_obstacle_n_241 : STD_LOGIC;
  signal truck_obstacle_n_242 : STD_LOGIC;
  signal truck_obstacle_n_243 : STD_LOGIC;
  signal truck_obstacle_n_244 : STD_LOGIC;
  signal truck_obstacle_n_245 : STD_LOGIC;
  signal truck_obstacle_n_246 : STD_LOGIC;
  signal truck_obstacle_n_247 : STD_LOGIC;
  signal truck_obstacle_n_248 : STD_LOGIC;
  signal truck_obstacle_n_249 : STD_LOGIC;
  signal truck_obstacle_n_25 : STD_LOGIC;
  signal truck_obstacle_n_250 : STD_LOGIC;
  signal truck_obstacle_n_251 : STD_LOGIC;
  signal truck_obstacle_n_252 : STD_LOGIC;
  signal truck_obstacle_n_253 : STD_LOGIC;
  signal truck_obstacle_n_254 : STD_LOGIC;
  signal truck_obstacle_n_255 : STD_LOGIC;
  signal truck_obstacle_n_256 : STD_LOGIC;
  signal truck_obstacle_n_257 : STD_LOGIC;
  signal truck_obstacle_n_258 : STD_LOGIC;
  signal truck_obstacle_n_259 : STD_LOGIC;
  signal truck_obstacle_n_26 : STD_LOGIC;
  signal truck_obstacle_n_260 : STD_LOGIC;
  signal truck_obstacle_n_261 : STD_LOGIC;
  signal truck_obstacle_n_262 : STD_LOGIC;
  signal truck_obstacle_n_263 : STD_LOGIC;
  signal truck_obstacle_n_264 : STD_LOGIC;
  signal truck_obstacle_n_265 : STD_LOGIC;
  signal truck_obstacle_n_27 : STD_LOGIC;
  signal truck_obstacle_n_28 : STD_LOGIC;
  signal truck_obstacle_n_29 : STD_LOGIC;
  signal truck_obstacle_n_3 : STD_LOGIC;
  signal truck_obstacle_n_30 : STD_LOGIC;
  signal truck_obstacle_n_31 : STD_LOGIC;
  signal truck_obstacle_n_32 : STD_LOGIC;
  signal truck_obstacle_n_33 : STD_LOGIC;
  signal truck_obstacle_n_34 : STD_LOGIC;
  signal truck_obstacle_n_35 : STD_LOGIC;
  signal truck_obstacle_n_36 : STD_LOGIC;
  signal truck_obstacle_n_37 : STD_LOGIC;
  signal truck_obstacle_n_38 : STD_LOGIC;
  signal truck_obstacle_n_39 : STD_LOGIC;
  signal truck_obstacle_n_4 : STD_LOGIC;
  signal truck_obstacle_n_40 : STD_LOGIC;
  signal truck_obstacle_n_41 : STD_LOGIC;
  signal truck_obstacle_n_5 : STD_LOGIC;
  signal truck_obstacle_n_6 : STD_LOGIC;
  signal truck_obstacle_n_7 : STD_LOGIC;
  signal truck_obstacle_n_8 : STD_LOGIC;
  signal truck_obstacle_n_9 : STD_LOGIC;
  signal truck_pixel : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^vcount\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vcount_internal : STD_LOGIC_VECTOR ( 4 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of axi_awready_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair33";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bg_reg2_reg[10]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name : string;
  attribute srl_name of \bg_reg2_reg[10]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[10]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[11]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[11]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[11]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[12]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[12]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[12]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[13]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[13]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[13]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[14]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[14]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[14]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[15]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[15]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[15]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[16]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[16]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[16]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[17]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[17]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[17]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[18]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[18]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[18]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[19]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[19]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[19]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[20]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[20]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[20]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[21]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[21]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[21]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[22]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[22]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[22]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[23]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[23]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[23]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[24]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[24]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[24]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[25]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[25]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[25]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[26]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[26]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[26]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[27]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[27]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[27]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[28]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[28]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[28]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[29]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[29]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[29]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[30]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[30]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[30]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[31]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[31]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[31]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[4]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[4]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[4]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[5]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[5]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[5]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[6]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[6]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[6]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[7]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[7]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[7]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[8]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[8]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[8]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute srl_bus_name of \bg_reg2_reg[9]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg ";
  attribute srl_name of \bg_reg2_reg[9]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\ : label is "\inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg2_reg[9]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r ";
  attribute SOFT_HLUTNM of bg_reg3_reg_gate : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__10\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__11\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__12\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__13\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__14\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__15\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__16\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__17\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__18\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__19\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__20\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__21\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__22\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__23\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__24\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__25\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__26\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__6\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__7\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__8\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bg_reg3_reg_gate__9\ : label is "soft_lutpair44";
begin
  \_rgb_pixel_reg[0]\ <= \^_rgb_pixel_reg[0]\;
  \axi_awaddr_reg[3]_0\ <= \^axi_awaddr_reg[3]_0\;
  hcount(10 downto 0) <= \^hcount\(10 downto 0);
  \p_0_in__0\(1 downto 0) <= \^p_0_in__0\(1 downto 0);
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_wready <= \^s00_axi_wready\;
  slv_reg_wren <= \^slv_reg_wren\;
  vcount(8 downto 0) <= \^vcount\(8 downto 0);
\_hsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => hsync_in,
      Q => hsync_out,
      R => p_0_in
    );
\_rgb_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(0),
      Q => rgb_out(0),
      R => p_0_in
    );
\_rgb_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(10),
      Q => rgb_out(10),
      R => p_0_in
    );
\_rgb_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(11),
      Q => rgb_out(11),
      R => p_0_in
    );
\_rgb_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(1),
      Q => rgb_out(1),
      R => p_0_in
    );
\_rgb_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(2),
      Q => rgb_out(2),
      R => p_0_in
    );
\_rgb_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(3),
      Q => rgb_out(3),
      R => p_0_in
    );
\_rgb_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(4),
      Q => rgb_out(4),
      R => p_0_in
    );
\_rgb_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(5),
      Q => rgb_out(5),
      R => p_0_in
    );
\_rgb_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(6),
      Q => rgb_out(6),
      R => p_0_in
    );
\_rgb_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(7),
      Q => rgb_out(7),
      R => p_0_in
    );
\_rgb_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(8),
      Q => rgb_out(8),
      R => p_0_in
    );
\_rgb_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => nxt_rgb(9),
      Q => rgb_out(9),
      R => p_0_in
    );
\_vsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => vsync_in,
      Q => vsync_out,
      R => p_0_in
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_reg_1,
      Q => \^axi_awaddr_reg[3]_0\,
      S => p_0_in
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => p_0_in
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => p_0_in
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s00_axi_arready\,
      R => p_0_in
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => \^axi_awaddr_reg[3]_0\,
      I3 => s00_axi_awvalid,
      I4 => \^s00_axi_awready\,
      I5 => \^p_0_in__0\(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => \^axi_awaddr_reg[3]_0\,
      I3 => s00_axi_awvalid,
      I4 => \^s00_axi_awready\,
      I5 => \^p_0_in__0\(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => \^p_0_in__0\(0),
      R => p_0_in
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => \^p_0_in__0\(1),
      R => p_0_in
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^axi_awaddr_reg[3]_0\,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      O => axi_awready_i_1_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_i_1_n_0,
      Q => \^s00_axi_awready\,
      R => p_0_in
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_reg_0,
      Q => s00_axi_bvalid,
      R => p_0_in
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => slv_reg0(0),
      I2 => \slv_reg3__0\(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => slv_reg0(10),
      I2 => slv_reg3(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => slv_reg0(11),
      I2 => slv_reg3(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => slv_reg0(12),
      I2 => slv_reg3(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => slv_reg0(13),
      I2 => slv_reg3(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => slv_reg0(14),
      I2 => slv_reg3(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => slv_reg0(15),
      I2 => slv_reg3(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => slv_reg0(16),
      I2 => slv_reg3(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => slv_reg0(17),
      I2 => slv_reg3(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => slv_reg0(18),
      I2 => slv_reg3(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => slv_reg0(19),
      I2 => slv_reg3(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => slv_reg0(1),
      I2 => \slv_reg3__0\(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => slv_reg0(20),
      I2 => slv_reg3(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => slv_reg0(21),
      I2 => slv_reg3(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => slv_reg0(22),
      I2 => slv_reg3(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => slv_reg0(23),
      I2 => slv_reg3(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => slv_reg0(24),
      I2 => slv_reg3(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => slv_reg0(25),
      I2 => slv_reg3(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => slv_reg0(26),
      I2 => slv_reg3(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => slv_reg0(27),
      I2 => slv_reg3(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => slv_reg0(28),
      I2 => slv_reg3(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => slv_reg0(29),
      I2 => slv_reg3(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => slv_reg0(2),
      I2 => \slv_reg3__0\(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => slv_reg0(30),
      I2 => slv_reg3(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => slv_reg0(31),
      I2 => slv_reg3(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => slv_reg0(3),
      I2 => \slv_reg3__0\(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => slv_reg0(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => slv_reg0(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => slv_reg0(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => slv_reg0(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => slv_reg0(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => slv_reg0(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => p_0_in
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => p_0_in
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => p_0_in
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => p_0_in
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => p_0_in
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => p_0_in
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => p_0_in
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => p_0_in
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => p_0_in
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => p_0_in
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => p_0_in
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => p_0_in
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => p_0_in
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => p_0_in
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => p_0_in
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => p_0_in
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => p_0_in
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => p_0_in
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => p_0_in
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => p_0_in
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => p_0_in
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => p_0_in
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => p_0_in
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => p_0_in
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => p_0_in
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => p_0_in
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => p_0_in
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => p_0_in
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => p_0_in
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => p_0_in
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => p_0_in
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => p_0_in
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_reg_0,
      Q => s00_axi_rvalid,
      R => p_0_in
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^axi_awaddr_reg[3]_0\,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_wready\,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^s00_axi_wready\,
      R => p_0_in
    );
bg_filled_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bg_reg4__0\(0),
      I1 => \bg_reg4__0\(1),
      I2 => bg_filled_i_4_n_0,
      I3 => bg_filled_i_5_n_0,
      I4 => bg_filled_i_6_n_0,
      I5 => bg_filled_i_7_n_0,
      O => bg_filled_reg_1
    );
bg_filled_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bg_reg4(6),
      I1 => bg_reg4(7),
      I2 => bg_reg4(4),
      I3 => bg_reg4(5),
      I4 => \bg_reg4__0\(3),
      I5 => \bg_reg4__0\(2),
      O => bg_filled_reg_0
    );
bg_filled_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bg_reg4(24),
      I1 => bg_reg4(25),
      I2 => bg_reg4(22),
      I3 => bg_reg4(23),
      I4 => bg_reg4(21),
      I5 => bg_reg4(20),
      O => bg_filled_i_4_n_0
    );
bg_filled_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bg_reg4(30),
      I1 => bg_reg4(31),
      I2 => bg_reg4(28),
      I3 => bg_reg4(29),
      I4 => bg_reg4(27),
      I5 => bg_reg4(26),
      O => bg_filled_i_5_n_0
    );
bg_filled_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bg_reg4(18),
      I1 => bg_reg4(19),
      I2 => bg_reg4(16),
      I3 => bg_reg4(17),
      I4 => bg_reg4(15),
      I5 => bg_reg4(14),
      O => bg_filled_i_6_n_0
    );
bg_filled_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bg_reg4(12),
      I1 => bg_reg4(13),
      I2 => bg_reg4(10),
      I3 => bg_reg4(11),
      I4 => bg_reg4(9),
      I5 => bg_reg4(8),
      O => bg_filled_i_7_n_0
    );
bg_filled_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr_reg[3]_1\,
      Q => \^_rgb_pixel_reg[0]\,
      R => p_0_in
    );
\bg_reg0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s00_axi_wready\,
      I2 => s00_axi_wvalid,
      I3 => \^s00_axi_awready\,
      I4 => \^p_0_in__0\(1),
      I5 => \^p_0_in__0\(0),
      O => bg_reg0
    );
\bg_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \slv_reg3__0\(0),
      Q => \bg_reg0_reg_n_0_[0]\,
      R => p_0_in
    );
\bg_reg0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \slv_reg3__0\(1),
      Q => \bg_reg0_reg_n_0_[1]\,
      R => p_0_in
    );
\bg_reg0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \slv_reg3__0\(2),
      Q => \bg_reg0_reg_n_0_[2]\,
      R => p_0_in
    );
\bg_reg0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \slv_reg3__0\(3),
      Q => \bg_reg0_reg_n_0_[3]\,
      R => p_0_in
    );
bg_reg0_reg_r: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => '1',
      Q => bg_reg0_reg_r_n_0,
      R => p_0_in
    );
\bg_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg0_reg_n_0_[0]\,
      Q => bg_reg1(0),
      R => p_0_in
    );
\bg_reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg0_reg_n_0_[1]\,
      Q => bg_reg1(1),
      R => p_0_in
    );
\bg_reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg0_reg_n_0_[2]\,
      Q => bg_reg1(2),
      R => p_0_in
    );
\bg_reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg0_reg_n_0_[3]\,
      Q => bg_reg1(3),
      R => p_0_in
    );
bg_reg1_reg_r: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg0_reg_r_n_0,
      Q => bg_reg1_reg_r_n_0,
      R => p_0_in
    );
\bg_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg1(0),
      Q => bg_reg2(0),
      R => p_0_in
    );
\bg_reg2_reg[10]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(10),
      Q => \bg_reg2_reg[10]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[11]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(11),
      Q => \bg_reg2_reg[11]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[12]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(12),
      Q => \bg_reg2_reg[12]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[13]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(13),
      Q => \bg_reg2_reg[13]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[14]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(14),
      Q => \bg_reg2_reg[14]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[15]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(15),
      Q => \bg_reg2_reg[15]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[16]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(16),
      Q => \bg_reg2_reg[16]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[17]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(17),
      Q => \bg_reg2_reg[17]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[18]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(18),
      Q => \bg_reg2_reg[18]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[19]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(19),
      Q => \bg_reg2_reg[19]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg1(1),
      Q => bg_reg2(1),
      R => p_0_in
    );
\bg_reg2_reg[20]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(20),
      Q => \bg_reg2_reg[20]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[21]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(21),
      Q => \bg_reg2_reg[21]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[22]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(22),
      Q => \bg_reg2_reg[22]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[23]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(23),
      Q => \bg_reg2_reg[23]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[24]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(24),
      Q => \bg_reg2_reg[24]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[25]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(25),
      Q => \bg_reg2_reg[25]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[26]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(26),
      Q => \bg_reg2_reg[26]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[27]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(27),
      Q => \bg_reg2_reg[27]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[28]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(28),
      Q => \bg_reg2_reg[28]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[29]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(29),
      Q => \bg_reg2_reg[29]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg1(2),
      Q => bg_reg2(2),
      R => p_0_in
    );
\bg_reg2_reg[30]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(30),
      Q => \bg_reg2_reg[30]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[31]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(31),
      Q => \bg_reg2_reg[31]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg1(3),
      Q => bg_reg2(3),
      R => p_0_in
    );
\bg_reg2_reg[4]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(4),
      Q => \bg_reg2_reg[4]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[5]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(5),
      Q => \bg_reg2_reg[5]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[6]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(6),
      Q => \bg_reg2_reg[6]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[7]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(7),
      Q => \bg_reg2_reg[7]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[8]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(8),
      Q => \bg_reg2_reg[8]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
\bg_reg2_reg[9]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => bg_reg0,
      CLK => s00_axi_aclk,
      D => slv_reg3(9),
      Q => \bg_reg2_reg[9]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\
    );
bg_reg2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg1_reg_r_n_0,
      Q => bg_reg2_reg_r_n_0,
      R => p_0_in
    );
\bg_reg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg2(0),
      Q => bg_reg3(0),
      R => p_0_in
    );
\bg_reg3_reg[10]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[10]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[10]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[11]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[11]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[11]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[12]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[12]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[12]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[13]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[13]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[13]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[14]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[14]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[14]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[15]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[15]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[15]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[16]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[16]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[16]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[17]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[17]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[17]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[18]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[18]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[18]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[19]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[19]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[19]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg2(1),
      Q => bg_reg3(1),
      R => p_0_in
    );
\bg_reg3_reg[20]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[20]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[20]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[21]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[21]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[21]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[22]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[22]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[22]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[23]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[23]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[23]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[24]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[24]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[24]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[25]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[25]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[25]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[26]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[26]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[26]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[27]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[27]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[27]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[28]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[28]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[28]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[29]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[29]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[29]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg2(2),
      Q => bg_reg3(2),
      R => p_0_in
    );
\bg_reg3_reg[30]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[30]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[30]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[31]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[31]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[31]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg2(3),
      Q => bg_reg3(3),
      R => p_0_in
    );
\bg_reg3_reg[4]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[4]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[4]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[5]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[5]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[5]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[6]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[6]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[6]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[7]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[7]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[7]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[8]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[8]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[8]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
\bg_reg3_reg[9]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg2_reg[9]_srl3___inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg2_reg_r_n_0\,
      Q => \bg_reg3_reg[9]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      R => '0'
    );
bg_reg3_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[31]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => bg_reg3_reg_gate_n_0
    );
\bg_reg3_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[30]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__0_n_0\
    );
\bg_reg3_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[29]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__1_n_0\
    );
\bg_reg3_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[20]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__10_n_0\
    );
\bg_reg3_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[19]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__11_n_0\
    );
\bg_reg3_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[18]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__12_n_0\
    );
\bg_reg3_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[17]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__13_n_0\
    );
\bg_reg3_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[16]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__14_n_0\
    );
\bg_reg3_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[15]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__15_n_0\
    );
\bg_reg3_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[14]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__16_n_0\
    );
\bg_reg3_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[13]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__17_n_0\
    );
\bg_reg3_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[12]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__18_n_0\
    );
\bg_reg3_reg_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[11]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__19_n_0\
    );
\bg_reg3_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[28]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__2_n_0\
    );
\bg_reg3_reg_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[10]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__20_n_0\
    );
\bg_reg3_reg_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[9]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__21_n_0\
    );
\bg_reg3_reg_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[8]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__22_n_0\
    );
\bg_reg3_reg_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[7]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__23_n_0\
    );
\bg_reg3_reg_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[6]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__24_n_0\
    );
\bg_reg3_reg_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[5]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__25_n_0\
    );
\bg_reg3_reg_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[4]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__26_n_0\
    );
\bg_reg3_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[27]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__3_n_0\
    );
\bg_reg3_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[26]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__4_n_0\
    );
\bg_reg3_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[25]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__5_n_0\
    );
\bg_reg3_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[24]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__6_n_0\
    );
\bg_reg3_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[23]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__7_n_0\
    );
\bg_reg3_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[22]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__8_n_0\
    );
\bg_reg3_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bg_reg3_reg[21]_inst_Video_Controller_4regs_v1_S00_AXI_inst_bg_reg3_reg_r_n_0\,
      I1 => bg_reg3_reg_r_n_0,
      O => \bg_reg3_reg_gate__9_n_0\
    );
bg_reg3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg2_reg_r_n_0,
      Q => bg_reg3_reg_r_n_0,
      R => p_0_in
    );
\bg_reg4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg3(0),
      Q => \bg_reg4__0\(0),
      R => p_0_in
    );
\bg_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__20_n_0\,
      Q => bg_reg4(10),
      R => p_0_in
    );
\bg_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__19_n_0\,
      Q => bg_reg4(11),
      R => p_0_in
    );
\bg_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__18_n_0\,
      Q => bg_reg4(12),
      R => p_0_in
    );
\bg_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__17_n_0\,
      Q => bg_reg4(13),
      R => p_0_in
    );
\bg_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__16_n_0\,
      Q => bg_reg4(14),
      R => p_0_in
    );
\bg_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__15_n_0\,
      Q => bg_reg4(15),
      R => p_0_in
    );
\bg_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__14_n_0\,
      Q => bg_reg4(16),
      R => p_0_in
    );
\bg_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__13_n_0\,
      Q => bg_reg4(17),
      R => p_0_in
    );
\bg_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__12_n_0\,
      Q => bg_reg4(18),
      R => p_0_in
    );
\bg_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__11_n_0\,
      Q => bg_reg4(19),
      R => p_0_in
    );
\bg_reg4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg3(1),
      Q => \bg_reg4__0\(1),
      R => p_0_in
    );
\bg_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__10_n_0\,
      Q => bg_reg4(20),
      R => p_0_in
    );
\bg_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__9_n_0\,
      Q => bg_reg4(21),
      R => p_0_in
    );
\bg_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__8_n_0\,
      Q => bg_reg4(22),
      R => p_0_in
    );
\bg_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__7_n_0\,
      Q => bg_reg4(23),
      R => p_0_in
    );
\bg_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__6_n_0\,
      Q => bg_reg4(24),
      R => p_0_in
    );
\bg_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__5_n_0\,
      Q => bg_reg4(25),
      R => p_0_in
    );
\bg_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__4_n_0\,
      Q => bg_reg4(26),
      R => p_0_in
    );
\bg_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__3_n_0\,
      Q => bg_reg4(27),
      R => p_0_in
    );
\bg_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__2_n_0\,
      Q => bg_reg4(28),
      R => p_0_in
    );
\bg_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__1_n_0\,
      Q => bg_reg4(29),
      R => p_0_in
    );
\bg_reg4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg3(2),
      Q => \bg_reg4__0\(2),
      R => p_0_in
    );
\bg_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__0_n_0\,
      Q => bg_reg4(30),
      R => p_0_in
    );
\bg_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg3_reg_gate_n_0,
      Q => bg_reg4(31),
      R => p_0_in
    );
\bg_reg4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => bg_reg3(3),
      Q => \bg_reg4__0\(3),
      R => p_0_in
    );
\bg_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__26_n_0\,
      Q => bg_reg4(4),
      R => p_0_in
    );
\bg_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__25_n_0\,
      Q => bg_reg4(5),
      R => p_0_in
    );
\bg_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__24_n_0\,
      Q => bg_reg4(6),
      R => p_0_in
    );
\bg_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__23_n_0\,
      Q => bg_reg4(7),
      R => p_0_in
    );
\bg_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__22_n_0\,
      Q => bg_reg4(8),
      R => p_0_in
    );
\bg_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg3_reg_gate__21_n_0\,
      Q => bg_reg4(9),
      R => p_0_in
    );
\bg_reg5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg4__0\(0),
      Q => bg_reg5(0),
      R => p_0_in
    );
\bg_reg5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg4__0\(1),
      Q => bg_reg5(1),
      R => p_0_in
    );
\bg_reg5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg4__0\(2),
      Q => bg_reg5(2),
      R => p_0_in
    );
\bg_reg5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => bg_reg0,
      D => \bg_reg4__0\(3),
      Q => bg_reg5(3),
      R => p_0_in
    );
car_obstacle: entity work.microblaze_Video_Controller_4regs_0_0_Car_drawer
     port map (
      CO(0) => pixel_counter_n_251,
      D(0) => nxt_rgb(4),
      DI(1) => pixel_counter_n_58,
      DI(0) => pixel_counter_n_59,
      Q(20) => car_obstacle_n_0,
      Q(19) => car_obstacle_n_1,
      Q(18) => car_obstacle_n_2,
      Q(17) => car_obstacle_n_3,
      Q(16) => car_obstacle_n_4,
      Q(15) => car_obstacle_n_5,
      Q(14) => car_obstacle_n_6,
      Q(13) => car_obstacle_n_7,
      Q(12) => car_obstacle_n_8,
      Q(11) => car_obstacle_n_9,
      Q(10) => car_obstacle_n_10,
      Q(9 downto 0) => p_0_in_0(9 downto 0),
      S(1) => car_obstacle_n_222,
      S(0) => car_obstacle_n_223,
      \_rgb_out_reg[11]\(7 downto 6) => car_pixel(11 downto 10),
      \_rgb_out_reg[11]\(5 downto 4) => car_pixel(8 downto 7),
      \_rgb_out_reg[11]\(3) => car_pixel(5),
      \_rgb_out_reg[11]\(2 downto 0) => car_pixel(2 downto 0),
      \_rgb_out_reg[6]\ => car_obstacle_n_212,
      \_rgb_pixel_reg[0]_0\(20 downto 0) => obj_buff8(20 downto 0),
      \_rgb_pixel_reg[0]_1\(20 downto 0) => obj_buff5(20 downto 0),
      \_rgb_pixel_reg[0]_2\ => car_obstacle_n_211,
      \_rgb_pixel_reg[0]_3\(1) => car_obstacle_n_228,
      \_rgb_pixel_reg[0]_3\(0) => car_obstacle_n_229,
      \_rgb_pixel_reg[0]_4\(1) => car_obstacle_n_234,
      \_rgb_pixel_reg[0]_4\(0) => car_obstacle_n_235,
      \_rgb_pixel_reg[0]_5\(0) => car_obstacle_n_247,
      \_rgb_pixel_reg[0]_6\(0) => car_obstacle_n_250,
      \_rgb_pixel_reg[0]_7\(0) => car_obstacle_n_257,
      \_rgb_pixel_reg[0]_8\(0) => car_obstacle_n_260,
      \_rgb_pixel_reg[10]_0\(20 downto 0) => obj_buff4(20 downto 0),
      \_rgb_pixel_reg[10]_1\(1) => car_obstacle_n_236,
      \_rgb_pixel_reg[10]_1\(0) => car_obstacle_n_237,
      \_rgb_pixel_reg[10]_2\(0) => car_obstacle_n_251,
      \_rgb_pixel_reg[10]_3\(0) => car_obstacle_n_261,
      \_rgb_pixel_reg[11]_0\(20 downto 0) => obj_buff7(20 downto 0),
      \_rgb_pixel_reg[11]_1\ => car_obstacle_n_210,
      \_rgb_pixel_reg[11]_2\(1) => car_obstacle_n_230,
      \_rgb_pixel_reg[11]_2\(0) => car_obstacle_n_231,
      \_rgb_pixel_reg[11]_3\(0) => car_obstacle_n_248,
      \_rgb_pixel_reg[11]_4\(0) => car_obstacle_n_258,
      \_rgb_pixel_reg[11]_5\(1) => sel0(2),
      \_rgb_pixel_reg[11]_5\(0) => sel0(0),
      \_rgb_pixel_reg[1]_0\(20 downto 0) => obj_buff3(20 downto 0),
      \_rgb_pixel_reg[1]_1\(1) => car_obstacle_n_238,
      \_rgb_pixel_reg[1]_1\(0) => car_obstacle_n_239,
      \_rgb_pixel_reg[1]_2\(0) => car_obstacle_n_243,
      \_rgb_pixel_reg[1]_3\(0) => car_obstacle_n_244,
      \_rgb_pixel_reg[1]_4\(0) => car_obstacle_n_252,
      \_rgb_pixel_reg[1]_5\(0) => car_obstacle_n_254,
      \_rgb_pixel_reg[1]_6\(0) => car_obstacle_n_262,
      \_rgb_pixel_reg[2]_0\(20 downto 0) => obj_buff9(20 downto 0),
      \_rgb_pixel_reg[2]_1\(1) => car_obstacle_n_226,
      \_rgb_pixel_reg[2]_1\(0) => car_obstacle_n_227,
      \_rgb_pixel_reg[2]_2\(0) => car_obstacle_n_246,
      \_rgb_pixel_reg[2]_3\(0) => car_obstacle_n_256,
      \_rgb_pixel_reg[5]_0\(20 downto 0) => obj_buff2(20 downto 0),
      \_rgb_pixel_reg[5]_1\(1) => car_obstacle_n_240,
      \_rgb_pixel_reg[5]_1\(0) => car_obstacle_n_241,
      \_rgb_pixel_reg[5]_2\(0) => car_obstacle_n_253,
      \_rgb_pixel_reg[5]_3\(0) => car_obstacle_n_263,
      \_rgb_pixel_reg[7]_0\(20 downto 0) => obj_buff6(20 downto 0),
      \_rgb_pixel_reg[7]_1\(1) => car_obstacle_n_232,
      \_rgb_pixel_reg[7]_1\(0) => car_obstacle_n_233,
      \_rgb_pixel_reg[7]_2\(0) => car_obstacle_n_249,
      \_rgb_pixel_reg[7]_3\(0) => car_obstacle_n_259,
      \_rgb_pixel_reg[7]_4\(1) => truck_pixel(7),
      \_rgb_pixel_reg[7]_4\(0) => truck_pixel(4),
      \_rgb_pixel_reg[8]_0\(20) => car_obstacle_n_21,
      \_rgb_pixel_reg[8]_0\(19) => car_obstacle_n_22,
      \_rgb_pixel_reg[8]_0\(18) => car_obstacle_n_23,
      \_rgb_pixel_reg[8]_0\(17) => car_obstacle_n_24,
      \_rgb_pixel_reg[8]_0\(16) => car_obstacle_n_25,
      \_rgb_pixel_reg[8]_0\(15) => car_obstacle_n_26,
      \_rgb_pixel_reg[8]_0\(14) => car_obstacle_n_27,
      \_rgb_pixel_reg[8]_0\(13) => car_obstacle_n_28,
      \_rgb_pixel_reg[8]_0\(12) => car_obstacle_n_29,
      \_rgb_pixel_reg[8]_0\(11) => car_obstacle_n_30,
      \_rgb_pixel_reg[8]_0\(10) => car_obstacle_n_31,
      \_rgb_pixel_reg[8]_0\(9) => car_obstacle_n_32,
      \_rgb_pixel_reg[8]_0\(8) => car_obstacle_n_33,
      \_rgb_pixel_reg[8]_0\(7) => car_obstacle_n_34,
      \_rgb_pixel_reg[8]_0\(6) => car_obstacle_n_35,
      \_rgb_pixel_reg[8]_0\(5) => car_obstacle_n_36,
      \_rgb_pixel_reg[8]_0\(4) => car_obstacle_n_37,
      \_rgb_pixel_reg[8]_0\(3) => car_obstacle_n_38,
      \_rgb_pixel_reg[8]_0\(2) => car_obstacle_n_39,
      \_rgb_pixel_reg[8]_0\(1) => car_obstacle_n_40,
      \_rgb_pixel_reg[8]_0\(0) => car_obstacle_n_41,
      \_rgb_pixel_reg[8]_1\(1) => car_obstacle_n_224,
      \_rgb_pixel_reg[8]_1\(0) => car_obstacle_n_225,
      \_rgb_pixel_reg[8]_2\(0) => car_obstacle_n_245,
      \_rgb_pixel_reg[8]_3\(0) => car_obstacle_n_255,
      hblank_in => hblank_in,
      \hc_reg[10]\(0) => nxt_pixel445_in_17,
      \hc_reg[10]_0\(0) => nxt_pixel435_in_3,
      \hc_reg[10]_1\(0) => nxt_pixel41_in_15,
      \hc_reg[10]_10\(0) => pixel_counter_n_71,
      \hc_reg[10]_11\(0) => pixel_counter_n_79,
      \hc_reg[10]_12\(0) => pixel_counter_n_87,
      \hc_reg[10]_13\(0) => pixel_counter_n_95,
      \hc_reg[10]_14\(0) => pixel_counter_n_103,
      \hc_reg[10]_15\(0) => pixel_counter_n_111,
      \hc_reg[10]_16\(0) => pixel_counter_n_119,
      \hc_reg[10]_17\(0) => pixel_counter_n_127,
      \hc_reg[10]_18\(0) => pixel_counter_n_135,
      \hc_reg[10]_2\(0) => nxt_pixel45_in_13,
      \hc_reg[10]_3\(0) => nxt_pixel425_in_20,
      \hc_reg[10]_4\(0) => nxt_pixel430_in_5,
      \hc_reg[10]_5\(0) => nxt_pixel440_in_1,
      \hc_reg[10]_6\(0) => nxt_pixel415_in_9,
      \hc_reg[10]_7\(0) => nxt_pixel420_in_7,
      \hc_reg[10]_8\(0) => nxt_pixel410_in_11,
      \hc_reg[10]_9\(0) => pixel_counter_n_63,
      \hc_reg[3]\(0) => pixel_counter_n_248,
      \hc_reg[3]_0\(0) => pixel_counter_n_253,
      \hc_reg[3]_1\(0) => pixel_counter_n_258,
      \hc_reg[3]_2\(0) => pixel_counter_n_263,
      \hc_reg[3]_3\(0) => pixel_counter_n_268,
      \hc_reg[3]_4\(0) => pixel_counter_n_273,
      \hc_reg[3]_5\(0) => pixel_counter_n_278,
      \hc_reg[3]_6\(0) => pixel_counter_n_280,
      \hc_reg[3]_7\(0) => pixel_counter_n_285,
      \hc_reg[3]_8\(0) => pixel_counter_n_290,
      \hc_reg[6]\(1) => pixel_counter_n_66,
      \hc_reg[6]\(0) => pixel_counter_n_67,
      \hc_reg[6]_0\(1) => pixel_counter_n_74,
      \hc_reg[6]_0\(0) => pixel_counter_n_75,
      \hc_reg[6]_1\(1) => pixel_counter_n_82,
      \hc_reg[6]_1\(0) => pixel_counter_n_83,
      \hc_reg[6]_2\(1) => pixel_counter_n_90,
      \hc_reg[6]_2\(0) => pixel_counter_n_91,
      \hc_reg[6]_3\(1) => pixel_counter_n_98,
      \hc_reg[6]_3\(0) => pixel_counter_n_99,
      \hc_reg[6]_4\(1) => pixel_counter_n_106,
      \hc_reg[6]_4\(0) => pixel_counter_n_107,
      \hc_reg[6]_5\(1) => pixel_counter_n_114,
      \hc_reg[6]_5\(0) => pixel_counter_n_115,
      \hc_reg[6]_6\(1) => pixel_counter_n_122,
      \hc_reg[6]_6\(0) => pixel_counter_n_123,
      \hc_reg[6]_7\(1) => pixel_counter_n_130,
      \hc_reg[6]_7\(0) => pixel_counter_n_131,
      \hc_reg[9]\(2) => pixel_counter_n_60,
      \hc_reg[9]\(1) => pixel_counter_n_61,
      \hc_reg[9]\(0) => pixel_counter_n_62,
      \hc_reg[9]_0\(2) => pixel_counter_n_68,
      \hc_reg[9]_0\(1) => pixel_counter_n_69,
      \hc_reg[9]_0\(0) => pixel_counter_n_70,
      \hc_reg[9]_1\(2) => pixel_counter_n_76,
      \hc_reg[9]_1\(1) => pixel_counter_n_77,
      \hc_reg[9]_1\(0) => pixel_counter_n_78,
      \hc_reg[9]_2\(2) => pixel_counter_n_84,
      \hc_reg[9]_2\(1) => pixel_counter_n_85,
      \hc_reg[9]_2\(0) => pixel_counter_n_86,
      \hc_reg[9]_3\(2) => pixel_counter_n_92,
      \hc_reg[9]_3\(1) => pixel_counter_n_93,
      \hc_reg[9]_3\(0) => pixel_counter_n_94,
      \hc_reg[9]_4\(2) => pixel_counter_n_100,
      \hc_reg[9]_4\(1) => pixel_counter_n_101,
      \hc_reg[9]_4\(0) => pixel_counter_n_102,
      \hc_reg[9]_5\(2) => pixel_counter_n_108,
      \hc_reg[9]_5\(1) => pixel_counter_n_109,
      \hc_reg[9]_5\(0) => pixel_counter_n_110,
      \hc_reg[9]_6\(2) => pixel_counter_n_116,
      \hc_reg[9]_6\(1) => pixel_counter_n_117,
      \hc_reg[9]_6\(0) => pixel_counter_n_118,
      \hc_reg[9]_7\(2) => pixel_counter_n_124,
      \hc_reg[9]_7\(1) => pixel_counter_n_125,
      \hc_reg[9]_7\(0) => pixel_counter_n_126,
      \hc_reg[9]_8\(2) => pixel_counter_n_132,
      \hc_reg[9]_8\(1) => pixel_counter_n_133,
      \hc_reg[9]_8\(0) => pixel_counter_n_134,
      hcount(6 downto 0) => \^hcount\(10 downto 4),
      nxt_rgb1 => nxt_rgb1,
      p_0_in => p_0_in,
      pclk => pclk,
      rgb_pixel(0) => background_pixel(6),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sel0(0) => sel0(1),
      \slv_reg2_reg[31]\(31 downto 0) => slv_reg2(31 downto 0),
      vblank_in => vblank_in,
      \vc_reg[10]\(0) => nxt_pixel343_in_18,
      \vc_reg[10]_0\(0) => nxt_pixel333_in_4,
      \vc_reg[10]_1\(0) => pixel_counter_n_288,
      \vc_reg[10]_10\(0) => pixel_counter_n_283,
      \vc_reg[10]_11\(0) => nxt_pixel328_in_6,
      \vc_reg[10]_12\(0) => nxt_pixel338_in_2,
      \vc_reg[10]_13\(0) => pixel_counter_n_293,
      \vc_reg[10]_14\(0) => nxt_pixel313_in_10,
      \vc_reg[10]_15\(0) => pixel_counter_n_271,
      \vc_reg[10]_16\(0) => nxt_pixel318_in_8,
      \vc_reg[10]_17\(0) => pixel_counter_n_276,
      \vc_reg[10]_18\(0) => nxt_pixel38_in_12,
      \vc_reg[10]_19\(0) => pixel_counter_n_266,
      \vc_reg[10]_2\(0) => pixel_counter_n_256,
      \vc_reg[10]_3\(0) => nxt_pixel3_16,
      \vc_reg[10]_4\(0) => pixel_counter_n_261,
      \vc_reg[10]_5\(0) => nxt_pixel33_in_14,
      \vc_reg[10]_6\ => pixel_counter_n_247,
      \vc_reg[10]_7\ => pixel_counter_n_22,
      \vc_reg[10]_8\(0) => pixel_counter_n_23,
      \vc_reg[10]_9\(0) => nxt_pixel323_in_19,
      \vc_reg[2]\(0) => \vc_reg[2]\(0),
      \vc_reg[3]\(0) => pixel_counter_n_250,
      \vc_reg[3]_0\(0) => pixel_counter_n_255,
      \vc_reg[3]_1\(0) => pixel_counter_n_260,
      \vc_reg[3]_2\(0) => pixel_counter_n_265,
      \vc_reg[3]_3\(0) => pixel_counter_n_270,
      \vc_reg[3]_4\(0) => pixel_counter_n_275,
      \vc_reg[3]_5\(0) => pixel_counter_n_279,
      \vc_reg[3]_6\(0) => pixel_counter_n_282,
      \vc_reg[3]_7\(0) => pixel_counter_n_287,
      \vc_reg[3]_8\(0) => pixel_counter_n_292,
      \vc_reg[6]\(1) => pixel_counter_n_64,
      \vc_reg[6]\(0) => pixel_counter_n_65,
      \vc_reg[6]_0\(1) => pixel_counter_n_72,
      \vc_reg[6]_0\(0) => pixel_counter_n_73,
      \vc_reg[6]_1\(1) => pixel_counter_n_80,
      \vc_reg[6]_1\(0) => pixel_counter_n_81,
      \vc_reg[6]_2\(1) => pixel_counter_n_88,
      \vc_reg[6]_2\(0) => pixel_counter_n_89,
      \vc_reg[6]_3\(1) => pixel_counter_n_96,
      \vc_reg[6]_3\(0) => pixel_counter_n_97,
      \vc_reg[6]_4\(1) => pixel_counter_n_104,
      \vc_reg[6]_4\(0) => pixel_counter_n_105,
      \vc_reg[6]_5\(1) => pixel_counter_n_112,
      \vc_reg[6]_5\(0) => pixel_counter_n_113,
      \vc_reg[6]_6\(1) => pixel_counter_n_120,
      \vc_reg[6]_6\(0) => pixel_counter_n_121,
      \vc_reg[6]_7\(1) => pixel_counter_n_128,
      \vc_reg[6]_7\(0) => pixel_counter_n_129,
      \vc_reg[6]_8\(1) => pixel_counter_n_136,
      \vc_reg[6]_8\(0) => pixel_counter_n_137,
      vcount(5 downto 1) => \^vcount\(7 downto 3),
      vcount(0) => vcount_internal(4)
    );
frogger_background: entity work.microblaze_Video_Controller_4regs_0_0_Background_drawer
     port map (
      D(3) => pixel_counter_n_333,
      D(2) => pixel_counter_n_334,
      D(1) => pixel_counter_n_335,
      D(0) => pixel_counter_n_336,
      Q(8 downto 2) => background_pixel(11 downto 5),
      Q(1) => background_pixel(3),
      Q(0) => background_pixel(0),
      bg_filled_reg => \^_rgb_pixel_reg[0]\,
      pclk => pclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
pixel_counter: entity work.microblaze_Video_Controller_4regs_0_0_Timing_counter
     port map (
      CO(0) => pixel_counter_n_47,
      D(0) => nxt_rgb(6),
      DI(2) => pixel_counter_n_50,
      DI(1) => pixel_counter_n_51,
      DI(0) => pixel_counter_n_52,
      E(0) => obj_buff10,
      Q(10 downto 5) => \^vcount\(8 downto 3),
      Q(4 downto 3) => vcount_internal(4 downto 3),
      Q(2 downto 0) => \^vcount\(2 downto 0),
      S(1) => pixel_counter_n_26,
      S(0) => pixel_counter_n_27,
      \_rgb_pixel_reg[0]\(0) => pixel_counter_n_23,
      \_rgb_pixel_reg[0]_0\(0) => nxt_pixel425_in_20,
      \_rgb_pixel_reg[0]_1\(0) => nxt_pixel323_in_19,
      \_rgb_pixel_reg[0]_10\(3) => pixel_counter_n_168,
      \_rgb_pixel_reg[0]_10\(2) => pixel_counter_n_169,
      \_rgb_pixel_reg[0]_10\(1) => pixel_counter_n_170,
      \_rgb_pixel_reg[0]_10\(0) => pixel_counter_n_171,
      \_rgb_pixel_reg[0]_11\(2) => pixel_counter_n_172,
      \_rgb_pixel_reg[0]_11\(1) => pixel_counter_n_173,
      \_rgb_pixel_reg[0]_11\(0) => pixel_counter_n_174,
      \_rgb_pixel_reg[0]_12\(0) => pixel_counter_n_175,
      \_rgb_pixel_reg[0]_13\(1) => pixel_counter_n_176,
      \_rgb_pixel_reg[0]_13\(0) => pixel_counter_n_177,
      \_rgb_pixel_reg[0]_14\(1) => pixel_counter_n_206,
      \_rgb_pixel_reg[0]_14\(0) => pixel_counter_n_207,
      \_rgb_pixel_reg[0]_15\ => pixel_counter_n_247,
      \_rgb_pixel_reg[0]_16\(0) => pixel_counter_n_263,
      \_rgb_pixel_reg[0]_17\(0) => nxt_pixel38_in_12,
      \_rgb_pixel_reg[0]_18\(0) => pixel_counter_n_265,
      \_rgb_pixel_reg[0]_19\(0) => pixel_counter_n_266,
      \_rgb_pixel_reg[0]_2\(1) => pixel_counter_n_32,
      \_rgb_pixel_reg[0]_2\(0) => pixel_counter_n_33,
      \_rgb_pixel_reg[0]_20\(0) => nxt_pixel410_in_11,
      \_rgb_pixel_reg[0]_21\(0) => pixel_counter_n_279,
      \_rgb_pixel_reg[0]_22\ => pixel_counter_n_295,
      \_rgb_pixel_reg[0]_23\(0) => nxt_pixel38_in,
      \_rgb_pixel_reg[0]_24\(0) => pixel_counter_n_309,
      \_rgb_pixel_reg[0]_25\(0) => pixel_counter_n_310,
      \_rgb_pixel_reg[0]_26\(0) => nxt_pixel410_in,
      \_rgb_pixel_reg[0]_27\(0) => pixel_counter_n_320,
      \_rgb_pixel_reg[0]_3\(0) => nxt_pixel425_in,
      \_rgb_pixel_reg[0]_4\(0) => nxt_pixel323_in,
      \_rgb_pixel_reg[0]_5\(1) => pixel_counter_n_82,
      \_rgb_pixel_reg[0]_5\(0) => pixel_counter_n_83,
      \_rgb_pixel_reg[0]_6\(2) => pixel_counter_n_84,
      \_rgb_pixel_reg[0]_6\(1) => pixel_counter_n_85,
      \_rgb_pixel_reg[0]_6\(0) => pixel_counter_n_86,
      \_rgb_pixel_reg[0]_7\(0) => pixel_counter_n_87,
      \_rgb_pixel_reg[0]_8\(1) => pixel_counter_n_88,
      \_rgb_pixel_reg[0]_8\(0) => pixel_counter_n_89,
      \_rgb_pixel_reg[0]_9\(1) => pixel_counter_n_112,
      \_rgb_pixel_reg[0]_9\(0) => pixel_counter_n_113,
      \_rgb_pixel_reg[10]\(1) => pixel_counter_n_28,
      \_rgb_pixel_reg[10]\(0) => pixel_counter_n_29,
      \_rgb_pixel_reg[10]_0\(1) => pixel_counter_n_30,
      \_rgb_pixel_reg[10]_0\(0) => pixel_counter_n_31,
      \_rgb_pixel_reg[10]_1\(1) => pixel_counter_n_66,
      \_rgb_pixel_reg[10]_1\(0) => pixel_counter_n_67,
      \_rgb_pixel_reg[10]_10\(0) => pixel_counter_n_155,
      \_rgb_pixel_reg[10]_11\(3) => pixel_counter_n_158,
      \_rgb_pixel_reg[10]_11\(2) => pixel_counter_n_159,
      \_rgb_pixel_reg[10]_11\(1) => pixel_counter_n_160,
      \_rgb_pixel_reg[10]_11\(0) => pixel_counter_n_161,
      \_rgb_pixel_reg[10]_12\(2) => pixel_counter_n_162,
      \_rgb_pixel_reg[10]_12\(1) => pixel_counter_n_163,
      \_rgb_pixel_reg[10]_12\(0) => pixel_counter_n_164,
      \_rgb_pixel_reg[10]_13\(0) => pixel_counter_n_165,
      \_rgb_pixel_reg[10]_14\(1) => pixel_counter_n_216,
      \_rgb_pixel_reg[10]_14\(0) => pixel_counter_n_217,
      \_rgb_pixel_reg[10]_15\(0) => pixel_counter_n_253,
      \_rgb_pixel_reg[10]_16\(0) => pixel_counter_n_258,
      \_rgb_pixel_reg[10]_17\(0) => nxt_pixel328_in_6,
      \_rgb_pixel_reg[10]_18\(0) => pixel_counter_n_282,
      \_rgb_pixel_reg[10]_19\(0) => pixel_counter_n_283,
      \_rgb_pixel_reg[10]_2\(2) => pixel_counter_n_68,
      \_rgb_pixel_reg[10]_2\(1) => pixel_counter_n_69,
      \_rgb_pixel_reg[10]_2\(0) => pixel_counter_n_70,
      \_rgb_pixel_reg[10]_20\(0) => nxt_pixel430_in_5,
      \_rgb_pixel_reg[10]_21\(0) => nxt_pixel328_in,
      \_rgb_pixel_reg[10]_22\(0) => pixel_counter_n_322,
      \_rgb_pixel_reg[10]_23\(0) => pixel_counter_n_323,
      \_rgb_pixel_reg[10]_24\(0) => nxt_pixel430_in,
      \_rgb_pixel_reg[10]_3\(0) => pixel_counter_n_71,
      \_rgb_pixel_reg[10]_4\(1) => pixel_counter_n_74,
      \_rgb_pixel_reg[10]_4\(0) => pixel_counter_n_75,
      \_rgb_pixel_reg[10]_5\(2) => pixel_counter_n_76,
      \_rgb_pixel_reg[10]_5\(1) => pixel_counter_n_77,
      \_rgb_pixel_reg[10]_5\(0) => pixel_counter_n_78,
      \_rgb_pixel_reg[10]_6\(0) => pixel_counter_n_79,
      \_rgb_pixel_reg[10]_7\(1) => pixel_counter_n_120,
      \_rgb_pixel_reg[10]_7\(0) => pixel_counter_n_121,
      \_rgb_pixel_reg[10]_8\(3) => pixel_counter_n_148,
      \_rgb_pixel_reg[10]_8\(2) => pixel_counter_n_149,
      \_rgb_pixel_reg[10]_8\(1) => pixel_counter_n_150,
      \_rgb_pixel_reg[10]_8\(0) => pixel_counter_n_151,
      \_rgb_pixel_reg[10]_9\(2) => pixel_counter_n_152,
      \_rgb_pixel_reg[10]_9\(1) => pixel_counter_n_153,
      \_rgb_pixel_reg[10]_9\(0) => pixel_counter_n_154,
      \_rgb_pixel_reg[11]\ => pixel_counter_n_22,
      \_rgb_pixel_reg[11]_0\(1) => pixel_counter_n_34,
      \_rgb_pixel_reg[11]_0\(0) => pixel_counter_n_35,
      \_rgb_pixel_reg[11]_1\(1) => pixel_counter_n_42,
      \_rgb_pixel_reg[11]_1\(0) => pixel_counter_n_43,
      \_rgb_pixel_reg[11]_10\(0) => pixel_counter_n_127,
      \_rgb_pixel_reg[11]_11\(3) => pixel_counter_n_178,
      \_rgb_pixel_reg[11]_11\(2) => pixel_counter_n_179,
      \_rgb_pixel_reg[11]_11\(1) => pixel_counter_n_180,
      \_rgb_pixel_reg[11]_11\(0) => pixel_counter_n_181,
      \_rgb_pixel_reg[11]_12\(2) => pixel_counter_n_182,
      \_rgb_pixel_reg[11]_12\(1) => pixel_counter_n_183,
      \_rgb_pixel_reg[11]_12\(0) => pixel_counter_n_184,
      \_rgb_pixel_reg[11]_13\(0) => pixel_counter_n_185,
      \_rgb_pixel_reg[11]_14\(1) => pixel_counter_n_186,
      \_rgb_pixel_reg[11]_14\(0) => pixel_counter_n_187,
      \_rgb_pixel_reg[11]_15\(3) => pixel_counter_n_218,
      \_rgb_pixel_reg[11]_15\(2) => pixel_counter_n_219,
      \_rgb_pixel_reg[11]_15\(1) => pixel_counter_n_220,
      \_rgb_pixel_reg[11]_15\(0) => pixel_counter_n_221,
      \_rgb_pixel_reg[11]_16\(2) => pixel_counter_n_222,
      \_rgb_pixel_reg[11]_16\(1) => pixel_counter_n_223,
      \_rgb_pixel_reg[11]_16\(0) => pixel_counter_n_224,
      \_rgb_pixel_reg[11]_17\(0) => pixel_counter_n_225,
      \_rgb_pixel_reg[11]_18\(0) => pixel_counter_n_242,
      \_rgb_pixel_reg[11]_19\(1) => pixel_counter_n_243,
      \_rgb_pixel_reg[11]_19\(0) => pixel_counter_n_244,
      \_rgb_pixel_reg[11]_2\ => pixel_counter_n_46,
      \_rgb_pixel_reg[11]_20\(0) => pixel_counter_n_246,
      \_rgb_pixel_reg[11]_21\(0) => pixel_counter_n_268,
      \_rgb_pixel_reg[11]_22\(0) => nxt_pixel313_in_10,
      \_rgb_pixel_reg[11]_23\(0) => pixel_counter_n_270,
      \_rgb_pixel_reg[11]_24\(0) => pixel_counter_n_271,
      \_rgb_pixel_reg[11]_25\(0) => nxt_pixel415_in_9,
      \_rgb_pixel_reg[11]_26\(0) => pixel_counter_n_285,
      \_rgb_pixel_reg[11]_27\(0) => nxt_pixel313_in,
      \_rgb_pixel_reg[11]_28\(0) => pixel_counter_n_313,
      \_rgb_pixel_reg[11]_29\(0) => pixel_counter_n_314,
      \_rgb_pixel_reg[11]_3\(1) => pixel_counter_n_54,
      \_rgb_pixel_reg[11]_3\(0) => pixel_counter_n_55,
      \_rgb_pixel_reg[11]_30\(0) => nxt_pixel415_in,
      \_rgb_pixel_reg[11]_4\(1) => pixel_counter_n_90,
      \_rgb_pixel_reg[11]_4\(0) => pixel_counter_n_91,
      \_rgb_pixel_reg[11]_5\(2) => pixel_counter_n_92,
      \_rgb_pixel_reg[11]_5\(1) => pixel_counter_n_93,
      \_rgb_pixel_reg[11]_5\(0) => pixel_counter_n_94,
      \_rgb_pixel_reg[11]_6\(0) => pixel_counter_n_95,
      \_rgb_pixel_reg[11]_7\(1) => pixel_counter_n_96,
      \_rgb_pixel_reg[11]_7\(0) => pixel_counter_n_97,
      \_rgb_pixel_reg[11]_8\(1) => pixel_counter_n_122,
      \_rgb_pixel_reg[11]_8\(0) => pixel_counter_n_123,
      \_rgb_pixel_reg[11]_9\(2) => pixel_counter_n_124,
      \_rgb_pixel_reg[11]_9\(1) => pixel_counter_n_125,
      \_rgb_pixel_reg[11]_9\(0) => pixel_counter_n_126,
      \_rgb_pixel_reg[1]\(1) => pixel_counter_n_38,
      \_rgb_pixel_reg[1]\(0) => pixel_counter_n_39,
      \_rgb_pixel_reg[1]_0\(1) => pixel_counter_n_58,
      \_rgb_pixel_reg[1]_0\(0) => pixel_counter_n_59,
      \_rgb_pixel_reg[1]_1\(2) => pixel_counter_n_60,
      \_rgb_pixel_reg[1]_1\(1) => pixel_counter_n_61,
      \_rgb_pixel_reg[1]_1\(0) => pixel_counter_n_62,
      \_rgb_pixel_reg[1]_10\(0) => pixel_counter_n_145,
      \_rgb_pixel_reg[1]_11\(1) => pixel_counter_n_146,
      \_rgb_pixel_reg[1]_11\(0) => pixel_counter_n_147,
      \_rgb_pixel_reg[1]_12\(3) => pixel_counter_n_198,
      \_rgb_pixel_reg[1]_12\(2) => pixel_counter_n_199,
      \_rgb_pixel_reg[1]_12\(1) => pixel_counter_n_200,
      \_rgb_pixel_reg[1]_12\(0) => pixel_counter_n_201,
      \_rgb_pixel_reg[1]_13\(2) => pixel_counter_n_202,
      \_rgb_pixel_reg[1]_13\(1) => pixel_counter_n_203,
      \_rgb_pixel_reg[1]_13\(0) => pixel_counter_n_204,
      \_rgb_pixel_reg[1]_14\(0) => pixel_counter_n_205,
      \_rgb_pixel_reg[1]_15\(1) => pixel_counter_n_226,
      \_rgb_pixel_reg[1]_15\(0) => pixel_counter_n_227,
      \_rgb_pixel_reg[1]_16\(0) => pixel_counter_n_248,
      \_rgb_pixel_reg[1]_17\(0) => nxt_pixel343_in_18,
      \_rgb_pixel_reg[1]_18\(0) => pixel_counter_n_250,
      \_rgb_pixel_reg[1]_19\(0) => pixel_counter_n_251,
      \_rgb_pixel_reg[1]_2\(0) => pixel_counter_n_63,
      \_rgb_pixel_reg[1]_20\(0) => nxt_pixel445_in_17,
      \_rgb_pixel_reg[1]_21\(0) => pixel_counter_n_278,
      \_rgb_pixel_reg[1]_22\(0) => nxt_pixel333_in_4,
      \_rgb_pixel_reg[1]_23\(0) => pixel_counter_n_287,
      \_rgb_pixel_reg[1]_24\(0) => pixel_counter_n_288,
      \_rgb_pixel_reg[1]_25\(0) => nxt_pixel435_in_3,
      \_rgb_pixel_reg[1]_26\(0) => nxt_pixel343_in,
      \_rgb_pixel_reg[1]_27\(0) => pixel_counter_n_297,
      \_rgb_pixel_reg[1]_28\(0) => pixel_counter_n_298,
      \_rgb_pixel_reg[1]_29\(0) => nxt_pixel445_in,
      \_rgb_pixel_reg[1]_3\(1) => pixel_counter_n_64,
      \_rgb_pixel_reg[1]_3\(0) => pixel_counter_n_65,
      \_rgb_pixel_reg[1]_30\(0) => nxt_pixel333_in,
      \_rgb_pixel_reg[1]_31\(0) => pixel_counter_n_326,
      \_rgb_pixel_reg[1]_32\(0) => pixel_counter_n_327,
      \_rgb_pixel_reg[1]_33\(0) => nxt_pixel435_in,
      \_rgb_pixel_reg[1]_4\(1) => pixel_counter_n_106,
      \_rgb_pixel_reg[1]_4\(0) => pixel_counter_n_107,
      \_rgb_pixel_reg[1]_5\(2) => pixel_counter_n_108,
      \_rgb_pixel_reg[1]_5\(1) => pixel_counter_n_109,
      \_rgb_pixel_reg[1]_5\(0) => pixel_counter_n_110,
      \_rgb_pixel_reg[1]_6\(0) => pixel_counter_n_111,
      \_rgb_pixel_reg[1]_7\(1) => pixel_counter_n_128,
      \_rgb_pixel_reg[1]_7\(0) => pixel_counter_n_129,
      \_rgb_pixel_reg[1]_8\(3) => pixel_counter_n_138,
      \_rgb_pixel_reg[1]_8\(2) => pixel_counter_n_139,
      \_rgb_pixel_reg[1]_8\(1) => pixel_counter_n_140,
      \_rgb_pixel_reg[1]_8\(0) => pixel_counter_n_141,
      \_rgb_pixel_reg[1]_9\(2) => pixel_counter_n_142,
      \_rgb_pixel_reg[1]_9\(1) => pixel_counter_n_143,
      \_rgb_pixel_reg[1]_9\(0) => pixel_counter_n_144,
      \_rgb_pixel_reg[2]\(1) => pixel_counter_n_80,
      \_rgb_pixel_reg[2]\(0) => pixel_counter_n_81,
      \_rgb_pixel_reg[2]_0\(1) => pixel_counter_n_166,
      \_rgb_pixel_reg[2]_0\(0) => pixel_counter_n_167,
      \_rgb_pixel_reg[2]_1\(0) => nxt_pixel33_in_14,
      \_rgb_pixel_reg[2]_2\(0) => pixel_counter_n_260,
      \_rgb_pixel_reg[2]_3\(0) => pixel_counter_n_261,
      \_rgb_pixel_reg[2]_4\(0) => nxt_pixel45_in_13,
      \_rgb_pixel_reg[2]_5\(0) => nxt_pixel33_in,
      \_rgb_pixel_reg[2]_6\(0) => pixel_counter_n_305,
      \_rgb_pixel_reg[2]_7\(0) => pixel_counter_n_306,
      \_rgb_pixel_reg[2]_8\(0) => nxt_pixel45_in,
      \_rgb_pixel_reg[5]\(1) => pixel_counter_n_40,
      \_rgb_pixel_reg[5]\(0) => pixel_counter_n_41,
      \_rgb_pixel_reg[5]_0\(1) => pixel_counter_n_44,
      \_rgb_pixel_reg[5]_0\(0) => pixel_counter_n_45,
      \_rgb_pixel_reg[5]_1\(1) => pixel_counter_n_114,
      \_rgb_pixel_reg[5]_1\(0) => pixel_counter_n_115,
      \_rgb_pixel_reg[5]_10\(0) => pixel_counter_n_215,
      \_rgb_pixel_reg[5]_11\(3) => pixel_counter_n_228,
      \_rgb_pixel_reg[5]_11\(2) => pixel_counter_n_229,
      \_rgb_pixel_reg[5]_11\(1) => pixel_counter_n_230,
      \_rgb_pixel_reg[5]_11\(0) => pixel_counter_n_231,
      \_rgb_pixel_reg[5]_12\(2) => pixel_counter_n_232,
      \_rgb_pixel_reg[5]_12\(1) => pixel_counter_n_233,
      \_rgb_pixel_reg[5]_12\(0) => pixel_counter_n_234,
      \_rgb_pixel_reg[5]_13\(0) => pixel_counter_n_235,
      \_rgb_pixel_reg[5]_14\(1) => pixel_counter_n_236,
      \_rgb_pixel_reg[5]_14\(0) => pixel_counter_n_237,
      \_rgb_pixel_reg[5]_15\(0) => pixel_counter_n_280,
      \_rgb_pixel_reg[5]_16\(0) => pixel_counter_n_290,
      \_rgb_pixel_reg[5]_17\(0) => nxt_pixel338_in_2,
      \_rgb_pixel_reg[5]_18\(0) => pixel_counter_n_292,
      \_rgb_pixel_reg[5]_19\(0) => pixel_counter_n_293,
      \_rgb_pixel_reg[5]_2\(2) => pixel_counter_n_116,
      \_rgb_pixel_reg[5]_2\(1) => pixel_counter_n_117,
      \_rgb_pixel_reg[5]_2\(0) => pixel_counter_n_118,
      \_rgb_pixel_reg[5]_20\(0) => nxt_pixel440_in_1,
      \_rgb_pixel_reg[5]_21\(0) => nxt_pixel338_in,
      \_rgb_pixel_reg[5]_22\(0) => pixel_counter_n_330,
      \_rgb_pixel_reg[5]_23\(0) => pixel_counter_n_331,
      \_rgb_pixel_reg[5]_24\(0) => nxt_pixel440_in,
      \_rgb_pixel_reg[5]_3\(0) => pixel_counter_n_119,
      \_rgb_pixel_reg[5]_4\(1) => pixel_counter_n_130,
      \_rgb_pixel_reg[5]_4\(0) => pixel_counter_n_131,
      \_rgb_pixel_reg[5]_5\(2) => pixel_counter_n_132,
      \_rgb_pixel_reg[5]_5\(1) => pixel_counter_n_133,
      \_rgb_pixel_reg[5]_5\(0) => pixel_counter_n_134,
      \_rgb_pixel_reg[5]_6\(0) => pixel_counter_n_135,
      \_rgb_pixel_reg[5]_7\(1) => pixel_counter_n_136,
      \_rgb_pixel_reg[5]_7\(0) => pixel_counter_n_137,
      \_rgb_pixel_reg[5]_8\(3) => pixel_counter_n_208,
      \_rgb_pixel_reg[5]_8\(2) => pixel_counter_n_209,
      \_rgb_pixel_reg[5]_8\(1) => pixel_counter_n_210,
      \_rgb_pixel_reg[5]_8\(0) => pixel_counter_n_211,
      \_rgb_pixel_reg[5]_9\(2) => pixel_counter_n_212,
      \_rgb_pixel_reg[5]_9\(1) => pixel_counter_n_213,
      \_rgb_pixel_reg[5]_9\(0) => pixel_counter_n_214,
      \_rgb_pixel_reg[7]\(1) => pixel_counter_n_36,
      \_rgb_pixel_reg[7]\(0) => pixel_counter_n_37,
      \_rgb_pixel_reg[7]_0\(0) => pixel_counter_n_53,
      \_rgb_pixel_reg[7]_1\(1) => pixel_counter_n_56,
      \_rgb_pixel_reg[7]_1\(0) => pixel_counter_n_57,
      \_rgb_pixel_reg[7]_10\(0) => pixel_counter_n_241,
      \_rgb_pixel_reg[7]_11\(0) => pixel_counter_n_245,
      \_rgb_pixel_reg[7]_12\(0) => pixel_counter_n_273,
      \_rgb_pixel_reg[7]_13\(0) => nxt_pixel318_in_8,
      \_rgb_pixel_reg[7]_14\(0) => pixel_counter_n_275,
      \_rgb_pixel_reg[7]_15\(0) => pixel_counter_n_276,
      \_rgb_pixel_reg[7]_16\(0) => nxt_pixel420_in_7,
      \_rgb_pixel_reg[7]_17\(0) => nxt_pixel318_in,
      \_rgb_pixel_reg[7]_18\(0) => pixel_counter_n_317,
      \_rgb_pixel_reg[7]_19\(0) => pixel_counter_n_318,
      \_rgb_pixel_reg[7]_2\(1) => pixel_counter_n_98,
      \_rgb_pixel_reg[7]_2\(0) => pixel_counter_n_99,
      \_rgb_pixel_reg[7]_20\(0) => nxt_pixel420_in,
      \_rgb_pixel_reg[7]_21\ => car_obstacle_n_212,
      \_rgb_pixel_reg[7]_3\(2) => pixel_counter_n_100,
      \_rgb_pixel_reg[7]_3\(1) => pixel_counter_n_101,
      \_rgb_pixel_reg[7]_3\(0) => pixel_counter_n_102,
      \_rgb_pixel_reg[7]_4\(0) => pixel_counter_n_103,
      \_rgb_pixel_reg[7]_5\(1) => pixel_counter_n_104,
      \_rgb_pixel_reg[7]_5\(0) => pixel_counter_n_105,
      \_rgb_pixel_reg[7]_6\(3) => pixel_counter_n_188,
      \_rgb_pixel_reg[7]_6\(2) => pixel_counter_n_189,
      \_rgb_pixel_reg[7]_6\(1) => pixel_counter_n_190,
      \_rgb_pixel_reg[7]_6\(0) => pixel_counter_n_191,
      \_rgb_pixel_reg[7]_7\(2) => pixel_counter_n_192,
      \_rgb_pixel_reg[7]_7\(1) => pixel_counter_n_193,
      \_rgb_pixel_reg[7]_7\(0) => pixel_counter_n_194,
      \_rgb_pixel_reg[7]_8\(0) => pixel_counter_n_195,
      \_rgb_pixel_reg[7]_9\(1) => pixel_counter_n_196,
      \_rgb_pixel_reg[7]_9\(0) => pixel_counter_n_197,
      \_rgb_pixel_reg[8]\(1) => pixel_counter_n_72,
      \_rgb_pixel_reg[8]\(0) => pixel_counter_n_73,
      \_rgb_pixel_reg[8]_0\(1) => pixel_counter_n_156,
      \_rgb_pixel_reg[8]_0\(0) => pixel_counter_n_157,
      \_rgb_pixel_reg[8]_1\(0) => nxt_pixel3_16,
      \_rgb_pixel_reg[8]_2\(0) => pixel_counter_n_255,
      \_rgb_pixel_reg[8]_3\(0) => pixel_counter_n_256,
      \_rgb_pixel_reg[8]_4\(0) => nxt_pixel41_in_15,
      \_rgb_pixel_reg[8]_5\(0) => nxt_pixel3,
      \_rgb_pixel_reg[8]_6\(0) => pixel_counter_n_301,
      \_rgb_pixel_reg[8]_7\(0) => pixel_counter_n_302,
      \_rgb_pixel_reg[8]_8\(0) => nxt_pixel41_in,
      \bg_reg0_reg[3]\(3) => \bg_reg0_reg_n_0_[3]\,
      \bg_reg0_reg[3]\(2) => \bg_reg0_reg_n_0_[2]\,
      \bg_reg0_reg[3]\(1) => \bg_reg0_reg_n_0_[1]\,
      \bg_reg0_reg[3]\(0) => \bg_reg0_reg_n_0_[0]\,
      \bg_reg1_reg[3]\(3 downto 0) => bg_reg1(3 downto 0),
      \bg_reg2_reg[3]\(3 downto 0) => bg_reg2(3 downto 0),
      \bg_reg3_reg[3]\(3 downto 0) => bg_reg3(3 downto 0),
      \bg_reg4_reg[3]\(3 downto 0) => \bg_reg4__0\(3 downto 0),
      \bg_reg5_reg[3]\(3 downto 0) => bg_reg5(3 downto 0),
      \bg_type_reg[3]\(3) => pixel_counter_n_333,
      \bg_type_reg[3]\(2) => pixel_counter_n_334,
      \bg_type_reg[3]\(1) => pixel_counter_n_335,
      \bg_type_reg[3]\(0) => pixel_counter_n_336,
      fsync_in => fsync_in,
      hblank_in => hblank_in,
      \hc_reg[10]_0\(10 downto 0) => \^hcount\(10 downto 0),
      \hc_reg[9]_0\(0) => truck_obstacle_n_245,
      \hc_reg[9]_1\(0) => player_frog_n_42,
      nxt_rgb1 => nxt_rgb1,
      \obj_buff10_reg[20]\(20) => car_obstacle_n_21,
      \obj_buff10_reg[20]\(19) => car_obstacle_n_22,
      \obj_buff10_reg[20]\(18) => car_obstacle_n_23,
      \obj_buff10_reg[20]\(17) => car_obstacle_n_24,
      \obj_buff10_reg[20]\(16) => car_obstacle_n_25,
      \obj_buff10_reg[20]\(15) => car_obstacle_n_26,
      \obj_buff10_reg[20]\(14) => car_obstacle_n_27,
      \obj_buff10_reg[20]\(13) => car_obstacle_n_28,
      \obj_buff10_reg[20]\(12) => car_obstacle_n_29,
      \obj_buff10_reg[20]\(11) => car_obstacle_n_30,
      \obj_buff10_reg[20]\(10) => car_obstacle_n_31,
      \obj_buff10_reg[20]\(9) => car_obstacle_n_32,
      \obj_buff10_reg[20]\(8) => car_obstacle_n_33,
      \obj_buff10_reg[20]\(7) => car_obstacle_n_34,
      \obj_buff10_reg[20]\(6) => car_obstacle_n_35,
      \obj_buff10_reg[20]\(5) => car_obstacle_n_36,
      \obj_buff10_reg[20]\(4) => car_obstacle_n_37,
      \obj_buff10_reg[20]\(3) => car_obstacle_n_38,
      \obj_buff10_reg[20]\(2) => car_obstacle_n_39,
      \obj_buff10_reg[20]\(1) => car_obstacle_n_40,
      \obj_buff10_reg[20]\(0) => car_obstacle_n_41,
      \obj_buff10_reg[20]_0\(20) => truck_obstacle_n_21,
      \obj_buff10_reg[20]_0\(19) => truck_obstacle_n_22,
      \obj_buff10_reg[20]_0\(18) => truck_obstacle_n_23,
      \obj_buff10_reg[20]_0\(17) => truck_obstacle_n_24,
      \obj_buff10_reg[20]_0\(16) => truck_obstacle_n_25,
      \obj_buff10_reg[20]_0\(15) => truck_obstacle_n_26,
      \obj_buff10_reg[20]_0\(14) => truck_obstacle_n_27,
      \obj_buff10_reg[20]_0\(13) => truck_obstacle_n_28,
      \obj_buff10_reg[20]_0\(12) => truck_obstacle_n_29,
      \obj_buff10_reg[20]_0\(11) => truck_obstacle_n_30,
      \obj_buff10_reg[20]_0\(10) => truck_obstacle_n_31,
      \obj_buff10_reg[20]_0\(9) => truck_obstacle_n_32,
      \obj_buff10_reg[20]_0\(8) => truck_obstacle_n_33,
      \obj_buff10_reg[20]_0\(7) => truck_obstacle_n_34,
      \obj_buff10_reg[20]_0\(6) => truck_obstacle_n_35,
      \obj_buff10_reg[20]_0\(5) => truck_obstacle_n_36,
      \obj_buff10_reg[20]_0\(4) => truck_obstacle_n_37,
      \obj_buff10_reg[20]_0\(3) => truck_obstacle_n_38,
      \obj_buff10_reg[20]_0\(2) => truck_obstacle_n_39,
      \obj_buff10_reg[20]_0\(1) => truck_obstacle_n_40,
      \obj_buff10_reg[20]_0\(0) => truck_obstacle_n_41,
      \obj_buff10_reg[20]_1\(0) => car_obstacle_n_255,
      \obj_buff10_reg[20]_2\(0) => truck_obstacle_n_257,
      \obj_buff10_reg[4]\(0) => car_obstacle_n_245,
      \obj_buff10_reg[4]_0\(0) => truck_obstacle_n_247,
      \obj_buff10_reg[8]\(1) => car_obstacle_n_224,
      \obj_buff10_reg[8]\(0) => car_obstacle_n_225,
      \obj_buff10_reg[8]_0\(1) => truck_obstacle_n_214,
      \obj_buff10_reg[8]_0\(0) => truck_obstacle_n_215,
      \obj_buff1_reg[16]\(3) => player_frog_n_36,
      \obj_buff1_reg[16]\(2) => player_frog_n_37,
      \obj_buff1_reg[16]\(1) => player_frog_n_38,
      \obj_buff1_reg[16]\(0) => player_frog_n_39,
      \obj_buff1_reg[19]\(0) => player_frog_n_41,
      \obj_buff1_reg[20]\ => \obj_buff1_reg[20]\,
      \obj_buff1_reg[20]_0\(20) => car_obstacle_n_0,
      \obj_buff1_reg[20]_0\(19) => car_obstacle_n_1,
      \obj_buff1_reg[20]_0\(18) => car_obstacle_n_2,
      \obj_buff1_reg[20]_0\(17) => car_obstacle_n_3,
      \obj_buff1_reg[20]_0\(16) => car_obstacle_n_4,
      \obj_buff1_reg[20]_0\(15) => car_obstacle_n_5,
      \obj_buff1_reg[20]_0\(14) => car_obstacle_n_6,
      \obj_buff1_reg[20]_0\(13) => car_obstacle_n_7,
      \obj_buff1_reg[20]_0\(12) => car_obstacle_n_8,
      \obj_buff1_reg[20]_0\(11) => car_obstacle_n_9,
      \obj_buff1_reg[20]_0\(10) => car_obstacle_n_10,
      \obj_buff1_reg[20]_0\(9 downto 0) => p_0_in_0(9 downto 0),
      \obj_buff1_reg[20]_1\(20) => truck_obstacle_n_0,
      \obj_buff1_reg[20]_1\(19) => truck_obstacle_n_1,
      \obj_buff1_reg[20]_1\(18) => truck_obstacle_n_2,
      \obj_buff1_reg[20]_1\(17) => truck_obstacle_n_3,
      \obj_buff1_reg[20]_1\(16) => truck_obstacle_n_4,
      \obj_buff1_reg[20]_1\(15) => truck_obstacle_n_5,
      \obj_buff1_reg[20]_1\(14) => truck_obstacle_n_6,
      \obj_buff1_reg[20]_1\(13) => truck_obstacle_n_7,
      \obj_buff1_reg[20]_1\(12) => truck_obstacle_n_8,
      \obj_buff1_reg[20]_1\(11) => truck_obstacle_n_9,
      \obj_buff1_reg[20]_1\(10) => truck_obstacle_n_10,
      \obj_buff1_reg[20]_1\(9 downto 0) => p_0_in_30(9 downto 0),
      \obj_buff1_reg[20]_2\(20) => player_frog_n_0,
      \obj_buff1_reg[20]_2\(19) => player_frog_n_1,
      \obj_buff1_reg[20]_2\(18) => player_frog_n_2,
      \obj_buff1_reg[20]_2\(17) => player_frog_n_3,
      \obj_buff1_reg[20]_2\(16) => player_frog_n_4,
      \obj_buff1_reg[20]_2\(15) => player_frog_n_5,
      \obj_buff1_reg[20]_2\(14) => player_frog_n_6,
      \obj_buff1_reg[20]_2\(13) => player_frog_n_7,
      \obj_buff1_reg[20]_2\(12) => player_frog_n_8,
      \obj_buff1_reg[20]_2\(11) => player_frog_n_9,
      \obj_buff1_reg[20]_2\(10) => player_frog_n_10,
      \obj_buff1_reg[20]_2\(9 downto 0) => p_0_in_21(9 downto 0),
      \obj_buff1_reg[20]_3\(0) => car_obstacle_n_254,
      \obj_buff1_reg[20]_4\(0) => truck_obstacle_n_256,
      \obj_buff1_reg[2]\(0) => player_frog_n_43,
      \obj_buff1_reg[4]\(0) => car_obstacle_n_244,
      \obj_buff1_reg[4]_0\(0) => truck_obstacle_n_246,
      \obj_buff1_reg[6]\(3) => player_frog_n_32,
      \obj_buff1_reg[6]\(2) => player_frog_n_33,
      \obj_buff1_reg[6]\(1) => player_frog_n_34,
      \obj_buff1_reg[6]\(0) => player_frog_n_35,
      \obj_buff1_reg[8]\(1) => player_frog_n_44,
      \obj_buff1_reg[8]\(0) => player_frog_n_45,
      \obj_buff1_reg[8]_0\(1) => car_obstacle_n_222,
      \obj_buff1_reg[8]_0\(0) => car_obstacle_n_223,
      \obj_buff1_reg[8]_1\(1) => truck_obstacle_n_212,
      \obj_buff1_reg[8]_1\(0) => truck_obstacle_n_213,
      \obj_buff1_reg[9]\(0) => player_frog_n_40,
      \obj_buff2_reg[20]\(20 downto 0) => obj_buff2(20 downto 0),
      \obj_buff2_reg[20]_0\(20 downto 0) => obj_buff2_22(20 downto 0),
      \obj_buff2_reg[20]_1\(0) => car_obstacle_n_263,
      \obj_buff2_reg[20]_2\(0) => truck_obstacle_n_265,
      \obj_buff2_reg[4]\(0) => car_obstacle_n_253,
      \obj_buff2_reg[4]_0\(0) => truck_obstacle_n_255,
      \obj_buff2_reg[8]\(1) => car_obstacle_n_240,
      \obj_buff2_reg[8]\(0) => car_obstacle_n_241,
      \obj_buff2_reg[8]_0\(1) => truck_obstacle_n_230,
      \obj_buff2_reg[8]_0\(0) => truck_obstacle_n_231,
      \obj_buff3_reg[20]\(20 downto 0) => obj_buff3(20 downto 0),
      \obj_buff3_reg[20]_0\(20 downto 0) => obj_buff3_23(20 downto 0),
      \obj_buff3_reg[20]_1\(0) => car_obstacle_n_262,
      \obj_buff3_reg[20]_2\(0) => truck_obstacle_n_264,
      \obj_buff3_reg[4]\(0) => car_obstacle_n_252,
      \obj_buff3_reg[4]_0\(0) => truck_obstacle_n_254,
      \obj_buff3_reg[8]\(1) => car_obstacle_n_238,
      \obj_buff3_reg[8]\(0) => car_obstacle_n_239,
      \obj_buff3_reg[8]_0\(1) => truck_obstacle_n_228,
      \obj_buff3_reg[8]_0\(0) => truck_obstacle_n_229,
      \obj_buff4_reg[20]\(20 downto 0) => obj_buff4(20 downto 0),
      \obj_buff4_reg[20]_0\(20 downto 0) => obj_buff4_24(20 downto 0),
      \obj_buff4_reg[20]_1\(0) => car_obstacle_n_261,
      \obj_buff4_reg[20]_2\(0) => truck_obstacle_n_263,
      \obj_buff4_reg[4]\(0) => car_obstacle_n_251,
      \obj_buff4_reg[4]_0\(0) => truck_obstacle_n_253,
      \obj_buff4_reg[8]\(1) => car_obstacle_n_236,
      \obj_buff4_reg[8]\(0) => car_obstacle_n_237,
      \obj_buff4_reg[8]_0\(1) => truck_obstacle_n_226,
      \obj_buff4_reg[8]_0\(0) => truck_obstacle_n_227,
      \obj_buff5_reg[14]\(0) => car_obstacle_n_243,
      \obj_buff5_reg[20]\(20 downto 0) => obj_buff5(20 downto 0),
      \obj_buff5_reg[20]_0\(20 downto 0) => obj_buff5_25(20 downto 0),
      \obj_buff5_reg[20]_1\(0) => car_obstacle_n_260,
      \obj_buff5_reg[20]_2\(0) => truck_obstacle_n_262,
      \obj_buff5_reg[4]\(0) => car_obstacle_n_250,
      \obj_buff5_reg[4]_0\(0) => truck_obstacle_n_252,
      \obj_buff5_reg[8]\(1) => car_obstacle_n_234,
      \obj_buff5_reg[8]\(0) => car_obstacle_n_235,
      \obj_buff5_reg[8]_0\(1) => truck_obstacle_n_224,
      \obj_buff5_reg[8]_0\(0) => truck_obstacle_n_225,
      \obj_buff6_reg[20]\(20 downto 0) => obj_buff6(20 downto 0),
      \obj_buff6_reg[20]_0\(20 downto 0) => obj_buff6_26(20 downto 0),
      \obj_buff6_reg[20]_1\(0) => car_obstacle_n_259,
      \obj_buff6_reg[20]_2\(0) => truck_obstacle_n_261,
      \obj_buff6_reg[4]\(0) => car_obstacle_n_249,
      \obj_buff6_reg[4]_0\(0) => truck_obstacle_n_251,
      \obj_buff6_reg[8]\(1) => car_obstacle_n_232,
      \obj_buff6_reg[8]\(0) => car_obstacle_n_233,
      \obj_buff6_reg[8]_0\(1) => truck_obstacle_n_222,
      \obj_buff6_reg[8]_0\(0) => truck_obstacle_n_223,
      \obj_buff7_reg[20]\(20 downto 0) => obj_buff7(20 downto 0),
      \obj_buff7_reg[20]_0\(20 downto 0) => obj_buff7_27(20 downto 0),
      \obj_buff7_reg[20]_1\(0) => car_obstacle_n_258,
      \obj_buff7_reg[20]_2\(0) => truck_obstacle_n_260,
      \obj_buff7_reg[4]\(0) => car_obstacle_n_248,
      \obj_buff7_reg[4]_0\(0) => truck_obstacle_n_250,
      \obj_buff7_reg[8]\(1) => car_obstacle_n_230,
      \obj_buff7_reg[8]\(0) => car_obstacle_n_231,
      \obj_buff7_reg[8]_0\(1) => truck_obstacle_n_220,
      \obj_buff7_reg[8]_0\(0) => truck_obstacle_n_221,
      \obj_buff8_reg[20]\(20 downto 0) => obj_buff8(20 downto 0),
      \obj_buff8_reg[20]_0\(20 downto 0) => obj_buff8_28(20 downto 0),
      \obj_buff8_reg[20]_1\(0) => car_obstacle_n_257,
      \obj_buff8_reg[20]_2\(0) => truck_obstacle_n_259,
      \obj_buff8_reg[4]\(0) => car_obstacle_n_247,
      \obj_buff8_reg[4]_0\(0) => truck_obstacle_n_249,
      \obj_buff8_reg[8]\(1) => car_obstacle_n_228,
      \obj_buff8_reg[8]\(0) => car_obstacle_n_229,
      \obj_buff8_reg[8]_0\(1) => truck_obstacle_n_218,
      \obj_buff8_reg[8]_0\(0) => truck_obstacle_n_219,
      \obj_buff9_reg[20]\(20 downto 0) => obj_buff9(20 downto 0),
      \obj_buff9_reg[20]_0\(20 downto 0) => obj_buff9_29(20 downto 0),
      \obj_buff9_reg[20]_1\(0) => car_obstacle_n_256,
      \obj_buff9_reg[20]_2\(0) => truck_obstacle_n_258,
      \obj_buff9_reg[4]\(0) => car_obstacle_n_246,
      \obj_buff9_reg[4]_0\(0) => truck_obstacle_n_248,
      \obj_buff9_reg[8]\(1) => car_obstacle_n_226,
      \obj_buff9_reg[8]\(0) => car_obstacle_n_227,
      \obj_buff9_reg[8]_0\(1) => truck_obstacle_n_216,
      \obj_buff9_reg[8]_0\(0) => truck_obstacle_n_217,
      pclk => pclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg3_reg[3]\(3 downto 0) => \slv_reg3__0\(3 downto 0),
      vblank_in => vblank_in,
      \vc_reg[10]_0\ => car_obstacle_n_211,
      \vc_reg[10]_1\ => truck_obstacle_n_211,
      \vc_reg[10]_2\ => car_obstacle_n_210,
      \vc_reg[10]_3\ => truck_obstacle_n_210
    );
player_frog: entity work.microblaze_Video_Controller_4regs_0_0_Frog_drawer
     port map (
      D(9 downto 5) => nxt_rgb(11 downto 7),
      D(4) => nxt_rgb(5),
      D(3 downto 0) => nxt_rgb(3 downto 0),
      DI(2) => pixel_counter_n_50,
      DI(1) => pixel_counter_n_51,
      DI(0) => pixel_counter_n_52,
      E(0) => obj_buff10,
      Q(20) => player_frog_n_0,
      Q(19) => player_frog_n_1,
      Q(18) => player_frog_n_2,
      Q(17) => player_frog_n_3,
      Q(16) => player_frog_n_4,
      Q(15) => player_frog_n_5,
      Q(14) => player_frog_n_6,
      Q(13) => player_frog_n_7,
      Q(12) => player_frog_n_8,
      Q(11) => player_frog_n_9,
      Q(10) => player_frog_n_10,
      Q(9 downto 0) => p_0_in_21(9 downto 0),
      \_rgb_out_reg[0]\(0) => sel0(2),
      \_rgb_pixel_reg[0]\ => truck_obstacle_n_244,
      \_rgb_pixel_reg[10]_0\ => truck_obstacle_n_236,
      \_rgb_pixel_reg[11]_0\(3) => player_frog_n_32,
      \_rgb_pixel_reg[11]_0\(2) => player_frog_n_33,
      \_rgb_pixel_reg[11]_0\(1) => player_frog_n_34,
      \_rgb_pixel_reg[11]_0\(0) => player_frog_n_35,
      \_rgb_pixel_reg[11]_1\(3) => player_frog_n_36,
      \_rgb_pixel_reg[11]_1\(2) => player_frog_n_37,
      \_rgb_pixel_reg[11]_1\(1) => player_frog_n_38,
      \_rgb_pixel_reg[11]_1\(0) => player_frog_n_39,
      \_rgb_pixel_reg[11]_2\(0) => player_frog_n_40,
      \_rgb_pixel_reg[11]_3\(0) => player_frog_n_41,
      \_rgb_pixel_reg[11]_4\(0) => player_frog_n_43,
      \_rgb_pixel_reg[11]_5\(1) => player_frog_n_44,
      \_rgb_pixel_reg[11]_5\(0) => player_frog_n_45,
      \_rgb_pixel_reg[11]_6\ => truck_obstacle_n_232,
      \_rgb_pixel_reg[1]\ => truck_obstacle_n_238,
      \_rgb_pixel_reg[2]\ => truck_obstacle_n_240,
      \_rgb_pixel_reg[2]_0\ => truck_obstacle_n_243,
      \_rgb_pixel_reg[5]\ => truck_obstacle_n_242,
      \_rgb_pixel_reg[7]_0\(0) => player_frog_n_42,
      \_rgb_pixel_reg[7]_1\ => truck_obstacle_n_241,
      \_rgb_pixel_reg[8]\ => truck_obstacle_n_239,
      \_rgb_pixel_reg[8]_0\ => truck_obstacle_n_237,
      hblank_in => hblank_in,
      \hc_reg[10]\(10 downto 0) => \^hcount\(10 downto 0),
      \hc_reg[10]_0\(0) => pixel_counter_n_53,
      \hc_reg[1]\(1) => pixel_counter_n_56,
      \hc_reg[1]\(0) => pixel_counter_n_57,
      \hc_reg[3]\(0) => pixel_counter_n_241,
      \hc_reg[7]\(0) => pixel_counter_n_245,
      nxt_rgb1 => nxt_rgb1,
      pclk => pclk,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg2_reg[31]\(31 downto 0) => slv_reg2(31 downto 0),
      vblank_in => vblank_in,
      \vc_reg[10]\(2) => pixel_counter_n_243,
      \vc_reg[10]\(1) => s00_axi_aresetn,
      \vc_reg[10]\(0) => pixel_counter_n_244,
      \vc_reg[1]\(1) => pixel_counter_n_54,
      \vc_reg[1]\(0) => pixel_counter_n_55,
      \vc_reg[3]\(0) => pixel_counter_n_242,
      \vc_reg[7]\(0) => pixel_counter_n_246,
      \vc_reg[9]\(9 downto 5) => \^vcount\(7 downto 3),
      \vc_reg[9]\(4 downto 3) => vcount_internal(4 downto 3),
      \vc_reg[9]\(2 downto 0) => \^vcount\(2 downto 0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => \^p_0_in__0\(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => \^p_0_in__0\(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => \^p_0_in__0\(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => \^p_0_in__0\(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => p_0_in
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => p_0_in
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => p_0_in
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => p_0_in
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => p_0_in
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => p_0_in
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => p_0_in
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => p_0_in
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => p_0_in
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => p_0_in
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => p_0_in
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => p_0_in
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => p_0_in
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => p_0_in
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => p_0_in
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => p_0_in
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => p_0_in
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => p_0_in
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => p_0_in
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => p_0_in
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => p_0_in
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => p_0_in
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => p_0_in
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => p_0_in
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => p_0_in
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => p_0_in
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => p_0_in
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => p_0_in
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => p_0_in
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => p_0_in
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => p_0_in
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => p_0_in
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => s00_axi_wstrb(1),
      I3 => \^p_0_in__0\(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => s00_axi_wstrb(2),
      I3 => \^p_0_in__0\(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => s00_axi_wstrb(3),
      I3 => \^p_0_in__0\(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => s00_axi_wstrb(0),
      I3 => \^p_0_in__0\(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => p_0_in
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => p_0_in
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => p_0_in
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => p_0_in
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => p_0_in
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => p_0_in
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => p_0_in
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => p_0_in
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => p_0_in
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => p_0_in
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => p_0_in
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => p_0_in
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => p_0_in
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => p_0_in
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => p_0_in
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => p_0_in
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => p_0_in
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => p_0_in
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => p_0_in
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => p_0_in
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => p_0_in
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => p_0_in
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => p_0_in
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => p_0_in
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => p_0_in
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => p_0_in
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => p_0_in
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => p_0_in
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => p_0_in
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => p_0_in
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => p_0_in
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => p_0_in
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => s00_axi_wstrb(1),
      I3 => \^p_0_in__0\(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => s00_axi_wstrb(2),
      I3 => \^p_0_in__0\(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => s00_axi_wstrb(3),
      I3 => \^p_0_in__0\(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => \^p_0_in__0\(1),
      I2 => s00_axi_wstrb(0),
      I3 => \^p_0_in__0\(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => p_0_in
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => p_0_in
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => p_0_in
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => p_0_in
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => p_0_in
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => p_0_in
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => p_0_in
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => p_0_in
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => p_0_in
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => p_0_in
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => p_0_in
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => p_0_in
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => p_0_in
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => p_0_in
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => p_0_in
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => p_0_in
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => p_0_in
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => p_0_in
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => p_0_in
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => p_0_in
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => p_0_in
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => p_0_in
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => p_0_in
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => p_0_in
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => p_0_in
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => p_0_in
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => p_0_in
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => p_0_in
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => p_0_in
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => p_0_in
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => p_0_in
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => p_0_in
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => s00_axi_wstrb(1),
      I2 => \^p_0_in__0\(0),
      I3 => \^p_0_in__0\(1),
      O => p_1_in(15)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => s00_axi_wstrb(2),
      I2 => \^p_0_in__0\(0),
      I3 => \^p_0_in__0\(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => s00_axi_wstrb(3),
      I2 => \^p_0_in__0\(0),
      I3 => \^p_0_in__0\(1),
      O => p_1_in(31)
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_awready\,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      I3 => s00_axi_awvalid,
      O => \^slv_reg_wren\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => s00_axi_wstrb(0),
      I2 => \^p_0_in__0\(0),
      I3 => \^p_0_in__0\(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => \slv_reg3__0\(0),
      R => p_0_in
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => p_0_in
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => p_0_in
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => p_0_in
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => p_0_in
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => p_0_in
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => p_0_in
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => p_0_in
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => p_0_in
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => p_0_in
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => p_0_in
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => \slv_reg3__0\(1),
      R => p_0_in
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => p_0_in
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => p_0_in
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => p_0_in
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => p_0_in
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => p_0_in
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => p_0_in
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => p_0_in
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => p_0_in
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => p_0_in
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => p_0_in
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => \slv_reg3__0\(2),
      R => p_0_in
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => p_0_in
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => p_0_in
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => \slv_reg3__0\(3),
      R => p_0_in
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => p_0_in
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => p_0_in
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => p_0_in
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => p_0_in
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => p_0_in
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => p_0_in
    );
truck_obstacle: entity work.microblaze_Video_Controller_4regs_0_0_Truck_drawer
     port map (
      CO(0) => pixel_counter_n_47,
      Q(20) => truck_obstacle_n_0,
      Q(19) => truck_obstacle_n_1,
      Q(18) => truck_obstacle_n_2,
      Q(17) => truck_obstacle_n_3,
      Q(16) => truck_obstacle_n_4,
      Q(15) => truck_obstacle_n_5,
      Q(14) => truck_obstacle_n_6,
      Q(13) => truck_obstacle_n_7,
      Q(12) => truck_obstacle_n_8,
      Q(11) => truck_obstacle_n_9,
      Q(10) => truck_obstacle_n_10,
      Q(9 downto 0) => p_0_in_30(9 downto 0),
      S(1) => pixel_counter_n_26,
      S(0) => pixel_counter_n_27,
      \_rgb_out_reg[0]\ => truck_obstacle_n_244,
      \_rgb_out_reg[10]\ => truck_obstacle_n_236,
      \_rgb_out_reg[11]\ => truck_obstacle_n_232,
      \_rgb_out_reg[11]_0\(0) => sel0(0),
      \_rgb_out_reg[1]\ => truck_obstacle_n_238,
      \_rgb_out_reg[2]\ => truck_obstacle_n_240,
      \_rgb_out_reg[3]\ => truck_obstacle_n_243,
      \_rgb_out_reg[5]\ => truck_obstacle_n_242,
      \_rgb_out_reg[7]\(1) => truck_pixel(7),
      \_rgb_out_reg[7]\(0) => truck_pixel(4),
      \_rgb_out_reg[7]_0\ => truck_obstacle_n_241,
      \_rgb_out_reg[8]\ => truck_obstacle_n_239,
      \_rgb_out_reg[9]\ => truck_obstacle_n_237,
      \_rgb_pixel_reg[0]_0\(20 downto 0) => obj_buff8_28(20 downto 0),
      \_rgb_pixel_reg[0]_1\(20 downto 0) => obj_buff5_25(20 downto 0),
      \_rgb_pixel_reg[0]_2\ => truck_obstacle_n_211,
      \_rgb_pixel_reg[0]_3\(1) => truck_obstacle_n_218,
      \_rgb_pixel_reg[0]_3\(0) => truck_obstacle_n_219,
      \_rgb_pixel_reg[0]_4\(1) => truck_obstacle_n_224,
      \_rgb_pixel_reg[0]_4\(0) => truck_obstacle_n_225,
      \_rgb_pixel_reg[0]_5\(0) => truck_obstacle_n_249,
      \_rgb_pixel_reg[0]_6\(0) => truck_obstacle_n_252,
      \_rgb_pixel_reg[0]_7\(0) => truck_obstacle_n_259,
      \_rgb_pixel_reg[0]_8\(0) => truck_obstacle_n_262,
      \_rgb_pixel_reg[10]_0\(20 downto 0) => obj_buff4_24(20 downto 0),
      \_rgb_pixel_reg[10]_1\(1) => truck_obstacle_n_226,
      \_rgb_pixel_reg[10]_1\(0) => truck_obstacle_n_227,
      \_rgb_pixel_reg[10]_2\(0) => truck_obstacle_n_253,
      \_rgb_pixel_reg[10]_3\(0) => truck_obstacle_n_263,
      \_rgb_pixel_reg[11]_0\(20 downto 0) => obj_buff7_27(20 downto 0),
      \_rgb_pixel_reg[11]_1\ => truck_obstacle_n_210,
      \_rgb_pixel_reg[11]_2\(1) => truck_obstacle_n_220,
      \_rgb_pixel_reg[11]_2\(0) => truck_obstacle_n_221,
      \_rgb_pixel_reg[11]_3\(0) => truck_obstacle_n_250,
      \_rgb_pixel_reg[11]_4\(0) => truck_obstacle_n_260,
      \_rgb_pixel_reg[11]_5\(7 downto 3) => background_pixel(11 downto 7),
      \_rgb_pixel_reg[11]_5\(2) => background_pixel(5),
      \_rgb_pixel_reg[11]_5\(1) => background_pixel(3),
      \_rgb_pixel_reg[11]_5\(0) => background_pixel(0),
      \_rgb_pixel_reg[11]_6\(7 downto 6) => car_pixel(11 downto 10),
      \_rgb_pixel_reg[11]_6\(5 downto 4) => car_pixel(8 downto 7),
      \_rgb_pixel_reg[11]_6\(3) => car_pixel(5),
      \_rgb_pixel_reg[11]_6\(2 downto 0) => car_pixel(2 downto 0),
      \_rgb_pixel_reg[1]_0\(20 downto 0) => obj_buff3_23(20 downto 0),
      \_rgb_pixel_reg[1]_1\(1) => truck_obstacle_n_212,
      \_rgb_pixel_reg[1]_1\(0) => truck_obstacle_n_213,
      \_rgb_pixel_reg[1]_2\(1) => truck_obstacle_n_228,
      \_rgb_pixel_reg[1]_2\(0) => truck_obstacle_n_229,
      \_rgb_pixel_reg[1]_3\(0) => truck_obstacle_n_245,
      \_rgb_pixel_reg[1]_4\(0) => truck_obstacle_n_246,
      \_rgb_pixel_reg[1]_5\(0) => truck_obstacle_n_254,
      \_rgb_pixel_reg[1]_6\(0) => truck_obstacle_n_256,
      \_rgb_pixel_reg[1]_7\(0) => truck_obstacle_n_264,
      \_rgb_pixel_reg[2]_0\(20 downto 0) => obj_buff9_29(20 downto 0),
      \_rgb_pixel_reg[2]_1\(1) => truck_obstacle_n_216,
      \_rgb_pixel_reg[2]_1\(0) => truck_obstacle_n_217,
      \_rgb_pixel_reg[2]_2\(0) => truck_obstacle_n_248,
      \_rgb_pixel_reg[2]_3\(0) => truck_obstacle_n_258,
      \_rgb_pixel_reg[5]_0\(20 downto 0) => obj_buff2_22(20 downto 0),
      \_rgb_pixel_reg[5]_1\(1) => truck_obstacle_n_230,
      \_rgb_pixel_reg[5]_1\(0) => truck_obstacle_n_231,
      \_rgb_pixel_reg[5]_2\(0) => truck_obstacle_n_255,
      \_rgb_pixel_reg[5]_3\(0) => truck_obstacle_n_265,
      \_rgb_pixel_reg[7]_0\(20 downto 0) => obj_buff6_26(20 downto 0),
      \_rgb_pixel_reg[7]_1\(1) => truck_obstacle_n_222,
      \_rgb_pixel_reg[7]_1\(0) => truck_obstacle_n_223,
      \_rgb_pixel_reg[7]_2\(0) => truck_obstacle_n_251,
      \_rgb_pixel_reg[7]_3\(0) => truck_obstacle_n_261,
      \_rgb_pixel_reg[8]_0\(20) => truck_obstacle_n_21,
      \_rgb_pixel_reg[8]_0\(19) => truck_obstacle_n_22,
      \_rgb_pixel_reg[8]_0\(18) => truck_obstacle_n_23,
      \_rgb_pixel_reg[8]_0\(17) => truck_obstacle_n_24,
      \_rgb_pixel_reg[8]_0\(16) => truck_obstacle_n_25,
      \_rgb_pixel_reg[8]_0\(15) => truck_obstacle_n_26,
      \_rgb_pixel_reg[8]_0\(14) => truck_obstacle_n_27,
      \_rgb_pixel_reg[8]_0\(13) => truck_obstacle_n_28,
      \_rgb_pixel_reg[8]_0\(12) => truck_obstacle_n_29,
      \_rgb_pixel_reg[8]_0\(11) => truck_obstacle_n_30,
      \_rgb_pixel_reg[8]_0\(10) => truck_obstacle_n_31,
      \_rgb_pixel_reg[8]_0\(9) => truck_obstacle_n_32,
      \_rgb_pixel_reg[8]_0\(8) => truck_obstacle_n_33,
      \_rgb_pixel_reg[8]_0\(7) => truck_obstacle_n_34,
      \_rgb_pixel_reg[8]_0\(6) => truck_obstacle_n_35,
      \_rgb_pixel_reg[8]_0\(5) => truck_obstacle_n_36,
      \_rgb_pixel_reg[8]_0\(4) => truck_obstacle_n_37,
      \_rgb_pixel_reg[8]_0\(3) => truck_obstacle_n_38,
      \_rgb_pixel_reg[8]_0\(2) => truck_obstacle_n_39,
      \_rgb_pixel_reg[8]_0\(1) => truck_obstacle_n_40,
      \_rgb_pixel_reg[8]_0\(0) => truck_obstacle_n_41,
      \_rgb_pixel_reg[8]_1\(1) => truck_obstacle_n_214,
      \_rgb_pixel_reg[8]_1\(0) => truck_obstacle_n_215,
      \_rgb_pixel_reg[8]_2\(0) => truck_obstacle_n_247,
      \_rgb_pixel_reg[8]_3\(0) => truck_obstacle_n_257,
      \hc_reg[10]\(10 downto 0) => \^hcount\(10 downto 0),
      \hc_reg[10]_0\(0) => nxt_pixel445_in,
      \hc_reg[10]_1\(0) => nxt_pixel435_in,
      \hc_reg[10]_10\(0) => pixel_counter_n_145,
      \hc_reg[10]_11\(0) => pixel_counter_n_155,
      \hc_reg[10]_12\(0) => pixel_counter_n_165,
      \hc_reg[10]_13\(0) => pixel_counter_n_175,
      \hc_reg[10]_14\(0) => pixel_counter_n_185,
      \hc_reg[10]_15\(0) => pixel_counter_n_195,
      \hc_reg[10]_16\(0) => pixel_counter_n_205,
      \hc_reg[10]_17\(0) => pixel_counter_n_215,
      \hc_reg[10]_18\(0) => pixel_counter_n_225,
      \hc_reg[10]_19\(0) => pixel_counter_n_235,
      \hc_reg[10]_2\(0) => nxt_pixel41_in,
      \hc_reg[10]_3\(0) => nxt_pixel45_in,
      \hc_reg[10]_4\(0) => nxt_pixel425_in,
      \hc_reg[10]_5\(0) => nxt_pixel430_in,
      \hc_reg[10]_6\(0) => nxt_pixel440_in,
      \hc_reg[10]_7\(0) => nxt_pixel415_in,
      \hc_reg[10]_8\(0) => nxt_pixel420_in,
      \hc_reg[10]_9\(0) => nxt_pixel410_in,
      \hc_reg[1]\(1) => pixel_counter_n_28,
      \hc_reg[1]\(0) => pixel_counter_n_29,
      \hc_reg[1]_0\(1) => pixel_counter_n_30,
      \hc_reg[1]_0\(0) => pixel_counter_n_31,
      \hc_reg[1]_1\(1) => pixel_counter_n_32,
      \hc_reg[1]_1\(0) => pixel_counter_n_33,
      \hc_reg[1]_2\(1) => pixel_counter_n_34,
      \hc_reg[1]_2\(0) => pixel_counter_n_35,
      \hc_reg[1]_3\(1) => pixel_counter_n_36,
      \hc_reg[1]_3\(0) => pixel_counter_n_37,
      \hc_reg[1]_4\(1) => pixel_counter_n_38,
      \hc_reg[1]_4\(0) => pixel_counter_n_39,
      \hc_reg[1]_5\(1) => pixel_counter_n_40,
      \hc_reg[1]_5\(0) => pixel_counter_n_41,
      \hc_reg[1]_6\(1) => pixel_counter_n_42,
      \hc_reg[1]_6\(0) => pixel_counter_n_43,
      \hc_reg[1]_7\(1) => pixel_counter_n_44,
      \hc_reg[1]_7\(0) => pixel_counter_n_45,
      \hc_reg[6]\(3) => pixel_counter_n_138,
      \hc_reg[6]\(2) => pixel_counter_n_139,
      \hc_reg[6]\(1) => pixel_counter_n_140,
      \hc_reg[6]\(0) => pixel_counter_n_141,
      \hc_reg[6]_0\(3) => pixel_counter_n_148,
      \hc_reg[6]_0\(2) => pixel_counter_n_149,
      \hc_reg[6]_0\(1) => pixel_counter_n_150,
      \hc_reg[6]_0\(0) => pixel_counter_n_151,
      \hc_reg[6]_1\(3) => pixel_counter_n_158,
      \hc_reg[6]_1\(2) => pixel_counter_n_159,
      \hc_reg[6]_1\(1) => pixel_counter_n_160,
      \hc_reg[6]_1\(0) => pixel_counter_n_161,
      \hc_reg[6]_2\(3) => pixel_counter_n_168,
      \hc_reg[6]_2\(2) => pixel_counter_n_169,
      \hc_reg[6]_2\(1) => pixel_counter_n_170,
      \hc_reg[6]_2\(0) => pixel_counter_n_171,
      \hc_reg[6]_3\(3) => pixel_counter_n_178,
      \hc_reg[6]_3\(2) => pixel_counter_n_179,
      \hc_reg[6]_3\(1) => pixel_counter_n_180,
      \hc_reg[6]_3\(0) => pixel_counter_n_181,
      \hc_reg[6]_4\(3) => pixel_counter_n_188,
      \hc_reg[6]_4\(2) => pixel_counter_n_189,
      \hc_reg[6]_4\(1) => pixel_counter_n_190,
      \hc_reg[6]_4\(0) => pixel_counter_n_191,
      \hc_reg[6]_5\(3) => pixel_counter_n_198,
      \hc_reg[6]_5\(2) => pixel_counter_n_199,
      \hc_reg[6]_5\(1) => pixel_counter_n_200,
      \hc_reg[6]_5\(0) => pixel_counter_n_201,
      \hc_reg[6]_6\(3) => pixel_counter_n_208,
      \hc_reg[6]_6\(2) => pixel_counter_n_209,
      \hc_reg[6]_6\(1) => pixel_counter_n_210,
      \hc_reg[6]_6\(0) => pixel_counter_n_211,
      \hc_reg[6]_7\(3) => pixel_counter_n_218,
      \hc_reg[6]_7\(2) => pixel_counter_n_219,
      \hc_reg[6]_7\(1) => pixel_counter_n_220,
      \hc_reg[6]_7\(0) => pixel_counter_n_221,
      \hc_reg[6]_8\(3) => pixel_counter_n_228,
      \hc_reg[6]_8\(2) => pixel_counter_n_229,
      \hc_reg[6]_8\(1) => pixel_counter_n_230,
      \hc_reg[6]_8\(0) => pixel_counter_n_231,
      \hc_reg[9]\(2) => pixel_counter_n_142,
      \hc_reg[9]\(1) => pixel_counter_n_143,
      \hc_reg[9]\(0) => pixel_counter_n_144,
      \hc_reg[9]_0\(2) => pixel_counter_n_152,
      \hc_reg[9]_0\(1) => pixel_counter_n_153,
      \hc_reg[9]_0\(0) => pixel_counter_n_154,
      \hc_reg[9]_1\(2) => pixel_counter_n_162,
      \hc_reg[9]_1\(1) => pixel_counter_n_163,
      \hc_reg[9]_1\(0) => pixel_counter_n_164,
      \hc_reg[9]_2\(2) => pixel_counter_n_172,
      \hc_reg[9]_2\(1) => pixel_counter_n_173,
      \hc_reg[9]_2\(0) => pixel_counter_n_174,
      \hc_reg[9]_3\(2) => pixel_counter_n_182,
      \hc_reg[9]_3\(1) => pixel_counter_n_183,
      \hc_reg[9]_3\(0) => pixel_counter_n_184,
      \hc_reg[9]_4\(2) => pixel_counter_n_192,
      \hc_reg[9]_4\(1) => pixel_counter_n_193,
      \hc_reg[9]_4\(0) => pixel_counter_n_194,
      \hc_reg[9]_5\(2) => pixel_counter_n_202,
      \hc_reg[9]_5\(1) => pixel_counter_n_203,
      \hc_reg[9]_5\(0) => pixel_counter_n_204,
      \hc_reg[9]_6\(2) => pixel_counter_n_212,
      \hc_reg[9]_6\(1) => pixel_counter_n_213,
      \hc_reg[9]_6\(0) => pixel_counter_n_214,
      \hc_reg[9]_7\(2) => pixel_counter_n_222,
      \hc_reg[9]_7\(1) => pixel_counter_n_223,
      \hc_reg[9]_7\(0) => pixel_counter_n_224,
      \hc_reg[9]_8\(2) => pixel_counter_n_232,
      \hc_reg[9]_8\(1) => pixel_counter_n_233,
      \hc_reg[9]_8\(0) => pixel_counter_n_234,
      p_0_in => p_0_in,
      pclk => pclk,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sel0(0) => sel0(1),
      \slv_reg2_reg[31]\(31 downto 0) => slv_reg2(31 downto 0),
      \vc_reg[10]\(0) => pixel_counter_n_298,
      \vc_reg[10]_0\(0) => nxt_pixel343_in,
      \vc_reg[10]_1\(0) => nxt_pixel333_in,
      \vc_reg[10]_10\(0) => pixel_counter_n_323,
      \vc_reg[10]_11\(0) => nxt_pixel328_in,
      \vc_reg[10]_12\(0) => nxt_pixel338_in,
      \vc_reg[10]_13\(0) => pixel_counter_n_331,
      \vc_reg[10]_14\(0) => nxt_pixel313_in,
      \vc_reg[10]_15\(0) => pixel_counter_n_314,
      \vc_reg[10]_16\(0) => nxt_pixel318_in,
      \vc_reg[10]_17\(0) => pixel_counter_n_318,
      \vc_reg[10]_18\(0) => nxt_pixel38_in,
      \vc_reg[10]_19\(0) => pixel_counter_n_310,
      \vc_reg[10]_2\(0) => pixel_counter_n_327,
      \vc_reg[10]_3\(0) => pixel_counter_n_302,
      \vc_reg[10]_4\(0) => nxt_pixel3,
      \vc_reg[10]_5\(0) => pixel_counter_n_306,
      \vc_reg[10]_6\(0) => nxt_pixel33_in,
      \vc_reg[10]_7\ => pixel_counter_n_295,
      \vc_reg[10]_8\ => pixel_counter_n_46,
      \vc_reg[10]_9\(0) => nxt_pixel323_in,
      \vc_reg[2]\(0) => \vc_reg[2]\(0),
      \vc_reg[3]\(0) => pixel_counter_n_297,
      \vc_reg[3]_0\(0) => pixel_counter_n_301,
      \vc_reg[3]_1\(0) => pixel_counter_n_305,
      \vc_reg[3]_2\(0) => pixel_counter_n_309,
      \vc_reg[3]_3\(0) => pixel_counter_n_313,
      \vc_reg[3]_4\(0) => pixel_counter_n_317,
      \vc_reg[3]_5\(0) => pixel_counter_n_320,
      \vc_reg[3]_6\(0) => pixel_counter_n_322,
      \vc_reg[3]_7\(0) => pixel_counter_n_326,
      \vc_reg[3]_8\(0) => pixel_counter_n_330,
      \vc_reg[6]\(1) => pixel_counter_n_146,
      \vc_reg[6]\(0) => pixel_counter_n_147,
      \vc_reg[6]_0\(1) => pixel_counter_n_156,
      \vc_reg[6]_0\(0) => pixel_counter_n_157,
      \vc_reg[6]_1\(1) => pixel_counter_n_166,
      \vc_reg[6]_1\(0) => pixel_counter_n_167,
      \vc_reg[6]_2\(1) => pixel_counter_n_176,
      \vc_reg[6]_2\(0) => pixel_counter_n_177,
      \vc_reg[6]_3\(1) => pixel_counter_n_186,
      \vc_reg[6]_3\(0) => pixel_counter_n_187,
      \vc_reg[6]_4\(1) => pixel_counter_n_196,
      \vc_reg[6]_4\(0) => pixel_counter_n_197,
      \vc_reg[6]_5\(1) => pixel_counter_n_206,
      \vc_reg[6]_5\(0) => pixel_counter_n_207,
      \vc_reg[6]_6\(1) => pixel_counter_n_216,
      \vc_reg[6]_6\(0) => pixel_counter_n_217,
      \vc_reg[6]_7\(1) => pixel_counter_n_226,
      \vc_reg[6]_7\(0) => pixel_counter_n_227,
      \vc_reg[6]_8\(1) => pixel_counter_n_236,
      \vc_reg[6]_8\(0) => pixel_counter_n_237,
      \vc_reg[9]\(5 downto 1) => \^vcount\(7 downto 3),
      \vc_reg[9]\(0) => vcount_internal(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1 is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    hsync_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    fsync_in : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    pclk : in STD_LOGIC;
    hsync_in : in STD_LOGIC;
    vsync_in : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1 : entity is "Video_Controller_4regs_v1";
end microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1 is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal Video_Controller_4regs_v1_S00_AXI_inst_n_6 : STD_LOGIC;
  signal Video_Controller_4regs_v1_S00_AXI_inst_n_75 : STD_LOGIC;
  signal Video_Controller_4regs_v1_S00_AXI_inst_n_76 : STD_LOGIC;
  signal Video_Controller_4regs_v1_S00_AXI_inst_n_78 : STD_LOGIC;
  signal Video_Controller_4regs_v1_S00_AXI_inst_n_8 : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal bg_filled_i_1_n_0 : STD_LOGIC;
  signal \car_obstacle/obj_buff10\ : STD_LOGIC;
  signal hcount_internal : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \obj_buff1[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \obj_buff1[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \obj_buff1[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \obj_buff1[20]_i_6_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  signal vcount_internal : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair48";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
Video_Controller_4regs_v1_S00_AXI_inst: entity work.microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1_S00_AXI
     port map (
      E(0) => slv_reg_rden,
      \_rgb_pixel_reg[0]\ => Video_Controller_4regs_v1_S00_AXI_inst_n_8,
      axi_arready_reg_0 => axi_rvalid_i_1_n_0,
      \axi_awaddr_reg[3]_0\ => Video_Controller_4regs_v1_S00_AXI_inst_n_6,
      \axi_awaddr_reg[3]_1\ => bg_filled_i_1_n_0,
      axi_awready_reg_0 => axi_bvalid_i_1_n_0,
      axi_awready_reg_1 => aw_en_i_1_n_0,
      bg_filled_reg_0 => Video_Controller_4regs_v1_S00_AXI_inst_n_75,
      bg_filled_reg_1 => Video_Controller_4regs_v1_S00_AXI_inst_n_76,
      fsync_in => fsync_in,
      hblank_in => hblank_in,
      hcount(10 downto 0) => hcount_internal(10 downto 0),
      hsync_in => hsync_in,
      hsync_out => hsync_out,
      \obj_buff1_reg[20]\ => Video_Controller_4regs_v1_S00_AXI_inst_n_78,
      \p_0_in__0\(1 downto 0) => \p_0_in__0\(1 downto 0),
      pclk => pclk,
      rgb_out(11 downto 0) => rgb_out(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => \^s_axi_arready\,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awready => \^s_axi_awready\,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rvalid => \^s00_axi_rvalid\,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => \^s_axi_wready\,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      slv_reg_wren => slv_reg_wren,
      vblank_in => vblank_in,
      \vc_reg[2]\(0) => \car_obstacle/obj_buff10\,
      vcount(8 downto 3) => vcount_internal(10 downto 5),
      vcount(2 downto 0) => vcount_internal(2 downto 0),
      vsync_in => vsync_in,
      vsync_out => vsync_out
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFB0F0B0F0B0F0"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s00_axi_awvalid,
      I2 => Video_Controller_4regs_v1_S00_AXI_inst_n_6,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_awvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      O => slv_reg_rden
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
bg_filled_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFE0000000"
    )
        port map (
      I0 => Video_Controller_4regs_v1_S00_AXI_inst_n_76,
      I1 => Video_Controller_4regs_v1_S00_AXI_inst_n_75,
      I2 => \p_0_in__0\(1),
      I3 => \p_0_in__0\(0),
      I4 => slv_reg_wren,
      I5 => Video_Controller_4regs_v1_S00_AXI_inst_n_8,
      O => bg_filled_i_1_n_0
    );
\obj_buff1[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \obj_buff1[20]_i_2__0_n_0\,
      I1 => \obj_buff1[20]_i_3__0_n_0\,
      I2 => vcount_internal(2),
      I3 => vcount_internal(1),
      I4 => Video_Controller_4regs_v1_S00_AXI_inst_n_78,
      I5 => \obj_buff1[20]_i_5__0_n_0\,
      O => \car_obstacle/obj_buff10\
    );
\obj_buff1[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vcount_internal(10),
      I1 => vcount_internal(9),
      I2 => vcount_internal(6),
      I3 => vcount_internal(5),
      I4 => vcount_internal(8),
      I5 => vcount_internal(7),
      O => \obj_buff1[20]_i_2__0_n_0\
    );
\obj_buff1[20]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hcount_internal(5),
      I1 => hcount_internal(4),
      I2 => hcount_internal(7),
      I3 => hcount_internal(6),
      I4 => \obj_buff1[20]_i_6_n_0\,
      O => \obj_buff1[20]_i_3__0_n_0\
    );
\obj_buff1[20]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => hcount_internal(10),
      I1 => vcount_internal(0),
      I2 => hcount_internal(8),
      I3 => hcount_internal(9),
      O => \obj_buff1[20]_i_5__0_n_0\
    );
\obj_buff1[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => hcount_internal(2),
      I1 => hcount_internal(3),
      I2 => hcount_internal(0),
      I3 => hcount_internal(1),
      O => \obj_buff1[20]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_Video_Controller_4regs_0_0 is
  port (
    rgb_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    hsync_out : out STD_LOGIC;
    vsync_out : out STD_LOGIC;
    pclk : in STD_LOGIC;
    fsync_in : in STD_LOGIC;
    hsync_in : in STD_LOGIC;
    vsync_in : in STD_LOGIC;
    hblank_in : in STD_LOGIC;
    vblank_in : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of microblaze_Video_Controller_4regs_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of microblaze_Video_Controller_4regs_0_0 : entity is "microblaze_Video_Controller_4regs_0_0,Video_Controller_4regs_v1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of microblaze_Video_Controller_4regs_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of microblaze_Video_Controller_4regs_0_0 : entity is "Video_Controller_4regs_v1,Vivado 2017.3";
end microblaze_Video_Controller_4regs_0_0;

architecture STRUCTURE of microblaze_Video_Controller_4regs_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.microblaze_Video_Controller_4regs_0_0_Video_Controller_4regs_v1
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      fsync_in => fsync_in,
      hblank_in => hblank_in,
      hsync_in => hsync_in,
      hsync_out => hsync_out,
      pclk => pclk,
      rgb_out(11 downto 0) => rgb_out(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      vblank_in => vblank_in,
      vsync_in => vsync_in,
      vsync_out => vsync_out
    );
end STRUCTURE;
