

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:34:40 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        4|        4|         3|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     202|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|      98|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     204|    -|
|Register         |        -|     -|      62|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|      62|     504|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U28  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U29  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mux_2_1_32_1_1_U30        |mux_2_1_32_1_1        |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U32        |mux_2_1_32_1_1        |        0|   0|  0|   9|    0|
    |mux_4_2_64_1_1_U31        |mux_4_2_64_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_64_1_1_U33        |mux_4_2_64_1_1        |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   8|  0|  98|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_238_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln40_1_fu_292_p2  |         +|   0|  0|  10|           3|           2|
    |add_ln40_2_fu_313_p2  |         +|   0|  0|  12|           4|           1|
    |add_ln40_3_fu_416_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln40_fu_371_p2    |         +|   0|  0|  71|          64|          64|
    |empty_fu_267_p2       |         -|   0|  0|  10|           2|           3|
    |ap_condition_149      |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_228_p2   |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 202|         147|         143|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |arr_1_address0           |  14|          3|    2|          6|
    |arr_1_address1           |  14|          3|    2|          6|
    |arr_1_d0                 |  14|          3|   64|        192|
    |arr_2_address0           |  14|          3|    2|          6|
    |arr_2_address1           |  14|          3|    2|          6|
    |arr_2_d0                 |  14|          3|   64|        192|
    |arr_3_address0           |  14|          3|    2|          6|
    |arr_3_address1           |  14|          3|    2|          6|
    |arr_3_d0                 |  14|          3|   64|        192|
    |arr_address0             |  14|          3|    2|          6|
    |arr_address1             |  14|          3|    2|          6|
    |arr_d0                   |  14|          3|   64|        192|
    |i_2_fu_72                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 204|         44|  282|        836|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |arr_1_addr_1_reg_502                |   2|   0|    2|          0|
    |arr_1_addr_reg_473                  |   1|   0|    2|          1|
    |arr_2_addr_1_reg_508                |   2|   0|    2|          0|
    |arr_2_addr_reg_479                  |   1|   0|    2|          1|
    |arr_3_addr_1_reg_514                |   2|   0|    2|          0|
    |arr_3_addr_reg_485                  |   1|   0|    2|          1|
    |arr_addr_1_reg_496                  |   2|   0|    2|          0|
    |arr_addr_reg_467                    |   1|   0|    2|          1|
    |i_2_fu_72                           |   4|   0|    4|          0|
    |i_reg_439                           |   4|   0|    4|          0|
    |trunc_ln34_1_reg_450                |   2|   0|    2|          0|
    |trunc_ln34_1_reg_450_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln37_reg_456                  |   1|   0|    1|          0|
    |zext_ln40_cast_reg_433              |  32|   0|   63|         31|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  62|   0|   97|         35|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|arr_3_address0     |  out|    2|   ap_memory|                                             arr_3|         array|
|arr_3_ce0          |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_we0          |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_d0           |  out|   64|   ap_memory|                                             arr_3|         array|
|arr_3_address1     |  out|    2|   ap_memory|                                             arr_3|         array|
|arr_3_ce1          |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_q1           |   in|   64|   ap_memory|                                             arr_3|         array|
|arr_2_address0     |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0          |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0          |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0           |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1     |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1          |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1           |   in|   64|   ap_memory|                                             arr_2|         array|
|arr_1_address0     |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0          |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0          |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0           |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1     |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1          |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1           |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0       |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0            |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0            |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0             |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1       |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1            |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1             |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_1_address0  |  out|    3|   ap_memory|                                          arg1_r_1|         array|
|arg1_r_1_ce0       |  out|    1|   ap_memory|                                          arg1_r_1|         array|
|arg1_r_1_q0        |   in|   32|   ap_memory|                                          arg1_r_1|         array|
|zext_ln40          |   in|   32|     ap_none|                                         zext_ln40|        scalar|
|arg1_r_address0    |  out|    3|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce0         |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q0          |   in|   32|   ap_memory|                                            arg1_r|         array|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40"   --->   Operation 7 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i32 %zext_ln40_read"   --->   Operation 8 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [d3.cpp:22]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_ult  i4 %i, i4 9" [d3.cpp:34]   --->   Operation 12 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_44_5.exitStub, void %for.inc53.split" [d3.cpp:34]   --->   Operation 13 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i4 %i" [d3.cpp:34]   --->   Operation 14 'trunc' 'trunc_ln34_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%switch_ln40 = switch i2 %trunc_ln34_1, void %arrayidx51.1.case.0, i2 0, void %arrayidx51.1.case.1, i2 1, void %arrayidx51.1.case.2, i2 2, void %arrayidx51.1.case.3" [d3.cpp:40]   --->   Operation 15 'switch' 'switch_ln40' <Predicate = (icmp_ln34)> <Delay = 0.73>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %i, i4 2" [d3.cpp:34]   --->   Operation 16 'add' 'add_ln34' <Predicate = (icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %i_2" [d3.cpp:34]   --->   Operation 17 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc53" [d3.cpp:34]   --->   Operation 18 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i" [d3.cpp:34]   --->   Operation 19 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2" [d3.cpp:22]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %tmp" [d3.cpp:22]   --->   Operation 21 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.67ns)   --->   "%empty = sub i3 2, i3 %trunc_ln34" [d3.cpp:34]   --->   Operation 22 'sub' 'empty' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i3 %empty" [d3.cpp:37]   --->   Operation 23 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty, i32 1, i32 2" [d3.cpp:37]   --->   Operation 24 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i2 %lshr_ln4" [d3.cpp:37]   --->   Operation 25 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%arg1_r_1_addr = getelementptr i32 %arg1_r_1, i64 0, i64 %zext_ln37" [d3.cpp:40]   --->   Operation 26 'getelementptr' 'arg1_r_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.67ns)   --->   "%arg1_r_1_load = load i3 %arg1_r_1_addr" [d3.cpp:40]   --->   Operation 27 'load' 'arg1_r_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 28 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 29 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 30 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 31 'getelementptr' 'arr_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 32 'load' 'arr_load' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 33 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 33 'load' 'arr_1_load' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 34 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 34 'load' 'arr_2_load' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 35 [2/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 35 'load' 'arr_3_load' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 36 [1/1] (0.67ns)   --->   "%add_ln40_1 = add i3 %empty, i3 7" [d3.cpp:40]   --->   Operation 36 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln40_1, i32 1, i32 2" [d3.cpp:40]   --->   Operation 37 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i2 %lshr_ln5" [d3.cpp:40]   --->   Operation 38 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln40_2" [d3.cpp:40]   --->   Operation 39 'getelementptr' 'arg1_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.67ns)   --->   "%arg1_r_load = load i3 %arg1_r_addr" [d3.cpp:40]   --->   Operation 40 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln40_2 = add i4 %i, i4 1" [d3.cpp:40]   --->   Operation 41 'add' 'add_ln40_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln40_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln40_2, i32 2, i32 3" [d3.cpp:40]   --->   Operation 42 'partselect' 'lshr_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i2 %lshr_ln40_1" [d3.cpp:40]   --->   Operation 43 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 %zext_ln40_4" [d3.cpp:40]   --->   Operation 44 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 %zext_ln40_4" [d3.cpp:40]   --->   Operation 45 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 %zext_ln40_4" [d3.cpp:40]   --->   Operation 46 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%arr_3_addr_1 = getelementptr i64 %arr_3, i64 0, i64 %zext_ln40_4" [d3.cpp:40]   --->   Operation 47 'getelementptr' 'arr_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 48 'load' 'arr_load_1' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 49 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 49 'load' 'arr_1_load_1' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 50 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 50 'load' 'arr_2_load_1' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 51 [2/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 51 'load' 'arr_3_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:36]   --->   Operation 52 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d3.cpp:22]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:34]   --->   Operation 54 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (0.67ns)   --->   "%arg1_r_1_load = load i3 %arg1_r_1_addr" [d3.cpp:40]   --->   Operation 55 'load' 'arg1_r_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 0, i32 %arg1_r_1_load, i1 %trunc_ln37" [d3.cpp:40]   --->   Operation 56 'mux' 'tmp_8' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %tmp_8" [d3.cpp:40]   --->   Operation 57 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (0.77ns)   --->   Input mux for Operation 58 '%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1'
ST_3 : Operation 58 [1/1] (2.65ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1" [d3.cpp:40]   --->   Operation 58 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 59 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 60 'load' 'arr_load' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 61 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 61 'load' 'arr_1_load' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 62 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 62 'load' 'arr_2_load' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 63 [1/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 63 'load' 'arr_3_load' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 64 [1/1] (0.52ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i64 %arr_3_load, i2 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 64 'mux' 'tmp_9' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %tmp_9, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 65 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/2] (0.67ns)   --->   "%arg1_r_load = load i3 %arg1_r_addr" [d3.cpp:40]   --->   Operation 66 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 67 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 0, i32 %arg1_r_load, i1 %trunc_ln37" [d3.cpp:40]   --->   Operation 67 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %tmp_s" [d3.cpp:40]   --->   Operation 68 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (0.77ns)   --->   Input mux for Operation 69 '%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3'
ST_3 : Operation 69 [1/1] (2.65ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3" [d3.cpp:40]   --->   Operation 69 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 70 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 71 'load' 'arr_load_1' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 72 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 72 'load' 'arr_1_load_1' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 73 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 73 'load' 'arr_2_load_1' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 74 [1/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 74 'load' 'arr_3_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 75 [1/1] (0.52ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %arr_1_load_1, i64 %arr_2_load_1, i64 %arr_3_load_1, i64 %arr_load_1, i2 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 75 'mux' 'tmp_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.08ns)   --->   "%add_ln40_3 = add i64 %tmp_2, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 76 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 77 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 78 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_3, i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 78 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 79 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 80 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_3, i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 81 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 82 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_addr" [d3.cpp:40]   --->   Operation 83 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 84 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_3, i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 84 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 85 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 86 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 87 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_3, i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 87 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 88 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                    (alloca           ) [ 0100]
zext_ln40_read         (read             ) [ 0000]
zext_ln40_cast         (zext             ) [ 0111]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i                      (load             ) [ 0110]
icmp_ln34              (icmp             ) [ 0110]
br_ln34                (br               ) [ 0000]
trunc_ln34_1           (trunc            ) [ 0111]
switch_ln40            (switch           ) [ 0000]
add_ln34               (add              ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
trunc_ln34             (trunc            ) [ 0000]
tmp                    (bitselect        ) [ 0000]
zext_ln22              (zext             ) [ 0000]
empty                  (sub              ) [ 0000]
trunc_ln37             (trunc            ) [ 0101]
lshr_ln4               (partselect       ) [ 0000]
zext_ln37              (zext             ) [ 0000]
arg1_r_1_addr          (getelementptr    ) [ 0101]
arr_addr               (getelementptr    ) [ 0101]
arr_1_addr             (getelementptr    ) [ 0101]
arr_2_addr             (getelementptr    ) [ 0101]
arr_3_addr             (getelementptr    ) [ 0101]
add_ln40_1             (add              ) [ 0000]
lshr_ln5               (partselect       ) [ 0000]
zext_ln40_2            (zext             ) [ 0000]
arg1_r_addr            (getelementptr    ) [ 0101]
add_ln40_2             (add              ) [ 0000]
lshr_ln40_1            (partselect       ) [ 0000]
zext_ln40_4            (zext             ) [ 0000]
arr_addr_1             (getelementptr    ) [ 0101]
arr_1_addr_1           (getelementptr    ) [ 0101]
arr_2_addr_1           (getelementptr    ) [ 0101]
arr_3_addr_1           (getelementptr    ) [ 0101]
specpipeline_ln36      (specpipeline     ) [ 0000]
speclooptripcount_ln22 (speclooptripcount) [ 0000]
specloopname_ln34      (specloopname     ) [ 0000]
arg1_r_1_load          (load             ) [ 0000]
tmp_8                  (mux              ) [ 0000]
zext_ln40_1            (zext             ) [ 0000]
mul_ln40_1             (mul              ) [ 0000]
shl_ln1                (bitconcatenate   ) [ 0000]
arr_load               (load             ) [ 0000]
arr_1_load             (load             ) [ 0000]
arr_2_load             (load             ) [ 0000]
arr_3_load             (load             ) [ 0000]
tmp_9                  (mux              ) [ 0000]
add_ln40               (add              ) [ 0000]
arg1_r_load            (load             ) [ 0000]
tmp_s                  (mux              ) [ 0000]
zext_ln40_3            (zext             ) [ 0000]
mul_ln40               (mul              ) [ 0000]
shl_ln40_1             (bitconcatenate   ) [ 0000]
arr_load_1             (load             ) [ 0000]
arr_1_load_1           (load             ) [ 0000]
arr_2_load_1           (load             ) [ 0000]
arr_3_load_1           (load             ) [ 0000]
tmp_2                  (mux              ) [ 0000]
add_ln40_3             (add              ) [ 0000]
store_ln40             (store            ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln40">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln40_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="arg1_r_1_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="2" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_1_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_load/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="arr_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arr_1_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="arr_2_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arr_3_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="1"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="129" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="131" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/2 arr_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="1"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="141" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/2 arr_1_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="149" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="151" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/2 arr_2_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="1"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_3_load/2 arr_3_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="arg1_r_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="2" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg1_r_addr/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arr_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="arr_1_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arr_2_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="2" slack="0"/>
<pin id="194" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="arr_3_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="2" slack="0"/>
<pin id="201" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mul_ln40_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mul_ln40_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln40_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln34_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln34_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln34_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln34_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln34_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="1"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln22_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="empty_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln37_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="lshr_ln4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="3" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="3" slack="0"/>
<pin id="282" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln37_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln40_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="lshr_ln5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="0" index="3" bw="3" slack="0"/>
<pin id="303" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln40_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln40_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="lshr_ln40_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="0" index="2" bw="3" slack="0"/>
<pin id="322" dir="0" index="3" bw="3" slack="0"/>
<pin id="323" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln40_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="0" index="3" bw="1" slack="1"/>
<pin id="341" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln40_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="63" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="0" index="2" bw="64" slack="0"/>
<pin id="362" dir="0" index="3" bw="64" slack="0"/>
<pin id="363" dir="0" index="4" bw="64" slack="0"/>
<pin id="364" dir="0" index="5" bw="2" slack="2"/>
<pin id="365" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln40_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="0" index="3" bw="1" slack="1"/>
<pin id="386" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln40_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_ln40_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="63" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="0" index="2" bw="64" slack="0"/>
<pin id="407" dir="0" index="3" bw="64" slack="0"/>
<pin id="408" dir="0" index="4" bw="64" slack="0"/>
<pin id="409" dir="0" index="5" bw="2" slack="2"/>
<pin id="410" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln40_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/3 "/>
</bind>
</comp>

<comp id="426" class="1005" name="i_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="433" class="1005" name="zext_ln40_cast_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="63" slack="2"/>
<pin id="435" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="439" class="1005" name="i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln34_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="450" class="1005" name="trunc_ln34_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="1"/>
<pin id="452" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln37_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="462" class="1005" name="arg1_r_1_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="1"/>
<pin id="464" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="arr_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="1"/>
<pin id="469" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="arr_1_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="1"/>
<pin id="475" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="arr_2_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="1"/>
<pin id="481" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="arr_3_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="1"/>
<pin id="487" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="arg1_r_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="1"/>
<pin id="493" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="arr_addr_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="1"/>
<pin id="498" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="arr_1_addr_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="1"/>
<pin id="504" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="arr_2_addr_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="1"/>
<pin id="510" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="arr_3_addr_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="1"/>
<pin id="516" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="95" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="142"><net_src comp="102" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="152"><net_src comp="109" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="162"><net_src comp="116" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="176" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="205"><net_src comp="183" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="206"><net_src comp="190" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="207"><net_src comp="197" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="219"><net_src comp="76" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="225" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="225" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="249" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="267" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="290"><net_src comp="277" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="296"><net_src comp="267" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="298" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="313" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="89" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="336" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="355"><net_src comp="66" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="208" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="123" pin="7"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="133" pin="7"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="143" pin="7"/><net_sink comp="358" pin=3"/></net>

<net id="370"><net_src comp="153" pin="7"/><net_sink comp="358" pin=4"/></net>

<net id="375"><net_src comp="358" pin="6"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="350" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="371" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="378"><net_src comp="371" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="170" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="381" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="212" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="133" pin="7"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="143" pin="7"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="153" pin="7"/><net_sink comp="403" pin=3"/></net>

<net id="415"><net_src comp="123" pin="7"/><net_sink comp="403" pin=4"/></net>

<net id="420"><net_src comp="403" pin="6"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="395" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="416" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="423"><net_src comp="416" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="429"><net_src comp="72" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="436"><net_src comp="216" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="442"><net_src comp="225" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="449"><net_src comp="228" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="234" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="358" pin=5"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="403" pin=5"/></net>

<net id="459"><net_src comp="273" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="465"><net_src comp="82" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="470"><net_src comp="95" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="476"><net_src comp="102" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="482"><net_src comp="109" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="488"><net_src comp="116" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="494"><net_src comp="163" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="499"><net_src comp="176" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="505"><net_src comp="183" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="511"><net_src comp="190" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="517"><net_src comp="197" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_3 | {3 }
	Port: arr_2 | {3 }
	Port: arr_1 | {3 }
	Port: arr | {3 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_3 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_2 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_1 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : zext_ln40 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln34 : 2
		br_ln34 : 3
		trunc_ln34_1 : 2
		switch_ln40 : 3
		add_ln34 : 2
		store_ln34 : 3
	State 2
		zext_ln22 : 1
		empty : 1
		trunc_ln37 : 2
		lshr_ln4 : 2
		zext_ln37 : 3
		arg1_r_1_addr : 4
		arg1_r_1_load : 5
		arr_addr : 2
		arr_1_addr : 2
		arr_2_addr : 2
		arr_3_addr : 2
		arr_load : 3
		arr_1_load : 3
		arr_2_load : 3
		arr_3_load : 3
		add_ln40_1 : 2
		lshr_ln5 : 3
		zext_ln40_2 : 4
		arg1_r_addr : 5
		arg1_r_load : 6
		lshr_ln40_1 : 1
		zext_ln40_4 : 2
		arr_addr_1 : 3
		arr_1_addr_1 : 3
		arr_2_addr_1 : 3
		arr_3_addr_1 : 3
		arr_load_1 : 4
		arr_1_load_1 : 4
		arr_2_load_1 : 4
		arr_3_load_1 : 4
	State 3
		tmp_8 : 1
		zext_ln40_1 : 2
		mul_ln40_1 : 3
		shl_ln1 : 4
		tmp_9 : 1
		add_ln40 : 5
		tmp_s : 1
		zext_ln40_3 : 2
		mul_ln40 : 3
		shl_ln40_1 : 4
		tmp_2 : 1
		add_ln40_3 : 5
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln34_fu_238      |    0    |    0    |    12   |
|          |     add_ln40_1_fu_292     |    0    |    0    |    10   |
|    add   |     add_ln40_2_fu_313     |    0    |    0    |    12   |
|          |      add_ln40_fu_371      |    0    |    0    |    71   |
|          |     add_ln40_3_fu_416     |    0    |    0    |    71   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_8_fu_336       |    0    |    0    |    9    |
|    mux   |        tmp_9_fu_358       |    0    |    0    |    20   |
|          |        tmp_s_fu_381       |    0    |    0    |    9    |
|          |        tmp_2_fu_403       |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|    mul   |     mul_ln40_1_fu_208     |    4    |    0    |    20   |
|          |      mul_ln40_fu_212      |    4    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln34_fu_228     |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|    sub   |        empty_fu_267       |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|   read   | zext_ln40_read_read_fu_76 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   zext_ln40_cast_fu_216   |    0    |    0    |    0    |
|          |      zext_ln22_fu_259     |    0    |    0    |    0    |
|          |      zext_ln37_fu_287     |    0    |    0    |    0    |
|   zext   |     zext_ln40_2_fu_308    |    0    |    0    |    0    |
|          |     zext_ln40_4_fu_328    |    0    |    0    |    0    |
|          |     zext_ln40_1_fu_345    |    0    |    0    |    0    |
|          |     zext_ln40_3_fu_390    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    trunc_ln34_1_fu_234    |    0    |    0    |    0    |
|   trunc  |     trunc_ln34_fu_249     |    0    |    0    |    0    |
|          |     trunc_ln37_fu_273     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|         tmp_fu_252        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      lshr_ln4_fu_277      |    0    |    0    |    0    |
|partselect|      lshr_ln5_fu_298      |    0    |    0    |    0    |
|          |     lshr_ln40_1_fu_318    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln1_fu_350      |    0    |    0    |    0    |
|          |     shl_ln40_1_fu_395     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    8    |    0    |   296   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| arg1_r_1_addr_reg_462|    3   |
|  arg1_r_addr_reg_491 |    3   |
| arr_1_addr_1_reg_502 |    2   |
|  arr_1_addr_reg_473  |    2   |
| arr_2_addr_1_reg_508 |    2   |
|  arr_2_addr_reg_479  |    2   |
| arr_3_addr_1_reg_514 |    2   |
|  arr_3_addr_reg_485  |    2   |
|  arr_addr_1_reg_496  |    2   |
|   arr_addr_reg_467   |    2   |
|      i_2_reg_426     |    4   |
|       i_reg_439      |    4   |
|   icmp_ln34_reg_446  |    1   |
| trunc_ln34_1_reg_450 |    2   |
|  trunc_ln37_reg_456  |    1   |
|zext_ln40_cast_reg_433|   63   |
+----------------------+--------+
|         Total        |   97   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_123 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_123 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_133 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_133 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_133 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_143 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_143 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_143 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_153 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_153 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_153 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_170 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   540  ||   6.37  ||   170   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   296  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   170  |
|  Register |    -   |    -   |   97   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |   97   |   466  |
+-----------+--------+--------+--------+--------+
