{
    "nl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/52-openroad-fillinsertion/ALU.nl.v",
    "pnl": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/52-openroad-fillinsertion/ALU.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/53-odb-cellfrequencytables/ALU.def",
    "lef": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/59-magic-writelef/ALU.lef",
    "openroad-lef": null,
    "odb": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/53-odb-cellfrequencytables/ALU.odb",
    "sdc": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/52-openroad-fillinsertion/ALU.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/nom_tt_025C_1v80/ALU__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/nom_ss_100C_1v60/ALU__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/nom_ff_n40C_1v95/ALU__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/min_tt_025C_1v80/ALU__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/min_ss_100C_1v60/ALU__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/min_ff_n40C_1v95/ALU__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/max_tt_025C_1v80/ALU__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/max_ss_100C_1v60/ALU__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/max_ff_n40C_1v95/ALU__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/54-openroad-rcx/nom/ALU.nom.spef",
        "min_*": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/54-openroad-rcx/min/ALU.min.spef",
        "max_*": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/54-openroad-rcx/max/ALU.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/nom_tt_025C_1v80/ALU__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/nom_ss_100C_1v60/ALU__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/nom_ff_n40C_1v95/ALU__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/min_tt_025C_1v80/ALU__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/min_ss_100C_1v60/ALU__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/min_ff_n40C_1v95/ALU__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/max_tt_025C_1v80/ALU__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/max_ss_100C_1v60/ALU__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/55-openroad-stapostpnr/max_ff_n40C_1v95/ALU__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/57-magic-streamout/ALU.mag",
    "gds": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/57-magic-streamout/ALU.gds",
    "mag_gds": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/57-magic-streamout/ALU.magic.gds",
    "klayout_gds": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/58-klayout-streamout/ALU.klayout.gds",
    "json_h": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/05-yosys-jsonheader/ALU.h.json",
    "vh": "/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/28-odb-writeverilogheader/ALU.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 13191,
        "design__instance__area": 100730,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 9,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 34,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.013358601368963718,
        "power__switching__total": 0.017962535843253136,
        "power__leakage__total": 1.1673027699998784e-07,
        "power__total": 0.03132125362753868,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2768404750466821,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2944881921671765,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3390503529454606,
        "timing__setup__ws__corner:nom_tt_025C_1v80": -1.6359820627922177,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": -64.25815439405747,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": -1.6359820627922177,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.33905,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 57,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": -1.635982,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 57,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 89,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 34,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.28635236659032404,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3168128904446321,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.07951639571858021,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -9.873483643472294,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -528.8496972255193,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -9.873483643472294,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.926556,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 81,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -9.873484,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 81,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 34,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.271659952222661,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2852812233858717,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12970813679147092,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.6691000165534258,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.129708,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.6691,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 141,
        "design__max_fanout_violation__count": 34,
        "design__max_cap_violation__count": 1,
        "clock__skew__worst_hold": -0.26874583874520813,
        "clock__skew__worst_setup": 0.2784647313776458,
        "timing__hold__ws": 0.002993050336736204,
        "timing__setup__ws": -10.3561926410197,
        "timing__hold__tns": 0,
        "timing__setup__tns": -563.7576396391376,
        "timing__hold__wns": 0,
        "timing__setup__wns": -10.3561926410197,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.123492,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 414,
        "timing__setup_r2r__ws": -10.356193,
        "timing__setup_r2r_vio__count": 414,
        "design__die__bbox": "0.0 0.0 402.445 413.165",
        "design__core__bbox": "5.52 10.88 396.52 399.84",
        "design__io": 104,
        "design__die__area": 166276,
        "design__core__area": 152083,
        "design__instance__count__stdcell": 13191,
        "design__instance__area__stdcell": 100730,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.662336,
        "design__instance__utilization__stdcell": 0.662336,
        "design__instance__count__class:inverter": 448,
        "design__instance__count__class:sequential_cell": 314,
        "design__instance__count__class:multi_input_combinational_cell": 6731,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 8037,
        "design__instance__count__class:tap_cell": 2175,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 102,
        "design__io__hpwl": 6999201,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 14720.8,
        "design__instance__displacement__mean": 1.092,
        "design__instance__displacement__max": 51.52,
        "route__wirelength__estimated": 326376,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 3361,
        "design__instance__count__class:clock_buffer": 28,
        "design__instance__count__class:clock_inverter": 16,
        "design__instance__count__setup_buffer": 69,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 51,
        "antenna__violating__pins": 53,
        "route__antenna_violation__count": 51,
        "antenna_diodes_count": 118,
        "design__instance__count__class:antenna_cell": 118,
        "route__net": 10946,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 7680,
        "route__wirelength__iter:1": 355838,
        "route__drc_errors__iter:2": 5244,
        "route__wirelength__iter:2": 352135,
        "route__drc_errors__iter:3": 4721,
        "route__wirelength__iter:3": 351381,
        "route__drc_errors__iter:4": 1305,
        "route__wirelength__iter:4": 351129,
        "route__drc_errors__iter:5": 527,
        "route__wirelength__iter:5": 351194,
        "route__drc_errors__iter:6": 239,
        "route__wirelength__iter:6": 351130,
        "route__drc_errors__iter:7": 108,
        "route__wirelength__iter:7": 351108,
        "route__drc_errors__iter:8": 53,
        "route__wirelength__iter:8": 351121,
        "route__drc_errors__iter:9": 17,
        "route__wirelength__iter:9": 351114,
        "route__drc_errors__iter:10": 13,
        "route__wirelength__iter:10": 351111,
        "route__drc_errors__iter:11": 13,
        "route__wirelength__iter:11": 351132,
        "route__drc_errors__iter:12": 1,
        "route__wirelength__iter:12": 351129,
        "route__drc_errors__iter:13": 1,
        "route__wirelength__iter:13": 351129,
        "route__drc_errors__iter:14": 1,
        "route__wirelength__iter:14": 351129,
        "route__drc_errors__iter:15": 1,
        "route__wirelength__iter:15": 351128,
        "route__drc_errors__iter:16": 1,
        "route__wirelength__iter:16": 351128,
        "route__drc_errors__iter:17": 1,
        "route__wirelength__iter:17": 351129,
        "route__drc_errors__iter:18": 1,
        "route__wirelength__iter:18": 351129,
        "route__drc_errors__iter:19": 1,
        "route__wirelength__iter:19": 351128,
        "route__drc_errors__iter:20": 1,
        "route__wirelength__iter:20": 351127,
        "route__drc_errors__iter:21": 0,
        "route__wirelength__iter:21": 351152,
        "route__drc_errors": 0,
        "route__wirelength": 351152,
        "route__vias": 85881,
        "route__vias__singlecut": 85881,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 593.94,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 20,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 20,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 20,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 3,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 34,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2733359449480355,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2858000861311047,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.33079606656853033,
        "timing__setup__ws__corner:min_tt_025C_1v80": -1.3548522687241615,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": -47.228732483872065,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": -1.3548522687241615,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.330796,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 57,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": -1.354852,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 57,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 20,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 66,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 34,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.28132516557033993,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.30470679619713076,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.14831736258963524,
        "timing__setup__ws__corner:min_ss_100C_1v60": -9.36362214268831,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -492.1190136911597,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -9.36362214268831,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.910446,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 81,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -9.363622,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 81,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 20,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 34,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.26874583874520813,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2784647313776458,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12349227545655425,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 1.855019745872163,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.123492,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.85502,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 20,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 9,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 34,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.28279498987421064,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.30502026767699925,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.352084704690104,
        "timing__setup__ws__corner:max_tt_025C_1v80": -1.9212125767400055,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": -80.86061116224921,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": -1.9212125767400055,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.352085,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 57,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": -1.921213,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 57,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 20,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 141,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 34,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.29439049253824634,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.330806363887375,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.002993050336736204,
        "timing__setup__ws__corner:max_ss_100C_1v60": -10.3561926410197,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -563.7576396391376,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -10.3561926410197,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.949472,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 81,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -10.356193,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 81,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 20,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 3,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 34,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2773182595388422,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2947741301152556,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13945245353189153,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 1.4706054568129336,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.139452,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.470605,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 20,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 20,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79538,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7996,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00461992,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00429967,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000400471,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00429967,
        "design_powergrid__voltage__worst": 0.00429967,
        "design_powergrid__voltage__worst__net:VPWR": 1.79538,
        "design_powergrid__drop__worst": 0.00461992,
        "design_powergrid__drop__worst__net:VPWR": 0.00461992,
        "design_powergrid__voltage__worst__net:VGND": 0.00429967,
        "design_powergrid__drop__worst__net:VGND": 0.00429967,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000404,
        "ir__drop__worst": 0.00462,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0
    }
}