

================================================================
== Synthesis Summary Report of 'concat'
================================================================
+ General Information: 
    * Date:           Mon May 27 19:43:22 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Concat_HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                            Modules                           | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |         |            |            |     |
    |                            & Loops                           | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ concat*                                                     |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|  30 (4%)|  73 (4%)|  4392 (~0%)|  11432 (4%)|    -|
    | + entry_proc                                                 |     -|  5.46|        0|   0.000|         -|        0|     -|        no|        -|        -|     3 (~0%)|    38 (~0%)|    -|
    | + read_inputs_ap_uint_256_ap_int_8_32u_s                     |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|  3 (~0%)|   824 (~0%)|   833 (~0%)|    -|
    |  o VITIS_LOOP_15_1                                           |     -|  7.30|        -|       -|         3|        -|     -|        no|        -|        -|           -|           -|    -|
    |  o VITIS_LOOP_20_2                                           |     -|  7.30|        -|       -|         3|        -|     -|        no|        -|        -|           -|           -|    -|
    | + requant_ap_uint_256_ap_int_8_ap_int_8_32u_s                |     -|  0.59|        -|       -|         -|        -|     -|        no|        -|  67 (3%)|   761 (~0%)|   6997 (3%)|    -|
    |  o VITIS_LOOP_45_1                                           |     -|  7.30|        -|       -|         3|        -|     -|        no|        -|        -|           -|           -|    -|
    |  o VITIS_LOOP_70_3                                           |     -|  7.30|        -|       -|         2|        -|     -|        no|        -|        -|           -|           -|    -|
    | + store_ap_uint_256_ap_int_8_32u_s                           |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|  3 (~0%)|   446 (~0%)|   670 (~0%)|    -|
    |  + store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1  |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|        -|   289 (~0%)|   113 (~0%)|    -|
    |   o VITIS_LOOP_105_1                                         |     -|  7.30|        -|       -|         3|        1|     -|       yes|        -|        -|           -|           -|    -|
    +--------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface         | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                   | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_concat_data | 256 -> 256 | 64            | 32      | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-------------------+------------+---------------+--------+----------+
| Interface         | Data Width | Address Width | Offset | Register |
+-------------------+------------+---------------+--------+----------+
| s_axi_concat_addr | 32         | 7             | 16     | 0        |
+-------------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register          | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_concat_addr | CTRL              | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_concat_addr | GIER              | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_concat_addr | IP_IER            | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_concat_addr | IP_ISR            | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_concat_addr | input_data_addr1  | 0x10   | 32    | W      | Data signal of input_data_addr1  |                                                                      |
| s_axi_concat_addr | input_data_addr2  | 0x18   | 32    | W      | Data signal of input_data_addr2  |                                                                      |
| s_axi_concat_addr | output_data_addr3 | 0x20   | 32    | W      | Data signal of output_data_addr3 |                                                                      |
| s_axi_concat_addr | ROWS              | 0x28   | 32    | W      | Data signal of ROWS              |                                                                      |
| s_axi_concat_addr | COLS              | 0x30   | 32    | W      | Data signal of COLS              |                                                                      |
| s_axi_concat_addr | inputs_1          | 0x38   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_concat_addr | inputs_2          | 0x3c   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_concat_addr | outputs_1         | 0x44   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_concat_addr | outputs_2         | 0x48   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_concat_addr | concat_flag       | 0x50   | 32    | R      | Data signal of concat_flag       |                                                                      |
| s_axi_concat_addr | concat_flag_ctrl  | 0x54   | 32    | R      | Control signal of concat_flag    | 0=concat_flag_ap_vld                                                 |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+---------------+
| Argument          | Direction | Datatype      |
+-------------------+-----------+---------------+
| input_data_addr1  | in        | unsigned int  |
| input_data_addr2  | in        | unsigned int  |
| output_data_addr3 | in        | unsigned int  |
| ROWS              | in        | unsigned int  |
| COLS              | in        | unsigned int  |
| inputs            | inout     | ap_uint<256>* |
| outputs           | inout     | ap_uint<256>* |
| concat_flag       | out       | bool&         |
+-------------------+-----------+---------------+

* SW-to-HW Mapping
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| Argument          | HW Interface      | HW Type   | HW Usage | HW Info                                     |
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| input_data_addr1  | s_axi_concat_addr | register  |          | name=input_data_addr1 offset=0x10 range=32  |
| input_data_addr2  | s_axi_concat_addr | register  |          | name=input_data_addr2 offset=0x18 range=32  |
| output_data_addr3 | s_axi_concat_addr | register  |          | name=output_data_addr3 offset=0x20 range=32 |
| ROWS              | s_axi_concat_addr | register  |          | name=ROWS offset=0x28 range=32              |
| COLS              | s_axi_concat_addr | register  |          | name=COLS offset=0x30 range=32              |
| inputs            | m_axi_concat_data | interface |          |                                             |
| inputs            | s_axi_concat_addr | register  | offset   | name=inputs_1 offset=0x38 range=32          |
| inputs            | s_axi_concat_addr | register  | offset   | name=inputs_2 offset=0x3c range=32          |
| outputs           | m_axi_concat_data | interface |          |                                             |
| outputs           | s_axi_concat_addr | register  | offset   | name=outputs_1 offset=0x44 range=32         |
| outputs           | s_axi_concat_addr | register  | offset   | name=outputs_2 offset=0x48 range=32         |
| concat_flag       | s_axi_concat_addr | register  |          | name=concat_flag offset=0x50 range=32       |
| concat_flag       | s_axi_concat_addr | register  |          | name=concat_flag_ctrl offset=0x54 range=32  |
+-------------------+-------------------+-----------+----------+---------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-------------------+------------------+-----------+----------+-------+----------------------------------------------+
| HW Interface      | Loop             | Direction | Length   | Width | Location                                     |
+-------------------+------------------+-----------+----------+-------+----------------------------------------------+
| m_axi_concat_data | VITIS_LOOP_15_1  | read      | variable | 256   | Concat_HLS/src/../include/helpers.hpp:15:19  |
| m_axi_concat_data | VITIS_LOOP_20_2  | read      | variable | 256   | Concat_HLS/src/../include/helpers.hpp:20:19  |
| m_axi_concat_data | VITIS_LOOP_105_1 | write     | variable | 256   | Concat_HLS/src/../include/helpers.hpp:105:20 |
+-------------------+------------------+-----------+----------+-------+----------------------------------------------+

* Inferred Bursts and Widening Missed
+-------------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+----------------------------------------------+
| HW Interface      | Variable | Loop             | Problem                                                                                                | Resolution | Location                                     |
+-------------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+----------------------------------------------+
| m_axi_concat_data | inputs   | VITIS_LOOP_20_2  | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Concat_HLS/src/../include/helpers.hpp:20:19  |
| m_axi_concat_data | inputs   | VITIS_LOOP_15_1  | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Concat_HLS/src/../include/helpers.hpp:15:19  |
| m_axi_concat_data | outputs  | VITIS_LOOP_105_1 | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | Concat_HLS/src/../include/helpers.hpp:105:20 |
+-------------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+----------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                         | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + concat                                                     | 73  |        |             |     |        |         |
|  + read_inputs_ap_uint_256_ap_int_8_32u_s                    | 3   |        |             |     |        |         |
|    mul_32s_32s_32_1_1_U5                                     | 3   |        | mul         | mul | auto   | 0       |
|    add_ln15_fu_215_p2                                        | -   |        | add_ln15    | add | fabric | 0       |
|    add_ln15_1_fu_254_p2                                      | -   |        | add_ln15_1  | add | fabric | 0       |
|    add_ln20_fu_276_p2                                        | -   |        | add_ln20    | add | fabric | 0       |
|    add_ln20_1_fu_314_p2                                      | -   |        | add_ln20_1  | add | fabric | 0       |
|  + requant_ap_uint_256_ap_int_8_ap_int_8_32u_s               | 67  |        |             |     |        |         |
|    mul_32s_32s_32_1_1_U16                                    | 3   |        | mul         | mul | auto   | 0       |
|    add_ln45_fu_606_p2                                        | -   |        | add_ln45    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U17                                    | 1   |        | mul_ln48    | mul | auto   | 0       |
|    temp_1_fu_636_p2                                          | -   |        | temp_1      | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U18                                    | 1   |        | mul_ln48_1  | mul | auto   | 0       |
|    temp_34_fu_678_p2                                         | -   |        | temp_34     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U19                                    | 1   |        | mul_ln48_2  | mul | auto   | 0       |
|    temp_37_fu_720_p2                                         | -   |        | temp_37     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U20                                    | 1   |        | mul_ln48_3  | mul | auto   | 0       |
|    temp_40_fu_762_p2                                         | -   |        | temp_40     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U21                                    | 1   |        | mul_ln48_4  | mul | auto   | 0       |
|    temp_43_fu_804_p2                                         | -   |        | temp_43     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U22                                    | 1   |        | mul_ln48_5  | mul | auto   | 0       |
|    temp_46_fu_846_p2                                         | -   |        | temp_46     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U23                                    | 1   |        | mul_ln48_6  | mul | auto   | 0       |
|    temp_49_fu_888_p2                                         | -   |        | temp_49     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U24                                    | 1   |        | mul_ln48_7  | mul | auto   | 0       |
|    temp_52_fu_930_p2                                         | -   |        | temp_52     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U25                                    | 1   |        | mul_ln48_8  | mul | auto   | 0       |
|    temp_55_fu_972_p2                                         | -   |        | temp_55     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U26                                    | 1   |        | mul_ln48_9  | mul | auto   | 0       |
|    temp_60_fu_1014_p2                                        | -   |        | temp_60     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U27                                    | 1   |        | mul_ln48_10 | mul | auto   | 0       |
|    temp_66_fu_1056_p2                                        | -   |        | temp_66     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U28                                    | 1   |        | mul_ln48_11 | mul | auto   | 0       |
|    temp_72_fu_1098_p2                                        | -   |        | temp_72     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U29                                    | 1   |        | mul_ln48_12 | mul | auto   | 0       |
|    temp_78_fu_1140_p2                                        | -   |        | temp_78     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U30                                    | 1   |        | mul_ln48_13 | mul | auto   | 0       |
|    temp_84_fu_1182_p2                                        | -   |        | temp_84     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U31                                    | 1   |        | mul_ln48_14 | mul | auto   | 0       |
|    temp_90_fu_1224_p2                                        | -   |        | temp_90     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U32                                    | 1   |        | mul_ln48_15 | mul | auto   | 0       |
|    temp_96_fu_1266_p2                                        | -   |        | temp_96     | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U33                                    | 1   |        | mul_ln48_16 | mul | auto   | 0       |
|    temp_102_fu_1308_p2                                       | -   |        | temp_102    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U34                                    | 1   |        | mul_ln48_17 | mul | auto   | 0       |
|    temp_108_fu_1350_p2                                       | -   |        | temp_108    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U35                                    | 1   |        | mul_ln48_18 | mul | auto   | 0       |
|    temp_113_fu_1392_p2                                       | -   |        | temp_113    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U36                                    | 1   |        | mul_ln48_19 | mul | auto   | 0       |
|    temp_116_fu_1434_p2                                       | -   |        | temp_116    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U37                                    | 1   |        | mul_ln48_20 | mul | auto   | 0       |
|    temp_119_fu_1476_p2                                       | -   |        | temp_119    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U38                                    | 1   |        | mul_ln48_21 | mul | auto   | 0       |
|    temp_122_fu_1518_p2                                       | -   |        | temp_122    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U39                                    | 1   |        | mul_ln48_22 | mul | auto   | 0       |
|    temp_125_fu_1560_p2                                       | -   |        | temp_125    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U40                                    | 1   |        | mul_ln48_23 | mul | auto   | 0       |
|    temp_128_fu_1602_p2                                       | -   |        | temp_128    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U41                                    | 1   |        | mul_ln48_24 | mul | auto   | 0       |
|    temp_131_fu_1644_p2                                       | -   |        | temp_131    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U42                                    | 1   |        | mul_ln48_25 | mul | auto   | 0       |
|    temp_134_fu_1686_p2                                       | -   |        | temp_134    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U43                                    | 1   |        | mul_ln48_26 | mul | auto   | 0       |
|    temp_137_fu_1728_p2                                       | -   |        | temp_137    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U44                                    | 1   |        | mul_ln48_27 | mul | auto   | 0       |
|    temp_140_fu_1770_p2                                       | -   |        | temp_140    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U45                                    | 1   |        | mul_ln48_28 | mul | auto   | 0       |
|    temp_143_fu_1812_p2                                       | -   |        | temp_143    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U46                                    | 1   |        | mul_ln48_29 | mul | auto   | 0       |
|    temp_146_fu_1854_p2                                       | -   |        | temp_146    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U47                                    | 1   |        | mul_ln48_30 | mul | auto   | 0       |
|    temp_150_fu_1896_p2                                       | -   |        | temp_150    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U48                                    | 1   |        | mul_ln48_31 | mul | auto   | 0       |
|    temp_153_fu_1938_p2                                       | -   |        | temp_153    | add | fabric | 0       |
|    add_ln70_fu_2815_p2                                       | -   |        | add_ln70    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U49                                    | 1   |        | mul_ln73    | mul | auto   | 0       |
|    temp_159_fu_2835_p2                                       | -   |        | temp_159    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U50                                    | 1   |        | mul_ln73_1  | mul | auto   | 0       |
|    temp_162_fu_2871_p2                                       | -   |        | temp_162    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U51                                    | 1   |        | mul_ln73_2  | mul | auto   | 0       |
|    temp_165_fu_2907_p2                                       | -   |        | temp_165    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U52                                    | 1   |        | mul_ln73_3  | mul | auto   | 0       |
|    temp_168_fu_2943_p2                                       | -   |        | temp_168    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U53                                    | 1   |        | mul_ln73_4  | mul | auto   | 0       |
|    temp_171_fu_2979_p2                                       | -   |        | temp_171    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U54                                    | 1   |        | mul_ln73_5  | mul | auto   | 0       |
|    temp_174_fu_3015_p2                                       | -   |        | temp_174    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U55                                    | 1   |        | mul_ln73_6  | mul | auto   | 0       |
|    temp_177_fu_3051_p2                                       | -   |        | temp_177    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U56                                    | 1   |        | mul_ln73_7  | mul | auto   | 0       |
|    temp_180_fu_3087_p2                                       | -   |        | temp_180    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U57                                    | 1   |        | mul_ln73_8  | mul | auto   | 0       |
|    temp_183_fu_3123_p2                                       | -   |        | temp_183    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U58                                    | 1   |        | mul_ln73_9  | mul | auto   | 0       |
|    temp_186_fu_3159_p2                                       | -   |        | temp_186    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U59                                    | 1   |        | mul_ln73_10 | mul | auto   | 0       |
|    temp_189_fu_3195_p2                                       | -   |        | temp_189    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U60                                    | 1   |        | mul_ln73_11 | mul | auto   | 0       |
|    temp_192_fu_3231_p2                                       | -   |        | temp_192    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U61                                    | 1   |        | mul_ln73_12 | mul | auto   | 0       |
|    temp_195_fu_3267_p2                                       | -   |        | temp_195    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U62                                    | 1   |        | mul_ln73_13 | mul | auto   | 0       |
|    temp_198_fu_3303_p2                                       | -   |        | temp_198    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U63                                    | 1   |        | mul_ln73_14 | mul | auto   | 0       |
|    temp_201_fu_3339_p2                                       | -   |        | temp_201    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U64                                    | 1   |        | mul_ln73_15 | mul | auto   | 0       |
|    temp_204_fu_3375_p2                                       | -   |        | temp_204    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U65                                    | 1   |        | mul_ln73_16 | mul | auto   | 0       |
|    temp_207_fu_3411_p2                                       | -   |        | temp_207    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U66                                    | 1   |        | mul_ln73_17 | mul | auto   | 0       |
|    temp_210_fu_3447_p2                                       | -   |        | temp_210    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U67                                    | 1   |        | mul_ln73_18 | mul | auto   | 0       |
|    temp_213_fu_3483_p2                                       | -   |        | temp_213    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U68                                    | 1   |        | mul_ln73_19 | mul | auto   | 0       |
|    temp_216_fu_3519_p2                                       | -   |        | temp_216    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U69                                    | 1   |        | mul_ln73_20 | mul | auto   | 0       |
|    temp_219_fu_3555_p2                                       | -   |        | temp_219    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U70                                    | 1   |        | mul_ln73_21 | mul | auto   | 0       |
|    temp_222_fu_3591_p2                                       | -   |        | temp_222    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U71                                    | 1   |        | mul_ln73_22 | mul | auto   | 0       |
|    temp_225_fu_3627_p2                                       | -   |        | temp_225    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U72                                    | 1   |        | mul_ln73_23 | mul | auto   | 0       |
|    temp_228_fu_3663_p2                                       | -   |        | temp_228    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U73                                    | 1   |        | mul_ln73_24 | mul | auto   | 0       |
|    temp_231_fu_3699_p2                                       | -   |        | temp_231    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U74                                    | 1   |        | mul_ln73_25 | mul | auto   | 0       |
|    temp_234_fu_3735_p2                                       | -   |        | temp_234    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U75                                    | 1   |        | mul_ln73_26 | mul | auto   | 0       |
|    temp_237_fu_3771_p2                                       | -   |        | temp_237    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U76                                    | 1   |        | mul_ln73_27 | mul | auto   | 0       |
|    temp_240_fu_3807_p2                                       | -   |        | temp_240    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U77                                    | 1   |        | mul_ln73_28 | mul | auto   | 0       |
|    temp_243_fu_3843_p2                                       | -   |        | temp_243    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U78                                    | 1   |        | mul_ln73_29 | mul | auto   | 0       |
|    temp_246_fu_3879_p2                                       | -   |        | temp_246    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U79                                    | 1   |        | mul_ln73_30 | mul | auto   | 0       |
|    temp_250_fu_3915_p2                                       | -   |        | temp_250    | add | fabric | 0       |
|    mul_8s_33ns_40_1_1_U80                                    | 1   |        | mul_ln73_31 | mul | auto   | 0       |
|    temp_253_fu_3951_p2                                       | -   |        | temp_253    | add | fabric | 0       |
|  + store_ap_uint_256_ap_int_8_32u_s                          | 3   |        |             |     |        |         |
|    mul_32s_32s_32_1_1_U92                                    | 3   |        | mul11       | mul | auto   | 0       |
|    add_ln105_fu_170_p2                                       | -   |        | add_ln105   | add | fabric | 0       |
|   + store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1 | 0   |        |             |     |        |         |
|     add_ln105_fu_104_p2                                      | -   |        | add_ln105   | add | fabric | 0       |
+--------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------+------+------+--------+---------------------+---------+--------+---------+
| Name                    | BRAM | URAM | Pragma | Variable            | Storage | Impl   | Latency |
+-------------------------+------+------+--------+---------------------+---------+--------+---------+
| + concat                | 30   | 0    |        |                     |         |        |         |
|   outputs_c_U           | -    | -    |        | outputs_c           | fifo    | srl    | 0       |
|   COLS_c10_U            | -    | -    |        | COLS_c10            | fifo    | srl    | 0       |
|   COLS_c_U              | -    | -    |        | COLS_c              | fifo    | srl    | 0       |
|   ROWS_c9_U             | -    | -    |        | ROWS_c9             | fifo    | srl    | 0       |
|   ROWS_c_U              | -    | -    |        | ROWS_c              | fifo    | srl    | 0       |
|   output_data_addr3_c_U | -    | -    |        | output_data_addr3_c | fifo    | srl    | 0       |
|   input_stream_U        | 15   | -    |        | input_stream        | fifo    | memory | 0       |
|   output_stream_U       | 15   | -    |        | output_stream       | fifo    | memory | 0       |
+-------------------------+------+------+--------+---------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+--------+----------+-----------------------------------------------------+--------------------------------------------+
| Type   | Options  | Location                                            | Messages                                   |
+--------+----------+-----------------------------------------------------+--------------------------------------------+
| unroll | factor=2 | Concat_HLS/src/../include/helpers.hpp:43 in requant | Only for/while loops support the 'Unroll ' |
| unroll | factor=2 | Concat_HLS/src/../include/helpers.hpp:69 in requant | Only for/while loops support the 'Unroll ' |
+--------+----------+-----------------------------------------------------+--------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
| Type            | Options                                                        | Location                                                                                        |
+-----------------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:53 in getval                                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:60 in operator[]                                 |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:67 in operator[]                                 |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:74 in getvaladdr                                 |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:79 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | Concat_HLS/src/../include/../include/types.hpp:80 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:84 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | Concat_HLS/src/../include/../include/types.hpp:85 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:90 in constructor                                |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:92 in constructor                                |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:97 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | Concat_HLS/src/../include/../include/types.hpp:98 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:102 in constructor                               |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:104 in constructor                               |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:111 in widetype<t, t_width, t_datawidth, enable> |
| array_partition | variable = m_Val complete dim = 1                              | Concat_HLS/src/../include/../include/types.hpp:112 in widetype<t, t_width, t_datawidth, enable> |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:116 in constructor                               |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:118 in constructor                               |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:126 in operator const ap_uint<t_typewidth>       |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:143 in shift                                     |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:147 in shift                                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:156 in shift                                     |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:159 in shift                                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:167 in unshift                                   |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:170 in unshift                                   |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:178 in unshift                                   |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:181 in unshift                                   |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:192 in zero                                      |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:227 in operator[]                                |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:235 in operator[]                                |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:243 in getvaladdr                                |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:296 in hlsreg                                    |
| interface       | ap_none port = return register                                 | Concat_HLS/src/../include/../include/types.hpp:297 in hlsreg                                    |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:317 in boolarr<w>                                |
| array_partition | variable = m_Val COMPLETE                                      | Concat_HLS/src/../include/../include/types.hpp:318 in boolarr<w>                                |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:321 in boolarr<w>                                |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:323 in boolarr<w>                                |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:328 in operator[]                                |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:332 in and                                       |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:335 in and                                       |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:341 in or                                        |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:344 in or                                        |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:350 in reset                                     |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:352 in reset                                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:360 in streamsareempty                           |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:364 in streamsareempty                           |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:425 in convwideval2bits                          |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:433 in convwideval2bits                          |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:444 in convbits2widetype                         |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:452 in convbits2widetype                         |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:522 in getval                                    |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:526 in getflush                                  |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:530 in operator=                                 |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:536 in operator()                                |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:575 in getval                                    |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:579 in operator[]                                |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:586 in getvectoftaggedvalues                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:614 in triangsrl<t, t_width>                     |
| array_partition | variable = m_Sreg dim = 1 complete                             | Concat_HLS/src/../include/../include/types.hpp:615 in triangsrl<t, t_width>                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:618 in shift                                     |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:622 in shift                                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:628 in clear                                     |
| pipeline        |                                                                | Concat_HLS/src/../include/../include/types.hpp:631 in clear                                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:663 in windowrm<t, t_rows, t_cols>               |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:666 in getval                                    |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:670 in operator[]                                |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:676 in clear                                     |
| unroll          |                                                                | Concat_HLS/src/../include/../include/types.hpp:679 in clear                                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:686 in shift                                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:691 in shift                                     |
| inline          |                                                                | Concat_HLS/src/../include/../include/types.hpp:696 in unshift                                   |
| pipeline        |                                                                | Concat_HLS/src/../include/helpers.hpp:14 in read_inputs                                         |
| pipeline        |                                                                | Concat_HLS/src/../include/helpers.hpp:19 in read_inputs                                         |
| pipeline        |                                                                | Concat_HLS/src/../include/helpers.hpp:42 in requant                                             |
| pipeline        |                                                                | Concat_HLS/src/../include/helpers.hpp:68 in requant                                             |
| pipeline        |                                                                | Concat_HLS/src/../include/helpers.hpp:106 in store                                              |
| interface       | mode = m_axi port = inputs bundle = concat_data latency = 32   | Concat_HLS/src/concat.cpp:14 in concat                                                          |
| interface       | mode = m_axi port = outputs bundle = concat_data latency = 32  | Concat_HLS/src/concat.cpp:15 in concat                                                          |
| interface       | mode = s_axilite port = input_data_addr1 bundle = concat_addr  | Concat_HLS/src/concat.cpp:16 in concat                                                          |
| interface       | mode = s_axilite port = input_data_addr2 bundle = concat_addr  | Concat_HLS/src/concat.cpp:17 in concat                                                          |
| interface       | mode = s_axilite port = output_data_addr3 bundle = concat_addr | Concat_HLS/src/concat.cpp:18 in concat                                                          |
| interface       | mode = s_axilite port = ROWS bundle = concat_addr              | Concat_HLS/src/concat.cpp:19 in concat                                                          |
| interface       | mode = s_axilite port = COLS bundle = concat_addr              | Concat_HLS/src/concat.cpp:20 in concat                                                          |
| interface       | mode = s_axilite port = concat_flag bundle = concat_addr       | Concat_HLS/src/concat.cpp:21 in concat                                                          |
| interface       | mode = s_axilite port = return bundle = concat_addr            | Concat_HLS/src/concat.cpp:22 in concat                                                          |
| stream          | variable = input_stream depth = 64                             | Concat_HLS/src/concat.cpp:25 in concat                                                          |
| stream          | variable = output_stream depth = 64                            | Concat_HLS/src/concat.cpp:27 in concat                                                          |
| dataflow        |                                                                | Concat_HLS/src/concat.cpp:29 in concat                                                          |
+-----------------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


