id	area	title	year	x	y	ix
2935663	EDA	address bus encoding techniques for system-level power optimization	1998	-6.2237404425754805	12.727767520044868	2935690
2942324	SE	a framework to minimize test escape and yield loss during iddq testing: a case study	2000	-5.457042551341834	12.54199094953365	2942351
2943405	Arch	case study on speed failure causes in a microprocessor	2008	-5.424421483337278	12.260941965578976	2943432
2943618	EDA	an alternative organization of defect map for defect-resilient embedded on-chip memories	2007	-5.335670263900962	12.92262952859653	2943645
2943844	Arch	a method to reduce resources for quantum error correction	2017	-6.170596595212955	12.386167673204293	2943871
2944206	EDA	reliability analysis of combinational circuits with the influences of noise and single-event transients	2013	-5.961274580493686	12.576431397884306	2944233
2947374	EDA	test pattern selection for potentially harmful open defects in power distribution networks	2009	-5.3183947053600695	12.737967313104818	2947401
2948203	EDA	soft faults and the importance of stresses in memory testing	2004	-5.4312464015997115	12.822843469356993	2948230
2948401	EDA	bridge defect diagnosis for multiple-voltage design	2008	-5.570470835350849	12.312599388805065	2948428
2950189	EDA	power minimization using control generated clocks	2000	-5.781854173084063	12.367629855952954	2950216
2951001	Embedded	accurate alpha soft error rate evaluation in sram memories	2013	-5.747110968752932	13.178398995762622	2951028
2954602	EDA	saving power by mapping finite-state machines into embedded memory blocks in fpgas	2004	-6.089790765612966	12.760631843591925	2954629
2957148	EDA	schmitt trigger on output inverters of ncl gates for soft error hardening: is it enough?	2014	-5.589711566533643	12.930960133805568	2957175
2961382	EDA	seat-la: a soft error analysis tool for combinational logic	2006	-6.011556824744434	12.445440507210105	2961409
2961466	EDA	is overlay error more important than interconnect variations in double patterning?	2009	-5.976819911733731	12.908692586623998	2961493
2963454	EDA	12.2 a 7nm finfet sram macro using euv lithography for peripheral repair analysis	2017	-5.80266854578632	13.179689194521911	2963481
2963515	SE	on detection of resistive bridging defects by low-temperature and low-voltage testing	2005	-5.602867625068464	12.563264618979268	2963542
2963560	Arch	a defect level monitor of resistive open defect at interconnects in 3d ics by injected charge volume	2017	-5.506694088178122	12.404313603771708	2963587
2965511	EDA	power benefit study for ultra-high density transistor-level monolithic 3d ics	2013	-5.297910074819575	13.107517780413922	2965538
2965551	EDA	stochastic timing error rate estimation under process and temporal variations	2015	-6.232093478572893	12.888154030514949	2965578
2965634	EDA	on the accuracy of elmore-based delay models	2009	-5.7934763688494035	12.481811620587905	2965661
2965701	EDA	temperature- and voltage-aware timing analysis	2007	-6.037525583257668	12.74537158399523	2965728
2965953	EDA	efficient function mapping in nanoscale crossbar architecture	2011	-5.418182939403744	12.535378749239024	2965980
2968185	EDA	modeling transistor level masking of soft errors in combinational circuits	2015	-5.806621175154553	12.844407604927651	2968212
2968781	EDA	thermal aware cell-based full-chip electromigration reliability analysis	2005	-5.710821539089934	13.06532375736078	2968808
2969997	EDA	hot-carrier reliability assessment in cmos digital integrated circuits	1998	-5.99253849439025	13.049060030716634	2970024
2970166	EDA	fault modeling and simulation of power supply voltage transients in digital systems on a chip	2005	-5.986162424421102	12.506151080590714	2970193
2970931	EDA	context-sensitive static transistor-level ir analysis	2008	-5.4763437303844915	12.277299704812707	2970958
2971340	EDA	kth-aggressor fault (kaf)-based thru-silicon-via interconnect built-in self-test and diagnosis	2012	-5.524459044725892	12.374968982020615	2971367
2971538	Arch	defect characterization for scaling of qca devices [quantum dot cellular automata ]	2004	-5.562105393801644	12.909893755157784	2971565
2973619	EDA	multivoltage aware resistive open fault model	2014	-5.624633777911692	12.776862558440294	2973646
2973709	EDA	thermal aware timing budget for buffer insertion in early stage of physical design	2012	-6.177914512313673	13.078376971707385	2973736
2973939	EDA	measurement-based ring oscillator variation analysis	2010	-5.7152551209090925	13.09788675587325	2973966
2974099	EDA	i/sub ddq/ testing for deep-submicron ics: challenges and solutions	2002	-5.845878113123312	12.935259299421086	2974126
2974340	Mobile	layer redundancy based yield improvement for 3d wafer-to-wafer stacked memories	2011	-5.347533224845918	12.70207269163951	2974367
2975719	Arch	a concurrent checking scheme for single and multibit errors in logic circuits	1992	-6.240713309111812	12.461266058072619	2975746
2975735	EDA	statistical prediction of circuit aging under process variations	2008	-6.198485501176123	13.171260861739944	2975762
2976911	Embedded	online tsv health monitoring and built-in self-repair to overcome aging	2013	-5.311459660329271	12.988545948488648	2976938
2979861	EDA	robust passive hardware metering	2011	-5.77543573636477	13.151000039874175	2979888
2981653	EDA	an error correction method for binary and multiple-valued logic	2011	-5.974331311052056	12.422239483478224	2981680
2983146	EDA	simultaneous switching noise: the relation between bus layout and coding	2008	-6.096391586480008	12.406922079819667	2983173
2986048	DB	test scheduling for multi-clock domain socs under power constraint	2008	-5.422747784735962	12.467645685453233	2986075
2988337	SE	avoiding burnt probe tips: practical solutions for testing internally regulated power supplies	2014	-5.641290303287282	12.605659951569452	2988364
2990513	SE	small-delay defect detection in the presence of process variations	2007	-5.7012693079233845	12.665693589454696	2990540
2991314	EDA	accuracy of quasi-monte carlo technique in failure probability estimations	2016	-5.841745116254572	12.393248412902679	2991341
2991791	EDA	behavior and test of open-gate defects in finfet based cells	2016	-5.465505428499418	12.721018822039301	2991818
2995372	Arch	cnt-count failure characteristics of carbon nanotube fets under process variations	2011	-5.9776363951512215	13.177713291338428	2995399
3000821	EDA	on dealing with the charge trapped in floating- gate mos (fgmos) transistors	2007	-5.851665688536679	12.977186780701757	3000848
3002683	EDA	gpu acceleration for pca-based statistical static timing analysis	2015	-6.142826072527059	12.303245748637785	3002710
3004658	Arch	em-aware memory mapping algorithms for sram based fpga	2018	-5.711270727909517	12.756391849945604	3004685
3011672	EDA	characterizing substrate coupling in deep-submicron designs	2002	-5.4030439211755175	12.32688826423449	3011699
3012265	EDA	proximity optimization for adaptive circuit design	2016	-5.981595985410607	13.182027312668824	3012292
3012909	EDA	regression-based rtl power models for controllers	2000	-5.934115694205597	12.249829919306395	3012936
3020450	EDA	power grid analysis and verification considering temperature variations	2012	-6.144295903040726	13.037043572902384	3020477
3020515	EDA	soft error rate determination for nanoscale sequential logic	2010	-6.0581006799503925	12.707766439160993	3020542
3021604	EDA	optimal manufacturing flow to determine minumum operating voltage	2011	-6.04105610101753	12.9522413933215	3021631
3023087	Arch	design of an efficient power distribution network for the ultrasparc-i microprocessor	1995	-5.3988250089283225	12.616833863231616	3023114
3023721	EDA	logic-level fast current simulation for digital cmos circuits	2005	-5.977888930181759	12.354179335205426	3023748
3024028	EDA	parasitic parameters impacts investigation on soft error rate by a circuit level framework	2015	-5.836529576994313	13.007400329889409	3024055
3024297	EDA	variations, margins, and statistics	2008	-5.899848855390406	12.823025470049831	3024324
3025683	EDA	low-power and process variation tolerant memories in sub-90nm technologies	2006	-5.783453031947813	13.168221512746086	3025710
3026119	EDA	automatic generation of inexact digital circuits by gate-level pruning	2015	-6.188114113211094	12.847811152565914	3026146
3028081	EDA	leakage and leakage sensitivity computation for combinational circuits	2005	-6.206173278352453	12.611088042840931	3028108
3029021	EDA	probabilistic approach for yield analysis of dynamic logic circuits	2008	-6.174181523590867	12.803184363119554	3029048
3029596	Robotics	a comparative study of single-phase clocked latches using estimation criteria	1994	-5.746582386312468	12.341199519090129	3029623
3030134	EDA	power analysis techniques for soc with improved wiring models	2002	-5.985863457652233	12.523676398714626	3030161
3030156	EDA	analysis of coupling noise in dynamic circuit	2003	-6.159592051304039	12.883417564399256	3030183
3030200	EDA	an aging-aware transistor sizing tool regarding bti and hcd degradation modes	2015	-5.602513103627381	13.121163715413516	3030227
3031701	PL	optimal p/n width ratio selection for standard cell libraries	1999	-6.2233809264151105	13.004410629685664	3031728
3034356	EDA	power and delay analysis of 4:2 compressor cells	2005	-5.948111312372394	12.892642079061119	3034383
3035019	EDA	a statistical model-based cell-to-cell variability management of li-ion battery pack	2015	-6.215408473261465	12.70887112489303	3035046
3036732	EDA	simulation of power grid networks considering wires and lognormal leakage current variations	2003	-6.259751392776889	12.833366541412078	3036759
3039704	EDA	output waveform evaluation of basic pass transistor structure	2002	-5.809592851400239	12.64150606852648	3039731
3041475	EDA	on effective i/sub ddq/ testing of low voltage cmos circuits using leakage control techniques	2000	-5.644508243736692	12.674443022227551	3041502
3041934	EDA	noise-aware driver modeling for nanometer technology	2003	-6.089373914605749	12.6477568498825	3041961
3042326	EDA	clarinet: a noise analysis tool for deep submicron design	2000	-5.892496388972063	12.257744184195984	3042353
3042402	EDA	turtle logic: a new probabilistic design methodology of nanoscale digital circuits	2010	-5.876229962156239	13.058312755788407	3042429
3042535	EDA	estimation of fmax and isb in microprocessors	2005	-6.09888038147525	12.797606143050912	3042562
3045855	EDA	yield enhancement by bad-die recycling and stacking with though-silicon vias	2011	-5.539943350012279	12.645724125570572	3045882
3048416	EDA	hardening c-elements against metastability	2017	-5.769776451870627	12.341667442436796	3048443
3048423	EDA	testing of dynamic logic circuits based on charge sharing	2001	-5.950692876071073	12.31244974016699	3048450
3048564	EDA	a circuit for concurrent detection of soft and timing errors in digital cmos ics	2004	-5.501472220397026	12.640634566389547	3048591
3049465	EDA	variable frequency crosstalk noise analysis: a methodology to guarantee functionality from dc to f/sub max/	2002	-5.98383755982575	12.627165215043554	3049492
3051233	EDA	accurate and scalable reliability analysis of logic circuits	2007	-5.7813753228662845	12.445075768173597	3051260
3052500	EDA	set susceptibility estimation of clock tree networks from layout extraction	2012	-5.409500451094703	12.664307480632203	3052527
3054506	Theory	fault modeling and testing of gaas static random access memories	1991	-5.3300350436283495	12.280603232618859	3054533
3054617	EDA	creating an affordable 22nm node using design-lithography co-optimization	2009	-5.382741439069735	13.081980164421216	3054644
3055035	EDA	design of low power systems using inexact logic circuits	2010	-5.767498575926628	12.786182086493527	3055062
3059456	EDA	test pattern generation for multiple aggressor crosstalk effects considering gate leakage loading in presence of gate delays	2012	-5.971700184474437	12.584551323189414	3059483
3065559	EDA	path-ro: a novel on-chip critical path delay measurement under process variations	2008	-5.9894336526982865	12.559636068716127	3065586
3067937	EDA	a compact model to identify delay faults due to crosstalk	2006	-6.251578629982044	12.505125121807696	3067964
3074601	EDA	analytical noise-rejection model based on short channel mosfet	2008	-6.094924518652849	13.11444463515882	3074628
3074603	EDA	modeling soft errors at the device and logic levels for combinational circuits	2009	-5.929170787265856	12.693741885361323	3074630
3077059	EDA	limits of gate-level power estimation considering real delay effects and glitches	2014	-5.306869036490332	12.410854707077231	3077086
3077252	EDA	variation-tolerant, power-safe pattern generation	2007	-5.836156866010279	12.721779474315026	3077279
3077667	Embedded	rf robustness enhancement through statistical analysis of chip package co-design	2004	-6.2463574782003315	13.057963767045967	3077694
3077679	EDA	probability aware fault-injection approach for ser estimation	2018	-5.859792226029433	13.135541613451535	3077706
3080599	EDA	concurrent error detection in array dividers by alternating input data	1991	-6.115677067492973	12.257706737293748	3080626
3081198	EDA	cycle-true leakage current modeling for cmos gates	2001	-6.149759870343144	13.161850982757834	3081225
3085116	EDA	optimizing temperature guardbands	2017	-6.217749764673772	13.158887908326138	3085143
3086146	EDA	a methodology for yield-specific leakage estimation in memory	2014	-6.026287550370418	12.881622687802546	3086173
3086265	EDA	advancements on reliability-aware analog circuit design	2012	-5.905482196615129	12.713846817674087	3086292
3086765	EDA	a high-precision on-chip path delay measurement architecture	2012	-5.807149261031362	12.393843991824069	3086792
3088450	EDA	technology variability from a design perspective	2010	-6.106150089282043	13.143706547726252	3088477
3089920	EDA	physical design and testing of nano magnetic architectures	2014	-5.356075669407834	12.934103242649302	3089947
3090886	Arch	tsv power supply array electromigration lifetime analysis in 3d ics	2014	-6.032277941198669	13.089869853901405	3090913
3091736	EDA	simulating the effects of process variations on capacitive crosstalk	2006	-5.8969144933667765	12.838289980401395	3091763
3091994	Arch	nbti-aware statistical circuit delay assessment	2009	-6.030546668645798	12.9092521758002	3092021
3094371	EDA	new approach in gate-level glitch modelling	1996	-5.852798907497772	12.247090437658652	3094398
3095086	EDA	analyzing software influences on substrate noise: an adc perspective	2004	-5.663231594484237	12.995109772203419	3095113
3097432	EDA	impact of power supply voltage variations on fpga-based digital systems performance	2010	-5.826973921250508	12.690098369181928	3097459
3098531	EDA	design-time reliability enhancement using hotspot identification for rf circuits	2016	-5.5027172144872285	13.16233380836476	3098558
3098797	EDA	an energy-efficient 24t flip-flop consisting of standard cmos gates for ultra-low power digital vlsis	2015	-5.409678065021449	12.773171376137846	3098824
3098868	EDA	diagnosis of multiple-voltage design with bridge defect	2009	-5.619809072538271	12.390632795365159	3098895
3099423	EDA	design of clock distribution networks in presence of process variations	1998	-5.379757000132178	13.155844647993886	3099450
3100617	EDA	a cad methodology and tool for the characterization of wide on-chip buses	2004	-5.505460428749002	12.864098790823398	3100644
3100652	EDA	an efficient ser estimation method for combinational circuits	2011	-6.173955370192123	12.986487862947245	3100679
3101056	EDA	a hierarchal approach for power reduction in vlsi chips	1996	-5.68940686063636	12.682384722034929	3101083
3102392	EDA	redressing fork constraints in nanoscale quasi-delay-insensitive asynchronous pipelines	2017	-5.402238904671372	12.91124107178972	3102419
3103216	EDA	an infrastructure for accurate characterization of single-event transients in digital circuits☆	2013	-5.319564834622983	13.16768673878734	3103243
3104002	EDA	crosstalk aware static timing analysis: a two step approach	2000	-6.193303275024915	12.532704858172908	3104029
3104038	EDA	high quality testing of grid style power gating	2014	-5.780460046302783	12.430120800271304	3104065
3104053	EDA	on testability of multiple precharged domino logic	2000	-5.838880530680903	12.95109327075164	3104080
3106303	EDA	design trade-offs and power reduction techniques for high performance circuits and system	2006	-5.985181694341562	13.201101677481885	3106330
3106505	EDA	statistical analysis of random telegraph noise in digital circuits	2014	-6.1913840470149575	12.784278659256787	3106532
3107455	EDA	bridging fault test method with adaptive power management awareness	2008	-5.740563958775176	12.668274491950633	3107482
3107677	EDA	an efficient quantum-dot cellular automata adder	2011	-6.210120368731892	12.43040735135145	3107704
3107872	Arch	simulation-based analysis of ff behavior in presence of power supply noise	2017	-5.744116316315317	13.119414083142171	3107899
3111921	EDA	at tape-out: can system yield in terms of timing/energy specifications be predicted?	2007	-5.712409706734108	12.675549716698265	3111948
3113588	EDA	an easily testable and reconfigurable pipeline for symmetric block ciphers	2006	-5.317764307657521	12.4771996247919	3113615
3114218	EDA	clock skew reduction by self-compensating manufacturing variability with on-chip sensors	2010	-6.0662366182595004	12.980301080332177	3114245
3115378	EDA	improving fpga reliability with wear-levelling	2011	-5.491727232013131	12.707666925390226	3115405
3115960	EDA	transition density: a new measure of activity in digital circuits	1993	-5.952078031558968	12.464459486064086	3115987
3118664	EDA	on-die learning-based self-calibration of analog/rf ics	2016	-6.25476801504264	12.436695428770998	3118691
3119400	EDA	training-based forming process for rram yield improvement	2011	-5.5164534149069615	13.096900587629097	3119427
3120027	EDA	worst-case analysis to obtain stable read/write dc margin of high density 6t-sram-array with local vth variability	2005	-5.998951586725128	13.0863688727065	3120054
3122361	EDA	layout-aware high performance interconnects for network-on-chip design in deep nanometer technologies	2011	-6.018493610184858	13.114563269384954	3122388
3122792	EDA	clock distribution methodology for powerpctm microprocessors	1997	-5.453443662917189	12.863325614075949	3122819
3123820	EDA	variability modeling and variability-aware design in deep submicron integrated circuits	2005	-5.324521683178029	12.891968644724765	3123847
3125944	EDA	an overview of on-chip interconnect variation	2006	-5.4370707456455065	12.973665481933153	3125971
3129418	EDA	an enhanced double-tsv scheme for defect tolerance in 3d-ic	2013	-5.439033624720528	13.063699720138766	3129445
3131444	EDA	yield enhancement by repair circuits for ultra-fine pitch stacked-chip connections	2017	-5.4427696821310665	13.151109505516407	3131471
3131865	EDA	high level area and current estimation	2003	-6.067413640651674	13.088881873826306	3131892
3132818	Visualization	vlsi implementations of threshold logic-a comprehensive survey	2003	-5.425691540701701	13.095559800531342	3132845
3134084	EDA	process-variation and temperature aware soc test scheduling technique	2013	-5.642794855087173	13.134052048001282	3134111
3135245	Vision	clock skew optimization	1990	-6.093418738693801	12.956026624751306	3135272
3138361	SE	current testing procedure for deep submicron devices	2001	-5.569251581525671	12.451333838263118	3138388
3138403	EDA	finfet sram design	2010	-6.044898587528869	13.123517016573976	3138430
3141837	EDA	using transition fault test patterns for cost effective offline performance estimation	2017	-5.732282940483986	13.075537554412648	3141864
3142138	EDA	tsunami: a light-weight on-chip structure for measuring timing uncertainty induced by noise during functional and test operations	2012	-5.572060495742994	13.197237019711544	3142165
3143518	EDA	investigations of faulty dram behavior using electrical simulation versus an analytical approach	2005	-5.373987591300089	12.680153055310221	3143545
3145688	Visualization	an effective model of the overshooting effect for multiple-input gates in nanometer technologies	2014	-5.31087021002357	12.388140776202333	3145715
3148816	EDA	gate-level aged timing simulation methodology for hot-carrier reliability assurance	2000	-6.168367267371232	12.871903265655119	3148843
3152903	EDA	efficient reliability analysis of processor datapath using atomistic bti variability models	2015	-6.076027401246363	12.699651877872634	3152930
3153830	EDA	design as you see fit: system-level soft error analysis of sequential circuits	2009	-5.596753813644074	12.778697287065	3153857
3154343	EDA	o2aba: a novel high-performance predictable circuit architecture for the deep submicron era	2002	-5.587801731258083	13.176259186420081	3154370
3156021	Arch	device and circuit implications of double-patterning — a designer's perspective	2011	-5.867527663599825	13.068604097452535	3156048
3156373	EDA	reducing power dissipation, delay, and area in logic circuits by narrowing transistors	2003	-6.100201808922866	12.765507489896667	3156400
3156524	EDA	a unified detection scheme for crosstalk effects in interconnection bus	2009	-5.923072665271254	12.54237821241586	3156551
3157996	EDA	efficient techniques for noise characterization of sequential cells and macros	2006	-5.76604366429453	12.435490781522725	3158023
3158210	EDA	optical lithography simulation using wavelet transform	2009	-5.499290583174019	12.330636316601527	3158237
3162128	EDA	t-gate: concept of partial polarization in quantum dot cellular automata	2016	-6.123467264720955	12.712260221736518	3162155
3165924	EDA	on-chip power supply noise and its implications on timing	2010	-5.831627937239563	13.003325787023073	3165951
3167433	EDA	a methodology for the estimation of capacitive crosstalk-induced short-circuit energy	2007	-6.231201113739287	13.07321556473534	3167460
3170515	EDA	a unified approach in the analysis of latches and flip-flops for low-power systems	1998	-5.5211290478190245	12.847756210764516	3170542
3172211	Arch	new performance/power/area efficient, reliable full adder design	2009	-6.236829999875318	12.96760543859704	3172238
3172350	EDA	design and analysis of via-configurable routing fabrics for structured asics	2012	-5.5897260896579954	12.445297161749805	3172377
3174998	EDA	defect simulation methodology for iddt testing	2006	-5.552560652050508	12.327829920764904	3175025
3175571	Arch	effects of bit line coupling on the faulty behavior of drams	2004	-5.6067642925494505	12.62870234701115	3175598
3176629	EDA	asynchronous design by conversion: converting synchronous circuits into asynchronous ones	2004	-5.314869053481436	12.369076463983891	3176656
3177253	EDA	incorporating hot-carrier injection effects into timing analysis for large circuits	2014	-6.078099286244794	13.008457637091546	3177280
3179995	Arch	analysis of the fault injection mechanism related to negative and positive power supply glitches using an on-chip voltmeter	2014	-5.49982626896276	13.050295714730794	3180022
3184900	EDA	designing via-configurable logic blocks for regular fabric	2006	-6.1373680143636165	12.427258184389846	3184927
3185857	Arch	intra- and inter-chip voltage droop analysis using a power delivery grid model	2014	-6.15828133294429	12.931953434648015	3185884
3185953	EDA	statistical power supply dynamic noise prediction in hierarchical power grid and package networks	2008	-5.723896589303097	12.480397904671138	3185980
3186817	EDA	frequency detection-based boundary-scan testing of ac coupled nets	2001	-5.683969782397876	12.649939331599127	3186844
3188036	EDA	transistor-level based defect tolerance for reliable nanoelectronics	2008	-5.5132789953924055	12.626507349475592	3188063
3190521	EDA	techniques for improving timing convergence of advanced microprocessors	2000	-5.697774431714348	12.419359858992589	3190548
3194267	EDA	an activity-driven encoding scheme for power optimization in microprogrammed control unit	1999	-5.668477779198387	13.087709510016566	3194294
3194525	Arch	modeling and yield estimation of sram sub-system for different capacities subjected to parametric variations	2016	-6.118786602929482	13.001220572325025	3194552
3195560	EDA	factors that impact the critical charge of memory elements	2006	-6.185976502939025	13.189695762460588	3195587
3195591	EDA	validation of wire length distribution models on commercial designs	2003	-5.32439928455693	12.959799839251044	3195618
3195732	EDA	a 370-mhz memory built-in self-test state machine	1995	-5.457525696643994	12.571143513391386	3195759
3196545	EDA	post-fabrication clock-timing adjustment for digital lsis ensuring operational timing margins	2008	-6.122497405434916	12.79578132624379	3196572
3200002	EDA	layout-driven hot-carrier degradation minimization using logic restructuring techniques	2001	-5.426755208989217	12.788660336171858	3200029
3201052	EDA	a novel cascade control replica-bitline delay technique for reducing timing process-variation of sram sense amplifier	2015	-5.346277014245016	12.633474911139052	3201079
3201232	Arch	assessing intrinsic and extrinsic end-of-life risk using functional sram wafer level testing	2015	-5.737089658504459	13.095163140437286	3201259
3201822	EDA	ring oscillators for functional and delay test of latches and flip-flops	2011	-5.696192294662025	12.286544104213718	3201849
3204029	Robotics	analytical modeling of 3d stacked ic yield from wafer to wafer stacking with radial defect clustering	2014	-6.043649993551887	12.510909210248848	3204056
3204288	EDA	detectability challenges of bridge defects in finfet based logic cells	2018	-5.580061642946893	12.989478828563128	3204315
3206896	EDA	designing closer to the edge	2000	-5.833651637117335	13.12911403503654	3206923
3209883	Arch	nanofabric pla architecture with redundancy enhancement	2007	-5.605053585931763	12.943921923881474	3209910
3211258	Arch	tsv redundancy: architecture and design issues in 3-d ic	2012	-5.535660492826271	12.927156356332686	3211285
3212099	EDA	a low overhead on-chip path delay measurement circuit	2009	-5.820609783419597	12.434469225105861	3212126
3213351	EDA	ring oscillator clocks and margins	2016	-5.883055860530231	12.760783166822511	3213378
3215167	NLP	screening small-delay defects using inter-path correlation to reduce reliability risk	2015	-5.701567640341888	12.414251304160244	3215194
3215814	EDA	fast wat test structure for measuring vt variance based on latch-based comparators	2017	-6.059168692300246	13.107184952910194	3215841
3217468	EDA	crosstalk noise analysis at multiple frequencies	2005	-6.201633654878153	12.345582455823306	3217495
3217512	EDA	negative-skewed shadow registers for at-speed delay variation characterization	2007	-5.924673587451968	12.526174809964758	3217539
3219050	EDA	design for degradation: cad tools for managing transistor degradation mechanisms	2005	-5.417881789109926	12.85002039468958	3219077
3219314	EDA	cad techniques for power optimization in virtex-5 fpgas	2007	-5.398567243790018	12.98801227329235	3219341
3219583	EDA	combating nbti degradation via gate sizing	2007	-5.695559279695593	12.944334596486074	3219610
3223864	EDA	testing of tsv-induced small delay faults for 3-d integrated circuits	2014	-5.5371151094474556	12.311744771653716	3223891
3224819	EDA	a comprehensive methodology for noise characterization of asic cell libraries	2005	-5.425861291371271	12.622865627666314	3224846
3225746	EDA	a stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test	2007	-5.85688690950659	12.587070045661552	3225773
3226676	EDA	modeling single event crosstalk speedup in nanometer technologies	2015	-5.946431189259499	12.654195958063982	3226703
3228151	Arch	microarchitectural power modeling techniques for deep sub-micron microprocessors	2004	-5.318097494100228	12.981974924180756	3228178
3230458	EDA	adaptive reduction of the frequency search space for multi- $v_{\mathrm{ dd}}$ digital circuits using variation sensitive ring oscillators	2013	-5.680213584705911	12.297086164025998	3230485
3232874	EDA	identifying nbti-critical paths in nanoscale logic	2013	-5.8019557717340815	13.032044357889584	3232901
3233359	EDA	layout-aware pareto fronts of electronic circuits	2011	-5.416710596818229	12.815857474851866	3233386
3233764	EDA	is there always performance overhead for regular fabric?	2008	-5.723726706066303	12.607545025887143	3233791
3235596	EDA	a process and technology-tolerant iddq method for ic diagnosis	2001	-5.6072461775365126	12.5007323638018	3235623
3237107	EDA	power yield analysis under process and temperature variations	2012	-6.157087071284858	12.936820520291786	3237134
3239912	EDA	application-based, transistor-level full-chip power analysis for 700 mhz powerpctm microprocessor	2000	-6.0474346984392335	12.756371782487154	3239939
3244040	EDA	a study on cmos time uncertainty with technology scaling	2008	-6.132117599665005	12.922115390315179	3244067
3245281	Arch	a high-performance bus architecture for strongly coupled interconnects	2008	-6.082231659288057	13.078860478226073	3245308
3245858	EDA	a new march test for process-variation induced delay faults in srams	2013	-5.4396783285049315	12.678045281954244	3245885
3248900	EDA	an iddq sensor for concurrent timing error detection	1997	-5.343547870274698	13.056508176965217	3248927
3249233	EDA	statistical estimation of leakage-induced power grid voltage drop considering within-die process variations	2003	-6.23783911969557	12.930568990965467	3249260
3252227	Visualization	high-performance robust latches	2010	-6.01031331006977	12.948947498142287	3252254
3254106	EDA	within-die delay variation measurement and power transient analysis using rebel	2015	-5.960790322967383	12.770339538756714	3254133
3255273	EDA	timing analysis in presence of supply voltage and temperature variations	2006	-6.024700529993362	12.755235327830034	3255300
3256009	EDA	soft error hardened latch scheme for enhanced scan based delay fault testing	2007	-5.8156472474760665	13.036993658932786	3256036
3258890	EDA	within-die delay variability in 90nm fpgas and beyond	2006	-6.002153507067907	12.792623988853506	3258917
3259600	EDA	keynote talk: 3d core-based soc testing for low power and tsv count minimization	2018	-5.558656792549701	12.277472900979927	3259627
3259803	EDA	tsv redundancy: architecture and design issues in 3d ic	2010	-5.457367456706203	12.897549258660069	3259830
3260147	EDA	static compaction of delay tests considering power supply noise	2005	-5.854772027298387	12.487588814821315	3260174
3264714	EDA	system-level power estimation methodology using cycle- and bit-accurate tlm	2011	-5.326309425486153	12.832377121944873	3264741
3266628	EDA	illiads-t: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of cmos vlsi chips	1998	-5.767132291047625	12.463377723897429	3266655
3268121	EDA	thermal-electrical co-optimisation of floorplanning of three-dimensional integrated circuits under manufacturing and physical design constraints	2011	-6.070120677256267	13.112435933576615	3268148
3268531	SE	extending the viability of iddq testing in the deep submicron era	2002	-5.33037116279046	12.944109431672258	3268558
3268986	EDA	dummy tsv based bit-line optimization in 3d on-chip memory	2016	-6.249256381799683	13.07064250544761	3269013
3269779	Embedded	a test screening method for 28 nm hk/mg single-port and dual-port srams considering with dynamic stability and read/write disturb issues	2012	-5.781832646139042	13.045520051617418	3269806
3271868	EDA	diagnosis of interconnect full open defects in the presence of gate leakage currents	2013	-5.6408932162002206	12.492975309148509	3271895
3276501	EDA	fast physics-based electromigration checking for on-die power grids	2016	-6.1900445228086305	12.631003055428375	3276528
3278074	EDA	test generation for clock-domain crossing faults in integrated circuits	2012	-5.336629617448825	12.440923180374643	3278101
3278338	EDA	statistical analysis of crosstalk-induced errors for on-chip interconnects	2011	-6.100819495893751	13.117170620597744	3278365
3279085	EDA	a wide-range clock signal generation scheme for speed grading of a logic core	2016	-5.298489609421536	12.998991903101206	3279112
3281111	EDA	a transistor-level stochastic approach for evaluating the reliability of digital nanometric cmos circuits	2011	-5.914171198355018	12.85085181792536	3281138
3283512	EDA	stochastic degradation modeling and simulation for analog integrated circuits in nanometer cmos	2013	-5.941583178615441	13.175111070807946	3283539
3290804	EDA	gate-level exception handling design for noise reduction in high-speed vlsi circuits	2007	-5.347261096727081	12.91743854326122	3290831
3291826	HPC	t-vema: a temperature- and variation-aware electromigration power grid analysis tool	2015	-6.0159529994620495	12.864495937681687	3291853
3293263	EDA	repomo32 - new reconfigurable polymorphic integrated circuit for adaptive hardware	2009	-6.1947586266327	13.036072039097665	3293290
3294226	EDA	early estimation of wire length for dedicated test access mechanisms in networks-on-chip based socs	2011	-5.459955999562851	12.388682957410664	3294253
3294343	EDA	power supply design parameters prediction for high performance ic design flows	2000	-5.8007199582217055	12.89205375502575	3294370
3294382	EDA	an sram based testing methodology for yield analysis of semiconductor ics	2013	-5.406875575812203	12.264172505252823	3294409
3298359	EDA	preferred fill: a scalable method to reduce capture power for scan based designs	2006	-5.5729178877251995	12.57146790996771	3298386
3300961	Arch	radiation-tolerant combinational gates - an implementation based comparison	2012	-5.669163875710011	12.370741186680856	3300988
3301312	EDA	built-in test and diagnosis for tsvs with different placement topologies and crosstalk impact ranges	2017	-5.492862629248681	12.27301645383067	3301339
3305192	Arch	api tests for ram chips	1977	-5.342635812737148	12.30056707444042	3305219
3306995	EDA	performance- and energy-aware optimization of beol interconnect stack geometry in advanced technology nodes	2017	-6.119989573058549	13.186970697804812	3307022
3308408	EDA	lens aberration aware timing-driven placement	2006	-6.1699638542223285	12.871152903702654	3308435
3309258	EDA	semi-custom ncl design with commercial eda frameworks: is it possible?	2014	-5.79738591899264	13.1672933860701	3309285
3309361	EDA	a metallic cnt tolerant design methodology for carbon nanotube-based programmable gate arrays	2016	-5.696849681466307	13.038502063471574	3309388
3310451	EDA	lithography analysis of via-configurable transistor-array fabrics	2012	-5.701017263046988	12.722768984076035	3310478
3311471	EDA	fast timing analysis of clock networks considering environmental uncertainty	2012	-6.1493573162427	12.774729928671146	3311498
3311909	Logic	performance-optimized design for parametric reliability	2008	-5.468221970373858	12.875894767582706	3311936
3314571	EDA	implementation of self-checking two-level combinational logic on fpga and cpld circuits	2004	-5.344124013327785	12.400246605469668	3314598
3316424	Visualization	fast transistor threshold voltage measurement method for high-speed, high-accuracy advanced process characterization	2014	-5.905123083478933	12.754652315983627	3316451
3319077	EDA	influence of resistive bridging fault on crosstalk coupling effects in on-chip aggressor-victim interconnects	2006	-5.688112123857504	12.343771936957948	3319104
3321179	EDA	self-latching operation of mobile circuits using series-connection of rtds and transistors	2006	-5.348743621270954	12.807403361845415	3321206
3323177	EDA	an efficient optimization based method to evaluate the drv of sram cells	2013	-6.262038530907621	13.192182713689766	3323204
3325552	EDA	automatic characterization and modeling of power consumption in static rams	1998	-5.5525698915333	12.495942390826073	3325579
3325860	EDA	switch level hot-carrier reliability enhancement of vlsi circuits	1995	-6.030220344244626	12.825809329082668	3325887
3327215	EDA	toward pdn resource estimation: a law of general power density	2011	-6.067512159588174	12.8492253346166	3327242
3330171	EDA	computing at the ultimate low-energy limits	2010	-5.820251974155814	12.726242774368119	3330198
3334961	Vision	a temperature-aware time-dependent dielectric breakdown analysis framework	2010	-5.923661805348656	13.138384968602107	3334988
3341932	EDA	maximum circuit activity estimation using pseudo-boolean satisfiability	2007	-6.197723521451553	12.506446906345207	3341959
3342737	EDA	power-supply noise reduction with design for manufacturability	2005	-5.518038253759049	12.50062238542722	3342764
3343858	EDA	a genetic algorithm based remaining lifetime prediction for a vliw processor employing path delay and iddx testing	2016	-5.623667335026928	12.804961598273986	3343885
3347694	EDA	topology aware mapping of logic functions onto nanowire-based crossbar architectures	2006	-6.110290314335747	12.59098961710987	3347721
3348533	EDA	asynchronous logic for high variability nano-cmos	2009	-5.313492423884268	12.993859146458226	3348560
3350358	EDA	reliability-aware design method for cmos circuits	2016	-5.717694750482585	13.05858975595709	3350385
3352438	EDA	detecting i/sub ddq/ defective cmos circuits by depowering	1995	-5.528211164425113	12.398557123649006	3352465
3352508	EDA	reliability computer-aided design tool for full-chip electromigration analysis and comparison with different interconnect metallizations	2007	-5.994581090722448	12.571084984294155	3352535
3353824	EDA	a tool for transient fault analysis in combinational circuits	2015	-5.538910264482441	12.448898807290346	3353851
3357462	EDA	predicting interconnect requirements in ultra-large-scale integrated control logic circuitry	2005	-5.6773683398389005	12.80894051129138	3357489
3359111	EDA	a layout-based approach for multiple event transient analysis	2013	-6.047862044858202	12.8963535780991	3359138
3359803	EDA	influence of bit line twisting on the faulty behavior of drams	2004	-5.551513933449124	12.500880152141669	3359830
3360129	EDA	transient current and delay analysis for resistive-open defects in future 16 nm cmos circuits	2010	-5.7372140399459655	12.35005838814634	3360156
3360183	EDA	layout-aware pattern generation for maximizing supply noise effects on critical paths	2009	-5.822879441667133	12.504061336657026	3360210
3361537	EDA	time-borrowing circuit designs and hardware prototyping for timing error resilience	2014	-5.4211583838232125	13.05711670701839	3361564
3364025	Arch	a novel architecture for quantum-dot cellular rom	2010	-5.63118489308612	13.07104835881377	3364052
3367626	EDA	floating body effects model for fault simulation of fully depleted cmos/soi circuits	2003	-5.776789548342457	12.307080161310965	3367653
3369176	Embedded	implementing defect tolerance in 3d-ics by exploiting degrees of freedom in assembly	2012	-5.415501627893094	12.616550967767978	3369203
3370857	EDA	design-process integration for performance-based opc framework	2008	-5.894105353651884	12.563208385787306	3370884
3371821	Logic	a view from the bottom: nanometer technology ac parametric failures -- why, where, and how to detect	2003	-5.510940969939539	12.638145890633107	3371848
3372473	EDA	metrics and design considerations on the energy-delay tradeoff of digital circuits	2009	-5.880738871261912	12.86117486462678	3372500
3374145	EDA	chip substrate resistance modeling technique for integrated circuit design	1984	-5.442580548779586	12.790239284765773	3374172
3375502	EDA	leveraging sensitivity analysis for fast, accurate estimation of sram dynamic write vmin	2013	-6.086002729538945	12.664966074106973	3375529
3376612	Arch	run-time programming of analog circuits using floating-gate transistors	2007	-5.9136759642184415	13.099302307703132	3376639
3376869	Crypto	review of capacitive threshold gate implementations	2003	-6.112379850411219	12.880160296800305	3376896
3378703	Embedded	increasing the sense margin of 1t-1c ferroelectric random-access memories	2007	-5.448304389465339	12.954013157823525	3378730
3381615	EDA	wiring requirement and three-dimensional integration technology for field programmable gate arrays	2003	-6.151180983974331	12.67278835209726	3381642
3382215	EDA	parametric dfm solution for analog circuits: electrical-driven hotspot detection, analysis, and correction flow	2013	-5.524773161958543	12.986276499694329	3382242
3383118	Arch	refined metastability characterization using a time-to-digital converter	2018	-5.926243239978407	12.268509764452705	3383145
3383754	EDA	an approach for pre-silicon power modeling	2007	-6.056977376498866	12.802091972769727	3383781
3385637	EDA	a hybrid power modeling approach to enhance high-level power models	2016	-5.90556852520812	12.80614092414107	3385664
3387553	EDA	qca-based majority gate design under radius of effect-induced faults	2005	-5.952522449521532	12.454306551956368	3387580
3387604	EDA	single event transients in dynamic logic	2006	-6.039093059717438	12.780040635539324	3387631
3390742	DB	on the necessity of combining coding with spacing and shielding for improving performance and power in very deep sub-micron interconnects	2007	-5.381483053291526	12.493191749863614	3390769
3392460	EDA	forter: a forward error correction scheme for timing error resilience	2013	-5.296974038470679	13.140460284016314	3392487
3392738	EDA	a genetic bus encoding technique for power optimization of embedded systems	2003	-5.73749430454582	12.795740244288595	3392765
3394061	EDA	process and environmental variation impacts on asic timing	2004	-5.887218419916178	12.744624609104605	3394088
3395773	EDA	transistor-level sizing and timing verification of domino circuits in the power pc microprocessor	1997	-5.480274016407063	12.371155390486898	3395800
3397053	EDA	the impedance fault model and design for robust impedance fault testability	1991	-5.909973757849832	12.490601089839135	3397080
3398641	Arch	innovative practices session 9c: implications of power delivery network for validation and testing	2010	-5.306740335576092	12.559160588501712	3398668
3401614	EDA	statistical static timing analysis: how simple can we get?	2005	-6.02982316672189	12.425469499060116	3401641
3403718	EDA	power dissipation impact of the technology mapping synthesis on look-up table architectures	2005	-6.012448958150902	12.484063016705505	3403745
3403895	EDA	soft-well digital circuit design	2007	-5.7620581143941125	13.081612313216553	3403922
3404166	EDA	keep-out-zone analysis for three-dimensional ics	2014	-6.022939119813437	13.006489914092569	3404193
3406263	EDA	an analog perspective on device reliability in 32nm high-κ metal gate technology	2011	-5.798839969789759	13.100617239471672	3406290
3406373	Arch	cmos control enabled single-type fet nasic	2008	-5.586870853131324	13.14512687804738	3406400
3406419	EDA	modeling process variability in scaled cmos technology	2010	-5.525361652898465	12.621641491183693	3406446
3407709	EDA	performance-based optical proximity correction methodology	2010	-6.185094491023665	12.965677800681393	3407736
3409902	EDA	on modeling cross-talk faults	2003	-5.630280848818588	12.591572264153434	3409929
3411565	EDA	generation and propagation of single event transients in cmos circuits	2006	-5.8163849766717926	12.42561929231859	3411592
3412484	EDA	innovative practices session 1c: existing/emerging low power techniques	2014	-6.161198964195815	12.91746310835966	3412511
3413565	Embedded	laser fault injection into sram cells: picosecond versus nanosecond pulses	2015	-5.463670586609214	12.601543122313016	3413592
3416560	EDA	interfacing synchronous and asynchronous modules within a high-speed pipeline	1997	-5.781142800303339	12.906860511468285	3416587
3417307	EDA	analysis and test of electromigration failures in fpgas	2010	-5.421962888277224	12.276876348355046	3417334
3422737	EDA	minimizing power supply noise through harmonic mappings in networks-on-chip	2012	-6.094976085941721	12.965805333454783	3422764
3423059	HCI	set-par: place and route tools for the mitigation of single event transients on flash-based fpgas	2015	-5.465643087618421	12.426594220540409	3423086
3423408	EDA	an efficient design of single event transients tolerance for logic circuits	2008	-5.7714096009013	13.023040813374513	3423435
3423867	EDA	package-silicon co-design-experiment with an soc design	2004	-5.431739210891876	12.774589601435551	3423894
3425365	EDA	silicon speedpath measurement and feedback into eda flows	2007	-5.773204498277291	12.758403657305172	3425392
3425826	EDA	a 28 nm dual-port sram macro with screening circuitry against write-read disturb failure issues	2010	-5.946727720115034	13.082837482868314	3425853
3426719	EDA	stochastic lut-based reliability-aware design method for operation point dependent cmos circuits	2016	-6.159046712594651	12.699896470195473	3426746
3427383	EDA	a yield model for integrated circuits and its application to statistical timing analysis	2007	-6.259824760599598	12.392931225280854	3427410
3430366	EDA	microarchitectural-level statistical timing models for near-threshold circuit design	2015	-5.591186206187848	13.145650843132074	3430393
3430731	EDA	a scalable quantitative measure of ir-drop effects for scan pattern generation	2010	-5.854009759521508	12.608566126623792	3430758
3431665	EDA	equi-noise: a statistical model that combines embedded memory failures and channel noise	2014	-5.5523519492775035	13.079382658508711	3431692
3432192	EDA	wafer topography-aware optical proximity correction	2006	-6.202035093298798	12.575426193151733	3432219
3432265	EDA	robust circuit design: challenges and solutions	2009	-5.40029059303285	13.060045616019922	3432292
3435030	EDA	computing the detection of small delay defects caused by resistive opens of nanometer ics	2010	-5.6324857313728725	12.384807918258126	3435057
3436423	EDA	case study and efficient modelling for variational chemical-mechanical planarisation	2008	-6.07770560505548	12.840072187454385	3436450
3439442	EDA	concurrent error detection in self-timed vlsi	1994	-5.830793910176125	12.611418061832662	3439469
3448504	EDA	static timing analysis of irreversible crosstalk noise pulse faults	2004	-5.435231988983699	12.245360101854637	3448531
3448624	EDA	effective selection of favorable gates in bti-critical paths to enhance circuit reliability	2015	-6.033673070853161	12.982191127085766	3448651
3452663	EDA	characterization and design of logic circuits in the presence of carbon nanotube density variations	2011	-6.02273969885634	13.16434295701526	3452690
3453862	EDA	total sensitivity based dfm optimization of standard library cells	2010	-6.187174672580451	13.094773241147394	3453889
3455035	Metrics	fast stochastic analysis of electromigration in power distribution networks	2017	-6.056974285040259	13.02138347509191	3455062
3458400	EDA	power distribution failure analysis using transition-delay fault patterns	2008	-5.370443121699818	12.308228091913113	3458427
3459019	EDA	vddmin test optimization for overscreening minimization through adaptive scan chain masking	2010	-5.6939791094649514	12.591594778928995	3459046
3460124	EDA	test architecture design and optimization for three-dimensional socs	2009	-6.197788230699941	12.261996454407086	3460151
3461785	EDA	computer-aided redesign of vlsi circuits for hot-carrier reliability	1993	-5.502082355598116	12.570470855701522	3461812
3464182	EDA	design guide and process quality improvement for treatment of device variations in an lsi chip	2004	-6.101774796164429	13.057579677527867	3464209
3466144	EDA	a model parameter extraction methodology including time-dependent variability for circuit reliability simulation	2018	-5.704710644714566	12.5203789530026	3466171
3467758	EDA	why to use dual-vt, if single-vt serves the purpose better under process parameter variations?	2008	-6.074393259260166	12.751345559245415	3467785
3469445	EDA	through silicon via-based grid for thermal control in 3d chips	2009	-6.137395533625554	13.102602036374956	3469472
3471390	HCI	on testing prebond dies with incomplete clock networks in a 3d ic using dlls	2012	-5.513229398282063	12.595791852896873	3471417
3472387	EDA	managing contamination delay to improve timing speculation architectures	2016	-6.117365233004955	12.744037055104158	3472414
3474025	EDA	all-digital circuits for measurement of spatial variation in digital circuits	2010	-6.2176591060111726	13.03500382529559	3474052
3476475	EDA	area and timing estimation for lookup table based fpgas	1996	-5.722946667913343	12.567607467111893	3476502
3477617	EDA	modeling the effect of process, power-supply voltage and temperature variations on the timing response of nanometer digital circuits	2012	-5.964137473380414	12.986101550668126	3477644
3488996	EDA	power grid redundant path contribution in system on chip (soc) robustness against electromigration	2014	-5.993277524474157	12.935243971752644	3489023
3490935	EDA	an evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture	2017	-5.891842653717263	12.673232858126134	3490962
3491101	EDA	testing techniques for resistive-open defects in future cmos technologies	2010	-5.582451877402109	12.838687280393057	3491128
3493061	EDA	interconnect modeling for copper/low-k technologies	2004	-6.030631249204802	12.843833721795434	3493088
3495278	EDA	statistical critical path analysis considering correlations	2005	-5.79543971066296	12.430410671898427	3495305
3495736	EDA	interconnect-based system-level energy and power prediction to guide architecture exploration	2004	-5.451835479360738	12.780658463520771	3495763
3496245	EDA	new ecc for crosstalk impact minimization	2005	-5.483330649568945	12.931795068893495	3496272
3498070	EDA	managing test coverage uncertainty due to thermal noise in nano-cmos: a case-study on an sram array	2013	-5.843011039715775	13.188309824435331	3498097
3499103	EDA	fault coverage analysis for physically-based cmos bridging faults at different power supply voltages	1996	-6.084385608789858	12.840981741621256	3499130
3499180	EDA	system level power estimation of system-on-chip interconnects in consideration of transition activity and crosstalk	2010	-5.56643949508883	12.987713549347884	3499207
3501661	EDA	aging analysis of circuit timing considering nbti and hci	2009	-5.8067449626052055	13.02755707967534	3501688
3501820	EDA	on the defect tolerance of nano-scale two-dimensional crossbars	2004	-5.381544582988403	12.756534033528462	3501847
3503413	EDA	impact of clock-gating on power distribution network using wavelet analysis	2013	-6.130077408595638	12.377560599874382	3503440
3503608	EDA	comparison of high-performance vlsi adders in the energy-delay space	2005	-5.776562504361014	12.415159023403133	3503635
3504453	EDA	hotspot : visualizing dynamic power consumption in rtl designs	2008	-5.437345540543281	12.724741427096223	3504480
3505390	EDA	modeling and testing crosstalk faults in inter-core interconnects that include tri-state and bi-directional nets	2004	-5.366472843774416	12.393556485469196	3505417
3506680	EDA	tutorial t6: robust design of nanoscale circuits in the presence of process variations	2007	-5.866452834840852	13.14727421931689	3506707
3507195	EDA	a layout sensitivity model for estimating electromigration-vulnerable narrow interconnects	2009	-5.582552201936688	12.337309713991349	3507222
3507593	EDA	power pin testing: making the test coverage complete	2000	-5.374564027980176	12.319565370611391	3507620
3508805	EDA	a physically oriented model to quantify the noise-on-delay effect	2004	-5.746676865816536	12.423267772522605	3508832
3508813	EDA	interconnect scaling implications for cad	1999	-5.901585511134456	12.284923706374896	3508840
3509785	EDA	reliability aware yield improvement technique for nanotechnology based circuits	2009	-5.342549838305914	12.786768143736445	3509812
3511077	EDA	a fault tolerance technique for combinational circuits based on selective-transistor redundancy	2017	-5.368453820938	12.95790245441074	3511104
3512536	EDA	a waveform independent gate model for accurate timing analysis	2005	-6.127329921272974	12.415266485755376	3512563
3514298	EDA	scalable dynamic technique for accurately predicting power-supply noise and path delay	2013	-5.911632054783901	12.279474211074078	3514325
3515035	EDA	a tsv repair scheme using enhanced test access architecture for 3-d ics	2013	-5.581700322049273	12.260674350740617	3515062
3516079	EDA	error prediction based on concurrent self-test and reduced slack time	2011	-5.297532286953267	12.962416856517894	3516106
3516722	EDA	automated critical device identification for configurable analogue transistors	2012	-5.831482683449871	12.335139155091099	3516749
3517356	EDA	accurate and effective algorithm for estimating the reliability of digital combinational circuits	2013	-5.690263909708128	12.665264875944517	3517383
3517662	EDA	reliable sizing of power networks in vlsi circuits	1992	-5.514221267964237	12.387779389820066	3517689
3518298	EDA	reduction of coupling effects by optimizing the 3-d configuration of the routing grid	2003	-6.1864266189444495	12.999587758985546	3518325
3521193	EDA	quick supply current waveform estimation at gate level using existed cell library information	2008	-5.625074412010221	12.493112588968039	3521220
3521862	EDA	on the energy complexity of algorithms realized in cmos	1996	-5.321839968003814	12.632831642130654	3521889
3522523	EDA	advanced timing analysis based on post-opc extraction of critical dimensions	2005	-5.987607371893143	12.737349977932082	3522550
3522921	EDA	optimal synthesis of qca logic circuit eliminating wire-crossings	2017	-6.102612103124673	12.344058496484045	3522948
3523925	EDA	linking statistical learning to diagnosis	2008	-5.5418318096142976	12.434495084379174	3523952
3524602	EDA	delay fault detection problems in circuits featuring a low combinational depth	2007	-5.517713070678994	12.262479197625785	3524629
3524680	EDA	setbist: an soft-error tolerant built-in self-test scheme for random access memories	2011	-5.4046512577942005	13.061791097888765	3524707
3524844	EDA	glitch-aware pattern generation and optimization framework for power-safe scan test	2007	-5.72156295623825	12.356110866160627	3524871
3525446	EDA	state-aware single event analysis for sequential logic	2013	-5.452859104487961	12.873336317641199	3525473
3526330	EDA	analog behavioral modeling for age-dependent degradation of complex analog circuits	2014	-5.95737164157728	12.828190139148314	3526357
3526888	EDA	a statistical model of cell-to-cell variation in li-ion batteries for system-level design	2013	-6.241337769600409	12.655987241281338	3526915
3528608	Vision	cost reduction in the ccd realization of mvmt function	1990	-5.491557983957722	12.41743883608722	3528635
3532084	Arch	eval: utilizing processors with variation-induced timing errors	2008	-5.8130839235264515	12.994589169039473	3532111
3532875	EDA	power conscious test synthesis and scheduling for bist rtl data paths	2000	-6.240202430090402	12.62109686237617	3532902
3533329	EDA	statistical gate sizing for timing yield optimization	2005	-6.249297564095051	12.464754438714811	3533356
3534919	EDA	dynamic ir drop estimation at gate level with standard library information	2010	-5.652991061838537	12.32787524265348	3534946
3535619	EDA	challenges in power-ground integrity	2001	-5.32314966976113	12.823812150012396	3535646
3536020	EDA	characterization and design for variability and reliability	2008	-5.339321597223034	12.368073378952648	3536047
3536294	Embedded	muccra4-bb: a fine-grained body biasing capable drp	2016	-6.148634455205923	12.427120460886679	3536321
3537885	EDA	iddq testing method using a scan pattern for production testing	2005	-5.616611762654177	12.640217561694092	3537912
3538242	EDA	monitoring of aging in integrated circuits by identifying possible critical paths	2014	-5.438016504991095	12.693919954202121	3538269
3539817	EDA	defect detection differences between launch-off-shift and launch-off-capture in sense-amplifier-based flip-flop testing	2009	-5.463405704842237	12.395270570849238	3539844
3540517	EDA	dynamic voltage (ir) drop analysis and design closure: issues and challenges	2010	-5.7824089129212775	12.486885550616556	3540544
3540842	EDA	on nbti degradation process in digital logic circuits	2007	-5.358841870613694	13.060433343968393	3540869
3541676	EDA	architectural assessment of design techniques to improve speed and robustness in embedded microprocessors	2009	-5.979597979166496	13.111934346523693	3541703
3541710	EDA	performing stateful logic on memristor memory	2013	-5.471211944103152	12.942188121411354	3541737
3542515	EDA	modelling and compensating for clock skew variability in fpgas	2008	-5.817945080519623	13.198956152207446	3542542
3542781	EDA	"""""""timing closure by design, """" a high frequency microprocessor design methodology"""	2000	-5.363025139617976	12.62009093572573	3542808
3543843	EDA	a spatially-adaptive bus interface for low-switching communication (poster session)	2000	-6.039571296045607	12.968169781785784	3543870
3544985	EDA	statistical soft error rate (sser) analysis for scaled cmos designs	2012	-6.100753577995008	12.751724832963333	3545012
3546246	EDA	session ep1: power management and optimization challenges for sub 90nm cmos designs- what is the real cost of long battery life?	2006	-5.40611245155527	13.06363102136657	3546273
3546316	EDA	rf-interconnect resource assignment and placement algorithms in application specific ics to improve performance and reduce routing congestion	2012	-5.946951186112628	13.182969824315775	3546343
3547817	EDA	effective capacitance macro-modelling for architectural-level power estimation	1998	-6.190868396542799	12.316267133717954	3547844
3550805	EDA	tsv aware timing analysis and diagnosis in paths with multiple tsvs	2014	-5.706687209919465	12.262905405138538	3550832
3551898	EDA	the heisenberg uncertainty of test	2002	-5.505423826146934	12.482496967740724	3551925
3552259	EDA	a new design-for-test technique for sram core-cell stability faults	2009	-5.298026102329213	12.832756345306699	3552286
3554836	EDA	temperature-driven power and timing analysis for cmos ulsi circuits	1999	-6.1337309751722	13.048558804532735	3554863
3554893	EDA	design and characterization of a new fault-tolerant full-adder for quantum-dot cellular automata	2015	-5.460458137997176	12.888967086236304	3554920
3554921	Arch	exploiting inactive rename slots for detecting soft errors	2010	-5.766848827363742	12.637465883858724	3554948
3556146	Robotics	design of a logically reversible half adder using 2d 2-dot 1-electron qca	2015	-5.998840476344802	12.994754075088395	3556173
3556183	EDA	seu-tolerant qdi circuits	2005	-5.430623732670701	12.418175605892696	3556210
3557038	EDA	mrf reinforcer: a probabilistic element for space redundancy in nanoscale circuits	2006	-5.607436146802389	13.041365759830553	3557065
3562441	EDA	understanding the effect of intradie random process variations in nanometer domino logic	2008	-6.251196553545205	13.088741844747693	3562468
3562455	EDA	transition delay fault testing of 3d ics with ir-drop study	2012	-5.697209141621783	12.487002391497088	3562482
3563352	EDA	faulty tsvs identification and recovery in 3d stacked ics during pre-bond testing	2013	-5.57740912343339	12.303528813557707	3563379
3566457	EDA	mid-bond interposer wire test	2013	-5.3755587425351345	12.458137165064702	3566484
3566948	EDA	logic synthesis and defect tolerance for memristive crossbar arrays	2018	-5.460247777253964	12.881917649928221	3566975
3572420	EDA	testing interconnects for noise and skew in gigahertz socs	2001	-5.727965564744253	12.865949622817686	3572447
3574763	EDA	simulation-based analysis of seu effects in sram-based fpgas	2002	-5.393805504682777	12.578741986487849	3574790
3575568	EDA	test cost reduction for performance yield recovery by classification of multiple-clock test data	2012	-6.048860243939289	12.60630054348361	3575595
3575601	EDA	general timing-aware built-in self-repair for die-to-die interconnects	2015	-5.315809614149633	12.349608781087241	3575628
3577015	EDA	low power combinational circuit synthesis targeting multiplexer based fpgas	2004	-5.393502219861977	12.310609303563604	3577042
3577903	EDA	automatic ecl lsi design	1977	-5.5236916197781865	12.572079404688678	3577930
3578462	Arch	power noise in 14, 10, and 7 nm finfet cmos technologies	2016	-5.497705254870744	13.140992005205344	3578489
3578960	EDA	back-end-of-line defect analysis for rnv8t nonvolatile sram	2013	-5.3478919331086985	12.418633448431635	3578987
3580638	EDA	redressing timing issues for speed-independent circuits in deep submicron age	2011	-5.5217208500018655	12.685420265919536	3580665
3581695	EDA	sizing consideration for leakage control transistor	2004	-6.201310471453352	12.890907412450824	3581722
3583585	EDA	testing domino circuits in soi technology	2000	-5.432484193349626	12.885430980541694	3583612
3586262	EDA	model-based initial bias (mib): toward a single-iteration optical proximity correction	2016	-5.4917537883894205	12.592892475410792	3586289
3587957	EDA	spice-inspired fast gate-level computation of nbti-induced delays in nanoscale logic	2015	-6.125411430217392	12.776894348785415	3587984
3588376	EDA	soft failures in integrated circuits as a matter of esd events	2018	-5.643099220534261	12.751814059689247	3588403
3590908	Arch	hardware implementation of the double-tree scan architecture	2010	-5.977965588918093	12.406010758386886	3590935
3593754	EDA	error correction via restorative feedback in m-ary logic circuits	2014	-6.147349657490857	12.49453416813403	3593781
3596837	EDA	extreme wafer thinning optimization for via-last applications	2016	-5.535359043655348	12.877409802183786	3596864
3597755	EDA	an efficient technique to select logic nodes for single event transient pulse-width reduction	2013	-5.719856875449088	12.630227599014823	3597782
3600212	EDA	a robust c-element design with enhanced metastability performance	2017	-5.7750066175719805	12.537879138640768	3600239
3603290	EDA	area efficient circuit tuning with floating-gate techniques	1999	-5.699805305844809	12.682581108042262	3603317
3609009	EDA	reducing the leakage and timing variability of 2d iccs using 3d ics	2009	-5.839193003815442	12.313217714517313	3609036
3609601	Visualization	cutting metastability using aperture transformation	2004	-5.4142722753001165	12.301154215494632	3609628
3610589	Arch	experimental evaluation of dynamic power supply noise and logical failures in microprocessor operations	2009	-5.50359065993827	12.522795102142007	3610616
3614371	EDA	ohmic weave: memristor-based threshold gate networks	2015	-5.320312481147462	13.143928993369766	3614398
3615660	EDA	repeater scaling and its impact on cad	2004	-5.350879386302825	12.500574860190987	3615687
3616208	Arch	on the effects of intra-gate resistive open defects in gates at nanoscaled cmos	2011	-5.906888083612009	12.845732678383966	3616235
3618786	EDA	crosstalk modeling to predict channel delay in network-on-chips	2010	-5.8440220109150935	12.793678391614215	3618813
3619053	EDA	strategies for improving the parametric yield and profits of 3d ics	2007	-5.893236585023392	12.937572103197592	3619080
3619900	EDA	programmable techniques for cell stability test and debug in embedded srams	2005	-5.444431745087712	12.751743806896133	3619927
3620844	EDA	robust adders based on quantum-dot cellular automata	2007	-5.691196244664942	12.897964786499088	3620871
3621121	EDA	improving thermal-safe test scheduling for core-based systems-on-chip using shift frequency scaling	2005	-5.340436609988672	12.51022921943407	3621148
3621443	HPC	a cellular computing architecture for parallel memristive stateful logic	2014	-6.177079235236792	13.136448801804544	3621470
3621528	EDA	idap: a tool for high-level power estimation of custom array structures	2003	-5.935861211234057	12.731053851244214	3621555
3630044	EDA	fault modeling and detection for drowsy sram caches	2006	-5.396914490562211	12.628463563304546	3630071
3630067	EDA	this paper presents a cost-effective area-io dram a cad tool and algorithms	2005	-5.93551160181918	12.840062247038114	3630094
3631706	EDA	crosstalk noise variation assessment and analysis for the worst process corner	2008	-6.1939955805182425	12.802215842719708	3631733
3633291	EDA	improved analytical delay models for rc-coupled interconnects	2011	-6.262048403479753	12.78701593060471	3633318
3633932	EDA	impact of body bias on delay fault testing of sub-100 nm cmos circuits	2006	-5.980105046590705	13.145343679316356	3633959
3634393	EDA	a power grid optimization algorithm considering via reliability	2011	-6.232305567434447	12.779448217151778	3634420
3636061	EDA	logic ser reduction through flip flop redesign	2006	-5.753586946893108	13.086341354627617	3636088
3636074	EDA	covering hard-to-detect defects by thermal quorum sensing	2018	-5.656435511331959	12.905367564754929	3636101
3637993	SE	novel circuit-level model for gate oxide short and its testing method in srams	2014	-5.729095264124964	12.410487257839868	3638020
3639001	EDA	behavioral transformations to increase noise immunity in asynchronous specifications	1999	-5.793213001704407	12.35412407166394	3639028
3639026	EDA	reconsidering high-speed design criteria for transmission-gate-based master–slave flip-flops	2012	-6.0095031813144	13.030928860791755	3639053
3642566	EDA	failure mechanisms and test methods for the sram tvc write-assist technique	2016	-5.48333744018716	12.729282245880606	3642593
3645046	EDA	probabilistic wire resistance degradation due to electromigration in power grids	2017	-5.796784186430316	12.993163540042133	3645073
3645388	EDA	yield modeling and beol fundamentals	2001	-5.400348860392219	12.711621512664333	3645415
3646138	EDA	interconnect optimization considering multiple critical paths	2018	-5.34225219589214	12.79960314274425	3646165
3647296	EDA	pre-bond testable low-power clock tree design for 3d stacked ics	2009	-5.7669095346200665	12.545005429471226	3647323
3647514	EDA	energy-delay efficient test	2007	-6.2164888035078025	12.808106689025973	3647541
3647552	EDA	a high-speed design methodology for inductive coupling links in 3d-ics	2018	-6.142068364847412	12.704080242557245	3647579
3647561	EDA	on selection of adjacent lines in test pattern generation for delay faults considering crosstalk effects	2017	-5.717001904045103	12.303961816782985	3647588
3651630	EDA	efficient observation point selection for aging monitoring	2015	-5.378488791717082	13.094252036798974	3651657
3651738	EDA	cntfet-rfb: an error correction implementation for multi-valued cntfet logic	2016	-5.957660695719311	12.423977742005045	3651765
3652022	EDA	an sram weak cell fault model and a dft technique with a programmable detection threshold	2004	-5.615540389816284	12.72532910309955	3652049
3653441	EDA	why we need statistical static timing analysis	2007	-5.6666444598523125	12.963353352720086	3653468
3656301	EDA	research on data recovery technology based on flash memory device	2018	-5.3850942713672305	13.112250962705266	3656328
3658244	EDA	radic: a standard-cell-based sensor for on-chip aging and flip-flop metastability measurements	2012	-5.892952475553389	13.144783598985855	3658271
3658476	Arch	optimizing checking-logic for reliability-agnostic control of self-calibrating designs	2007	-5.534829286476186	12.992278155477585	3658503
3659904	Logic	on the design of a fault tolerant ripple-carry adder with controllable-polarity transistors	2015	-5.855403254096014	13.161861023485505	3659931
3660286	EDA	vernier ring based pre-bond through silicon vias test in 3d ics	2017	-5.605155758601546	12.358030284202925	3660313
3660321	EDA	custom on-chip sensors for post-silicon failing path isolation in the presence of process variations	2012	-5.756869800345094	12.372989598453241	3660348
3661647	EDA	useful application of cmos ternary logic to the realisation of asynchronous circuits	1997	-5.851600404667624	12.431353694654813	3661674
3662744	EDA	an embedded iddq testing circuit and technique	2005	-5.515437113508147	12.632802033686936	3662771
3662841	Arch	single-event performance of differential flip-flop designs and hardening implication	2016	-5.648553798855981	12.963162550193616	3662868
3662899	EDA	a dll-based test solution for through silicon via (tsv) in 3d-stacked ics	2015	-5.7387186485213295	12.470984798292582	3662926
3662985	EDA	unified approach for simulation of statistical reliability in nanoscale cmos transistors from devices to circuits	2015	-6.186131359085027	12.769647427296047	3663012
3663170	EDA	an architecture for fault-tolerant computation with stochastic logic	2011	-5.382976884874264	12.52056163046566	3663197
3663548	NLP	sensitivity and reliability evaluation for mixed-signal ics under electromigration and hot-carrier effects	2001	-5.689272708141751	12.721323426587697	3663575
3664433	EDA	hotspot prevention using cmp model in design implementation flow	2008	-6.176374786050153	12.817091395056474	3664460
3664974	EDA	on effective through-silicon via repair for 3-d-stacked ics	2013	-5.40151338101728	12.602583428463795	3665001
3665312	Arch	analysis of setup and hold margins inside silicon for advanced technology nodes	2016	-5.5115253214120745	13.11676053179932	3665339
3669107	EDA	optimising ring oscillator frequency on a novel fpga device via partial reconfiguration	2014	-5.809486520033188	12.753168202631644	3669134
3670464	EDA	modeling of passive elements and reliability	2009	-5.504056974840586	13.003365465079733	3670491
3670865	EDA	synchronization of wave-pipelined circuits	1994	-6.154828453163695	12.305966684122055	3670892
3673137	EDA	test cycle power optimization for scan-based designs	2010	-5.440953029106209	12.378222781867654	3673164
3675425	EDA	evaluating yield and testing impact of sub-wavelength lithography	2010	-5.422482723769939	12.499677695912563	3675452
3675428	EDA	from ambipolarity to multifunctionality: novel library of polymorphic gates using double-gate fets	2018	-5.566107820494497	12.766620475104757	3675455
3676729	EDA	scalable calculation of logical masking effects for selective hardening against soft errors	2008	-5.574516267550579	12.274846452396927	3676756
3677371	EDA	leakage and leakage sensitivity computation for combinational circuits	2003	-6.152879861091519	12.686661203716247	3677398
3677961	EDA	interconnect implications of growth-based structural models for vlsi circuits	2001	-5.621416061222859	12.549449439233197	3677988
3678439	EDA	controller re-specification to minimize switching activity in controller/data path circuits	1996	-5.310396149483237	12.435689526155649	3678466
3679329	EDA	activity-sensitive flip-flop and latch selection for reduced energy	2007	-5.666306060338934	13.181733111271894	3679356
3684101	EDA	estimating power supply noise and its impact on path delay	2012	-5.962326174609465	12.451187805199444	3684128
3684454	Arch	a refined electrical model for particle strikes and its impact on seu prediction	2007	-5.9445597362308105	12.918983397562124	3684481
3687694	Vision	circuit performance oriented device optimization using bsim3 pre-silicon model parameters	2000	-5.585616121981871	12.27295039595144	3687721
3688237	EDA	clock skew verification in the presence of ir-drop in the powerdistribution network	2000	-5.8803984529905415	12.497185946536842	3688264
3688596	EDA	area and reliability efficient ecc scheme for 3d rams	2012	-5.5711003051527515	12.978620346515912	3688623
3689311	EDA	static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology	2000	-5.716857531301727	12.489554987274813	3689338
3689435	EDA	a tsv-cross-link-based approach to 3d-clock network synthesis for improved robustness	2014	-5.714221264973059	12.459350852366688	3689462
3689655	EDA	yield and speedup improvements in extensible processors by allocating extra cycles to some custom instructions	2016	-5.591350455311297	12.837155114274001	3689682
3691017	EDA	peakaso: peak-temperature aware scan-vector optimization	2006	-6.232351122682955	12.388250864770837	3691044
3695099	HPC	power-simulation of cell based asics: accuracy-and performance trade-offs	1998	-5.902754733218619	12.817525074305149	3695126
3695293	EDA	a detailed vth-variation analysis for sub-100-nm embedded sram design	2006	-5.980663018754507	13.186261938867412	3695320
3697363	EDA	analysis and test of resistive-open defects in sram pre-charge circuits	2007	-5.457453322711471	12.567100993961168	3697390
3698345	EDA	robust fpga design under variations	2010	-5.795289453908408	13.046279371089632	3698372
3699093	SE	investigation on marginal failure characteristics and related defects analysed by soft defect localization	2009	-5.501033020215038	12.459717541072006	3699120
3704518	EDA	a new concept for computing using interconnect crosstalks	2017	-5.9846514161308075	12.379176854825447	3704545
3705269	Embedded	handling clock-domain crossings in dual clock-edge logic for dfx features	2018	-5.343938445652818	12.50093631488107	3705296
3705950	EDA	particle swarm optimization guided multi-frequency power-aware system-on-chip test scheduling using window-based peak power model	2014	-6.209043217096234	12.810918172069814	3705977
3706944	Embedded	a bist-based charge analysis for embedded memories	2004	-5.363713967861315	12.728628691297462	3706971
3708952	SE	an overview of the applications of a pulsed laser system for seu testing	2000	-5.47023218685912	13.001347489763385	3708979
3711778	EDA	application of alpha power law models to pll design methodology	2005	-6.236866056285307	12.428232818304705	3711805
3712311	EDA	clock tree synthesis with methodology of re-use in 3d ic	2012	-6.010092419267282	12.81751041357075	3712338
3712512	Embedded	dual edge triggered flip-flops for noise aware design	2011	-5.570776921704228	12.430475036524742	3712539
3713258	EDA	smap: heterogeneous technology mapping for area reduction in fpgas with embedded memory arrays	1998	-5.376826080822517	13.02435647960763	3713285
3713528	Robotics	performance improvement for high speed devices using e-tests and the spice model	2001	-5.663038821278557	12.57997324163924	3713555
3713753	EDA	area-efficient reconfigurable-array-based oscillator for standard cell characterisation	2012	-5.642599078471867	12.302510272333482	3713780
3715023	EDA	inaccuracies in power estimation during logic synthesis	1996	-6.0855749592554345	12.281109357866828	3715050
3716668	EDA	on tolerating faults of tsv/microbumps for power delivery networks in 3d ic	2017	-5.3365712946211445	12.900623270754064	3716695
3721417	EDA	fast identification of true critical paths in sequential circuits	2018	-5.791045485207747	12.610694833964093	3721444
3722561	EDA	a novel technique to detect aging in analog/mixed-signal circuits	2016	-5.598034687670946	12.806340099852026	3722588
3723390	EDA	high-voltage stress test paradigms of analog cmos ics for gate-oxide reliability enhancement	2001	-5.951876919739423	12.791163454374216	3723417
3726011	Embedded	an improved hardware implementation of the fault-tolerant clock synchronization algorithm for large multiprocessor systems	1990	-5.6483822236961165	12.78357377018409	3726038
3726530	EDA	a soft error mitigation technique for constrained gate-level designs	2008	-5.831926343142826	12.867828222945	3726557
3728710	EDA	a vectorless framework for power grid electromigration checking	2013	-6.167087077617718	12.785344434551506	3728737
3731976	Visualization	an analysis of high-speed, linear-passive binary, read-only stores	1968	-6.088733138833996	12.465718848695062	3732003
3732524	EDA	automatic layout integration of bulk built-in current sensors for detection of soft errors	2016	-5.335423723126288	12.946174235143475	3732551
3732764	EDA	clock generator behavioral modeling for supply voltage glitch attack effects analysis	2016	-5.336763223045577	12.87725042123878	3732791
3733275	EDA	quantum-dot cellular automata circuits with reduced external fixed inputs	2017	-5.553068273382281	12.571285119560144	3733302
3733393	Arch	analysing degradation effects in charge-redistribution sar adcs	2013	-5.601035945566377	12.904447959302486	3733420
3734261	EDA	impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits	2000	-6.1884437456592645	13.062815650231734	3734288
3734377	EDA	tsv fault-tolerant mechanisms with application to 3d clock networks	2011	-5.469130028374732	12.847123637535114	3734404
3734399	EDA	comparing 32nm full adder tmr and dtmr architectures	2017	-5.375994313964004	13.18864856079018	3734426
3735790	Embedded	indirect method for random jitter measurement on socs using critical path characterization	2012	-6.170331643660942	12.282198877273506	3735817
3735893	EDA	compact modeling of carbon nanotube thin film transistors for flexible circuit design	2018	-5.5171613785483835	13.099995383961337	3735920
3737349	EDA	study of impact of bti's local layout effect including recovery effect on various standard-cells in 10nm finfet	2018	-5.88270926375258	13.143964545845751	3737376
3738968	EDA	mitigating partitioning, routing, and yield concerns in 3d ics by multiplexing tsvs	2011	-5.690176142961122	13.179698952458004	3738995
3739271	EDA	the noise immunity of dynamic digital circuits with technology scaling	2004	-6.2202703926266025	13.069989499492262	3739298
3739631	EDA	electrical behavior of gos fault affected domino logic cell	2006	-5.746450414025383	12.998415053950472	3739658
3739782	EDA	design space exploration for minimizing multi-project wafer production cost	2006	-5.323578590196843	12.251046292939085	3739809
3741498	EDA	technology scaling effects on multipliers	1998	-5.412643275247134	12.84960810506008	3741525
3744569	EDA	critical path selection under nbti/pbti aging for adaptive frequency tuning	2016	-6.220225174652289	12.587414395277245	3744596
3745719	EDA	soft delay error analysis in logic circuits	2006	-6.193165472709638	12.378384797445236	3745746
3747679	EDA	monitoring the delay of long interconnects via distributed tdc	2015	-5.337736372858575	12.869052693466784	3747706
3747848	EDA	library compatible variational delay computation	2006	-6.194006128084457	12.34792620066838	3747875
3750861	Arch	a high-speed gcd chip: a case study in asynchronous design	2009	-5.688341043707798	12.741246207170146	3750888
3751040	EDA	timing yield improvement of fpgas utilizing enhanced architectures and multiple configurations under process variation (abstract only)	2012	-6.081630580559782	12.64822518004756	3751067
3751856	EDA	on reconfiguration-oriented approximate adder design and its application	2013	-6.015565970551777	13.017755884276431	3751883
3752582	Embedded	statistical analysis of timing rules for high-speed synchronous vlsi systems	1999	-5.57748102190814	13.045311666802142	3752609
3753057	EDA	is test power reduction through x-filling good enough?	2010	-5.81000840131348	12.401330513497774	3753084
3753791	EDA	an attempt towards charge-domain logic (cdl)	2007	-5.373281405579792	12.523728315965393	3753818
3753911	EDA	modeling leakage currents of different cmos cells by the power contributors method	2015	-6.075922681515364	13.19679089921325	3753938
3754493	EDA	csl: coordinated and scalable logic synthesis techniques for effective nbti reduction	2015	-5.3272902405414815	12.840618437262846	3754520
3755291	EDA	process variation tolerant online current monitor for robust systems	2005	-5.758353782801808	13.055569003769676	3755318
3756702	EDA	analyzing the effect of concurrent variability in the core cells and sense amplifiers on sram read access failures	2013	-6.197085974761402	13.201769086947172	3756729
3760856	EDA	a generic and reconfigurable test paradigm using low-cost integrated poly-si tfts	2007	-5.478168895821142	13.10890302772951	3760883
3761026	Embedded	analysis of root causes of alpha sensitivity variations on microprocessors manufactured using different cell layouts	2010	-5.509834153961212	12.367134262337697	3761053
3761976	EDA	extraction of threshold voltage degradation modeling due to negative bias temperature instability in circuits with i/o measurements	2014	-6.060847988645652	13.196163263558708	3762003
3765080	EDA	sram dynamic stability verification by reachability analysis with consideration of threshold voltage variation	2013	-6.237564046526782	12.527998871129544	3765107
3765821	Arch	testing for resistive shorts in fpga interconnects	2005	-5.620632135199424	12.391050088022652	3765848
3767155	EDA	asynchronous circuits based on multiple localised current-sensing completion detection	1995	-6.116535489012562	12.74332478790364	3767182
3769442	EDA	optimization of test pin-count, test scheduling, and test access for noc-based multicore socs	2014	-5.5306148572368885	12.354838096940279	3769469
3771885	Logic	on-line transition-time monitoring for die-to-die interconnects in 3d ics	2014	-5.503241703268684	12.837897120835096	3771912
3776072	EDA	smartextract: accurate capacitance extraction for soc designs	2006	-5.894385650814711	12.594245996182792	3776099
3777033	EDA	detecting hardware trojans without a golden ic through clock-tree defined circuit partitions	2017	-5.749680104378252	12.706110296233199	3777060
3778918	EDA	single event transient mitigation through pulse quenching: effectiveness at circuit level	2013	-5.8807738018916655	13.104667733494045	3778945
3779625	EDA	a simplified yield modeling method for design rule trade-off in interconnection substrates	2001	-5.803376228822756	12.749556372282813	3779652
3780200	EDA	a statistical approach to the timing-yield optimization of pipeline circuits	2007	-5.585011096083542	13.179037542123778	3780227
3782405	EDA	methodology for energy-efficient digital circuit sizing: important issues and design limitations	2006	-5.7537099198398725	12.778778878763006	3782432
3782597	EDA	a new repair scheme for tsv-based 3d memory using base die repair cells	2017	-5.328398747996365	12.472100667868284	3782624
3782744	Embedded	efficient multilevel formal analysis and estimation of design vulnerability to single event transients	2015	-5.754809601024965	12.46655987207303	3782771
3783923	EDA	carrot - a tool for fast and accurate soft error rate estimation	2006	-6.109467623526252	13.127642850159285	3783950
3784636	EDA	standard cad tool-based method for simulation of laser-induced faults in large-scale circuits	2018	-5.462531123945055	12.689305566776953	3784663
3786926	EDA	testing and diagnosis of power switches in socs	2006	-5.7014725211497375	12.787949907413028	3786953
3788051	EDA	clocking optimization and distribution in digital systems with scheduled skews	1997	-6.14844021427877	12.83239220756342	3788078
3790792	EDA	effect of mt and vt cmos, on transmission gate logic for low power 4: 1 mux in 45 nm technology	2012	-5.694470371609437	12.647937246740732	3790819
3793968	EDA	standard cell sizing for subthreshold operation	2012	-5.9079815825759185	12.972516188866761	3793995
3796012	EDA	substrate monitoring system for inspecting defects in tsv-based data buses	2014	-5.320843185749009	12.589094873056641	3796039
3796038	EDA	lsta: learning-based static timing analysis for high-dimensional correlated on-chip variations	2017	-6.261615399741683	12.675072736187301	3796065
3804378	EDA	empirical performance models for 3t1d memories	2009	-5.977023495337874	13.124158344794829	3804405
3805624	EDA	variability-tolerant register-transfer level synthesis	2008	-6.06762003818838	12.527098304731837	3805651
3810339	EDA	full-chip interconnect power estimation and simulation considering concurrent repeater and flip-flop insertion	2003	-6.2497097121441785	12.855030054905187	3810366
3810534	EDA	automatic layout for gate arrays with one layer of metal	1983	-5.70139743690307	12.651860088671253	3810561
3810542	EDA	state of the art low capture power methodology	2011	-5.616182305971448	12.367308651307265	3810569
3812293	EDA	joint soft-error-rate (ser) estimation for combinational logic and sequential elements	2016	-5.381813690852091	13.136521750427045	3812320
3813270	EDA	analyzing the inherent reliability of moderately sized magnetic and electrostatic qca circuits via probabilistic transfer matrices	2009	-5.718750209838338	12.734223344233456	3813297
3814162	DB	the radiation tolerance problem: analytical modelling of inter-dependency of parameters	2009	-5.388120549936341	12.794961639994993	3814189
3815169	EDA	novel nbti aware approach for low power finfet based wide fan-in domino logic	2015	-5.470340587840719	12.78905147764135	3815196
3816200	EDA	transistor-specific delay modeling for ssta	2008	-6.149734666329015	12.651412362012485	3816227
3817088	EDA	minimizing process-induced skew using delay tuning	2001	-5.501190653847541	13.143193689668006	3817115
3817709	HCI	power supply noise: causes, effects, and testing	2010	-5.638584653637513	12.727099623342305	3817736
3822179	EDA	thermomechanical stress-aware management for 3d ic designs	2013	-6.090001807873055	12.884238026335623	3822206
3823320	EDA	a cmos-based logic cell for the implementation of self-checking fpgas	1999	-6.1990555287364115	12.332383924244715	3823347
3825884	EDA	real-time heating and power characterization of cells in standard cell designs	2013	-5.315706706612493	12.789453463245149	3825911
3826326	EDA	cell-aware analysis for small-delay effects and production test results from different fault models	2011	-5.317006362260652	12.275202547920804	3826353
3826342	EDA	nocee: energy macro-model extraction methodology for network on chip routers	2005	-5.921147625512616	12.580976447663467	3826369
3827446	EDA	localized thermal effect of sub-16nm finfet technologies and its impact on circuit reliability designs and methodologies	2015	-5.496023099462633	13.174289577656813	3827473
3828162	EDA	macro-models for high level area and power estimation on fpgas	2004	-5.950977501131509	12.326177308490502	3828189
3828208	EDA	common path pessimism removal: an industry perspective	2014	-5.69732797733653	12.44503241034226	3828235
3830395	Metrics	error correcting codes for crosstalk effect minimization	2003	-6.230311344490144	12.885876079933409	3830422
3830486	EDA	a fault tolerance aware synthesis methodology for threshold logic gate networks	2008	-5.523223685816378	12.855818735888874	3830513
3831255	Vision	construction of soft-error-tolerant ff with wide error pulse detecting capability	2009	-5.474296101120911	13.06666127612677	3831282
3831803	EDA	interconnect and current density stress: an introduction to electromigration-aware design	2005	-5.449700136798997	12.958898516596985	3831830
3831995	EDA	tsv stress-aware performance and reliability analysis	2012	-5.955614515551862	13.092104189340679	3832022
3833651	EDA	accurate estimation of leakage power variability in sub-micrometer cmos circuits	2012	-6.107810945402798	12.981401026839931	3833678
3834130	HCI	analysis of the feasibility of dynamic thermal testing in digital circuits	1997	-5.332809515986227	12.298891333234543	3834157
3835597	Theory	defect analysis and realistic fault model extensions for static random access memories	2000	-5.656168005947006	12.694733374770285	3835624
3835675	ML	an analytical model for negative bias temperature instability	2006	-5.641069143699836	13.11840394661274	3835702
3836173	Arch	a microarchitecture-based framework for pre- and post-silicon power delivery analysis	2009	-5.567744570886745	12.692438679752374	3836200
3841148	EDA	a fast statistical soft error rate estimation method for nano-scale combinational circuits	2016	-5.938351393349283	12.502334252012476	3841175
3842274	EDA	multiple-parameter cmos ic testing with increased sensitivity for iddq	2003	-6.163287123444184	13.169371671103615	3842301
3843865	EDA	efficiency evaluation of parametric failure mitigation techniques for reliable sram operation	2012	-5.6678825495060075	12.482330426841294	3843892
3844262	EDA	architectural evaluations on tsv redundancy for reliability enhancement	2017	-5.357636800636058	12.928880040075546	3844289
3844436	HPC	a repeater optimization methodology for deep sub-micron, high performance processors	1997	-6.259313468055215	12.750744350114761	3844463
3849858	Arch	clock gating effectiveness metrics: applications to power optimization	2009	-5.375988171372524	12.797319233335786	3849885
3850127	EDA	electromigration assessment for power grid networks considering temperature and thermal stress effects	2016	-6.095008867762835	13.06685213599136	3850154
3850562	EDA	power supply noise in delay testing	2006	-5.664235337456012	12.518645501983132	3850589
3852079	EDA	designing approximate circuits using clock overgating	2016	-5.77024163849375	13.187527480505713	3852106
3852766	EDA	test schedule optimization for multicore socs: handling dynamic voltage scaling and multiple voltage islands	2012	-6.144712353605268	12.958447958142823	3852793
3853469	EDA	operand width aware hardware reuse: a low cost fault-tolerant approach to alu design in embedded processors	2011	-5.441689954522163	12.272884021158186	3853496
3854709	EDA	samurai: an accurate method for modelling and simulating non-stationary random telegraph noise in srams	2011	-6.1625893400471865	12.775797237777919	3854736
3855582	HPC	block-level electro-migration analysis (bema) for safer product life	2015	-5.391092342589184	12.300927002952989	3855609
3857502	EDA	multi-cycle circuit parameter independent atpg for interconnect open defects	2015	-5.573150844965109	12.439049216756755	3857529
3857748	Arch	statistical analysis of process variation induced sram electromigration degradation	2014	-6.218608481982013	13.16241219021943	3857775
3859607	EDA	physical design implementation of segmented buses to reduce communication energy	2006	-6.258657509537098	12.849803841245695	3859634
3860328	HPC	motifnetwork: high throughput determination of evolutionary domain networks	2009	-6.065443295457972	12.298315907536278	3860355
3861717	EDA	a comparative study of the design of synchronous and asynchronous self-checking risc processors	2004	-5.376780204694499	12.76912187856399	3861744
3863987	EDA	a comparative study of wearout mechanisms in state-of-art microprocessors	2012	-5.330628860523898	13.134536360647173	3864014
3864453	EDA	functional verification of ecl circuits including voltage regulators	1993	-6.229678978366697	12.42639562555496	3864480
3868028	EDA	moment-based power estimation in very deep submicron technologies	2003	-6.0507269096856495	12.358617931697426	3868055
3868798	EDA	characterizing process variation in nanometer cmos	2007	-6.1333350156222375	12.502549309197533	3868825
3870189	EDA	design-phase buffer allocation for post-silicon clock binning by iterative learning	2018	-5.815086113436101	12.636726408517655	3870216
3870505	EDA	design of a testchip for low cost ic testing	2009	-5.3266246590511015	13.075277050533655	3870532
3871788	EDA	a variation-tolerant scheduler for better than worst-case behavioral synthesis	2009	-6.097140452661509	12.585768913524175	3871815
3873742	EDA	impact and optimization of lithography-aware regular layout in digital circuit design	2011	-5.748273562097945	12.720332706667884	3873769
3873783	EDA	layout dependent synthesis for manufacturing costs optimized 3d integrated systems	2013	-5.338769248558044	12.579127162105172	3873810
3874401	EDA	computing detection probability of delay defects in signal line tsvs	2013	-5.631977844626948	12.32261621891843	3874428
3874830	HPC	circuit performance prediction considering core utilization with interconnect length distribution model	2005	-6.252455562579888	13.108058003249461	3874857
3876918	EDA	electrical interconnect test of 3d ics made of dies without esd protection circuits with a built-in test circuit	2015	-5.438823185842039	12.379720840361127	3876945
3879681	Logic	resistive-open defect influence in sram pre-charge circuits: analysis and characterization	2005	-5.468946253381245	12.626558721628392	3879708
3884320	EDA	hierarchical probabilistic macromodeling for qca circuits	2007	-6.172789833693278	12.293187967491141	3884347
3884322	EDA	efficient clock distribution scheme for vlsi rns-enabled controllers	2005	-6.123822877684214	13.121419001574946	3884349
3885125	EDA	exploring scope of power reduction with constrained physical synthesis	2015	-6.099430496902787	12.997899216697713	3885152
3887712	EDA	an early stage design flow for switching noise attenuation	2016	-5.814863434841343	12.467032642886936	3887739
3888955	EDA	yield forecasting across semiconductor fabrication plants and design generations	2017	-5.307663314530224	12.371678864606965	3888982
3889712	EDA	representative critical-path selection for aging-induced delay monitoring	2013	-5.4184269086964765	13.003167942826252	3889739
3890797	EDA	novel transient fault hardened static latch	2003	-5.834727394900553	13.126327787013766	3890824
3890807	EDA	towards automatic diagnosis of minority carriers propagation problems in hv/ht automotive smart power ics	2016	-5.525072621824981	12.56333221030143	3890834
3892426	EDA	a novel algorithmic approach to aid post-silicon delay measurement and clock tuning	2014	-5.665810052750771	12.244318193148533	3892453
3893076	EDA	lens aberration aware placement for timing yield	2009	-6.164457636418737	12.940023861539233	3893103
3893530	EDA	a cycle accurate power estimation tool	2006	-5.5257838435257645	12.975100782389074	3893557
3894874	EDA	design layout optimization in the presence of proximity-dependent stress effects	2014	-5.973747363594381	12.727804277279079	3894901
3895101	EDA	a framework for layout-dependent sti stress analysis and stress-aware circuit optimization	2012	-5.9724891099688255	13.027373993050478	3895128
3896705	EDA	suspicious timing error prediction with in-cycle clock gating	2013	-5.408481053600516	13.001772251219395	3896732
3897172	SE	detection of resistive shorts in deep sub-micron technologies	2003	-5.961242988137325	13.074792059474385	3897199
3897695	EDA	analyzing the impact of frequency and diverse path delays in the time vulnerability factor of master-slave d flip-flops	2015	-5.5995686909770175	12.94301188824782	3897722
3898868	EDA	a design preconditioning flow for low-noise circuits	2015	-5.978247210968517	12.510997727534432	3898895
3899026	EDA	mtj/mos-hybrid logic-circuit design flow for nonvolatile logic-in-memory lsi	2013	-5.349645122845474	12.669284712355061	3899053
3902109	EDA	bti-aware design using variable latency units	2012	-6.005956212627362	13.131718249416402	3902136
3904111	EDA	timber: time borrowing and error relaying for online timing error resilience	2010	-5.4188468792708555	13.102002873640759	3904138
3905732	EDA	statistical analysis of normality of systematic and random variability of flip-flop race immunity in 130nm and 90nm cmos technologies	2007	-5.899341227948617	13.140064538928284	3905759
3906212	EDA	full-chip vectorless dynamic power integrity analysis and verification against 100uv/100ps-resolution measurement	2004	-5.5165397335932695	12.72964681329381	3906239
3907051	EDA	defect analysis and a new fault model for multi-port srams	2001	-5.341686263087559	12.386291373716315	3907078
3907205	EDA	design and use of memory-specific test structures to ensure sram yield and manufacturability	2003	-5.790570620442757	13.183270086184413	3907232
3907571	Embedded	fault detection and repair of dsc arrays through memristor sensing	2015	-5.347782009320014	12.869504895417375	3907598
3907579	HCI	statistical placement for fpgas considering	2007	-5.736184692818479	12.816160897908278	3907606
3910879	EDA	context-specific leakage and delay analysis of a 65nm standard cell library for lithography-induced variability	2007	-6.201311719941442	12.827206381344268	3910906
3912711	Arch	measurement of power supply noise tolerance of self-timed processor	2009	-6.08799734580211	12.776344491116452	3912738
3913516	EDA	accounting for inherent circuit resilience and process variations in analyzing gate oxide reliability	2011	-6.005740642630173	12.948873836112716	3913543
3914096	EDA	a fault-secure high-level synthesis algorithm for rdr architectures	2011	-5.51314789557714	12.321855313469095	3914123
3915343	EDA	power grid effects and their impact on-die	2012	-5.782733041685803	12.423585041401449	3915370
3917331	EDA	design method and test structure to characterize and repair tsv defect induced signal degradation in 3d system	2010	-5.63939550641397	12.41490147734105	3917358
3917760	EDA	physical design solutions to tackle feol/beol degradation in gate-level monolithic 3d ics	2016	-6.218727764307125	13.09131335919987	3917787
3918228	EDA	improving the detectability of resistive open faults in scan cells	2009	-5.4550610272072	12.558911072459635	3918255
3919717	EDA	diagnosis of bridging defects based on current signatures at low power supply voltages	2007	-5.604650765748248	12.799116668590527	3919744
3919875	EDA	design, test, and repair of mlut (memristor look-up table) based asynchronous nanowire reconfigurable crossbar architecture	2014	-5.425578715097656	12.840317470764266	3919902
3922259	EDA	influence of metallic tubes on the reliability of cntfet srams: error mechanisms and countermeasures	2011	-5.4550685774136785	12.897935132957931	3922286
3924325	EDA	sram word-oriented redundancy methodology using built in self-repair	2004	-5.361954473705864	12.448309820220375	3924352
3924799	EDA	power and thermal constrained test scheduling	2009	-5.675465418601947	12.604983223142607	3924826
3924806	EDA	importance of ir drops on the modeling of laser-induced transient faults	2017	-5.5050049935468675	12.752509452232387	3924833
3925091	EDA	on the effectiveness of reducing large linear networks with many ports	2007	-5.633487166963849	12.564265020094814	3925118
3925998	EDA	process-aggravated noise (pan): new validation and test problems	1996	-5.550678091130758	12.689331090304234	3926025
3927289	EDA	a fast and accurate per-cell dynamic ir-drop estimation method for at-speed scan test pattern validation	2012	-5.9388081869741045	12.30681663067636	3927316
3927327	EDA	timing monitoring paths selection for wide voltage ic	2016	-6.19229709800103	13.130415842256575	3927354
3930729	EDA	comparative analysis of the robustness of master-slave flip-flops against variations	2015	-6.055365046146637	13.092191310830236	3930756
3935283	EDA	high-sensitivity hardware trojan detection using multimodal characterization	2013	-5.49814796664074	13.052577176132115	3935310
3936030	EDA	heterogeneous technology mapping for area reduction in fpgas withembedded memory arrays	2000	-5.334543164103273	12.988989209528766	3936057
3936622	EDA	on-chip measurements complementary to design flow for integrity in socs	2007	-5.48132350650927	12.780405809332647	3936649
3937471	EDA	managing contamination delay to improve timing speculation architectures	2016	-6.119434620268432	12.653530797674966	3937498
3938818	EDA	a linear-centric simulation framework for parametric fluctuations	2002	-6.092878533429196	12.591280153117054	3938845
3939398	EDA	performance enhancement of two-phase quasi-delay-insensitive circuits	1996	-5.408060365221751	12.342783174579374	3939425
3940803	Arch	experimental investigation into radiation-hardening-by-design (rhbd) flip-flop designs in a 65nm cmos process	2016	-5.614720922417998	12.849611139619364	3940830
3942208	EDA	a defect-aware approach for mapping reconfigurable single-electron transistor arrays	2015	-5.79977984384269	12.86084655100127	3942235
3943564	HCI	survey of robustness enhancement techniques for wireless systems-on-a-chip and study of temperature as observable for process variations	2011	-5.559410590059035	13.04941547297889	3943591
3945458	EDA	single fault masking logic designs with error correcting codes	1995	-5.323316372978324	12.468795513083274	3945485
3946644	EDA	performance/reliability trade-off in superscalar processors for aggressive nbti restoration of functional units	2013	-5.311036333536472	13.188240192528234	3946671
3950042	EDA	a highly fault tolerant pla architecture for failure-prone nanometer cmos and novel quantum device technologies	2004	-5.304117096785655	13.108619484961949	3950069
3952619	EDA	design and test strategies for microarchitectural post-fabrication tuning	2009	-5.818269176207258	13.14643278095366	3952646
3954309	Arch	stochastic nanoscale addressing for logic	2010	-5.824587505357928	12.675577361610339	3954336
3955111	EDA	using bulk built-in current sensors to detect soft errors	2006	-5.51073627979412	12.645332896793905	3955138
3958326	EDA	a methodology for chip-level electromigration risk assessment and product qualification	2004	-5.541629977389004	12.961785669203554	3958353
3959850	EDA	taming noise in deep submicron digital integrated circuits (panel)	1998	-6.143404790272004	13.01606166185958	3959877
3960064	EDA	placement and timing for fpgas considering variations	2006	-5.81839509683016	12.946416223812625	3960091
3961434	Theory	analysing the operation of the basic pass transistor structure	2007	-5.821917547955805	12.341691391973965	3961461
3962580	EDA	towards aging-induced approximations	2017	-5.862089583591678	12.786138658364154	3962607
3962675	EDA	circuit delay variability due to wire resistance evolution under ac electromigration	2015	-6.025924908246435	12.84412460433682	3962702
3964867	EDA	impact of power supply noise on clock jitter in high-speed ddr memory interfaces	2013	-5.7891471137506745	12.936288086686972	3964894
3966785	Arch	an analytical model for performance yield of nanoscale sram accounting for the sense amplifier strobe signal	2011	-6.043797973387849	13.00130934322957	3966812
3969790	EDA	noise margin constraints for interconnectivity in deep submicron low power and mixed-signal vlsi circuits	1999	-5.6705182218561685	12.828421965629705	3969817
3970362	Arch	implications of device timing variability on full chip timing	2007	-5.987370649573079	12.885051585473109	3970389
3971736	EDA	a statistical design-oriented delay variation model accounting for within-die variations	2008	-6.20872154662337	13.131310075731669	3971763
3973147	EDA	latency/area analysis and optimization of asynchronous nanowire reconfigurable crossbar system	2010	-5.6088681592411795	13.006113634507107	3973174
3976444	EDA	a programmable majority logic array using molecular scale electronics	2007	-6.224816630907066	12.880952449468763	3976471
3976823	EDA	pasap: power aware structured asic placement	2010	-6.233405069145593	13.170619305568945	3976850
3977325	EDA	oscillation ring testing methodology of tsvs in 3d stacked ics	2016	-5.583418269098301	12.298178885263633	3977352
3977956	EDA	on reducing scan shift activity at rtl	2010	-5.675006816125867	12.354374228954839	3977983
3978751	Theory	expandable circuits of mutator-based memcapacitor emulator	2013	-5.852580462707525	12.449440211642733	3978778
3979243	EDA	impact of interconnect variability on circuit performance in advanced technology nodes	2016	-5.82616904226088	13.075237445298344	3979270
3979508	EDA	semi-empirical aging model development via accelerated aging test	2016	-5.964011185926798	12.475077959384766	3979535
3980552	EDA	impact of nano-scale through-silicon vias on the quality of today and future 3d ic designs	2011	-5.399324414177357	13.16874226924887	3980579
3984118	EDA	variation-aware aging analysis with non-gaussian parameters	2011	-6.22376392000288	12.734768965881633	3984145
3984966	EDA	evaluating transient-fault effects on traditional c-element's implementations	2010	-5.6063636449661995	12.88742980137692	3984993
3986234	EDA	improving dpa resistance of quasi delay insensitive circuits using randomly time-shifted acknowledgment signals	2005	-5.5809485805848205	12.57864631641164	3986261
3987945	SE	dft techniques for wafer-level at-speed testing of high-speed srams	2002	-5.592768776860081	12.443210997546348	3987972
3990151	EDA	coupling noise analysis for vlis and ulsi circuits	2000	-5.6025313562738885	12.964315726430144	3990178
3990390	EDA	on-chip ring oscillator based scheme for tsv delay measurement	2017	-5.7267579097744274	12.448941404281847	3990417
3992339	Arch	mtbf bounds for multistage synchronizers	2013	-6.0853653538392525	12.506344865444367	3992366
3993532	EDA	a 65-nm cmos area optimized de-synchronization flow for sub-vt designs	2013	-5.303114410754851	12.593506190300362	3993559
3993718	EDA	a high-level dsm bus model for accurate exploration of transmission behaviour and power estimation of global system buses	2004	-6.052280766529412	12.318201715454409	3993745
3994623	EDA	accurate and computer efficient modelling of single event transients in cmos circuits	2007	-6.00711183719654	12.48725880933083	3994650
3996335	EDA	glitch control with dynamic receiver threshold adjustment	2007	-6.124103334303636	12.604595102182016	3996362
3996496	EDA	register-transfer level estimation techniques for switching activity and power consumption	1996	-6.057373938646389	12.394214326465544	3996523
3997929	EDA	a self-reconfigurable gate array architecture	2000	-6.259249154783771	13.008961846875774	3997956
4001191	EDA	nbti and hcd aware behavioral models for reliability analysis of analog cmos circuits	2015	-5.914284354725597	12.853232318211052	4001218
4001896	Arch	3d stacked ic layout considering bond pad density and doubling for manufacturing yield improvement	2011	-5.754411554541572	12.467211618030575	4001923
4003246	EDA	quantification of the likelihood of single event multiple transients in logic circuits in bulk cmos technology	2018	-6.254316881638374	13.15547826588902	4003273
4006391	EDA	reconfigured test architecture optimization for tsv-based three-dimensional socs	2014	-5.352557689502085	12.631135322700105	4006418
4007569	EDA	variation-resilient voltage generation for sram weak cell testing	2011	-5.752347674256043	12.798229969871194	4007596
4010962	EDA	a systematic approach to modeling and analysis of transient faults in logic circuits	2009	-5.939187115572648	12.684351501791074	4010989
4011644	EDA	retiming of two-phase latch-based resilient circuits	2017	-5.9828408007388285	13.14830067574206	4011671
4013373	EDA	a systematic technique for verifying critical path delays in a 300mhz alpha cpu design using circuit simulation	1996	-5.756371240068762	12.245991302308516	4013400
4014162	EDA	beware the dynamic c-element	2014	-5.300588152121813	12.810115886101793	4014189
4016002	EDA	an empirical analysis of the fidelity of vpr area models	2016	-6.142121239443831	12.584840796690766	4016029
4018256	EDA	modeling soft error effects considering process variations	2007	-5.914809228480803	13.03528507278486	4018283
4019040	EDA	short circuit power estimation of static cmos circuits	2001	-6.214924285847433	12.751428077821846	4019067
4021729	EDA	analysis and mitigation of electromigration in rf circuits: an lna case study	2011	-5.453117354234839	12.942424874770605	4021756
4024818	EDA	single event transients in combinatorial circuits	2005	-5.861480869514349	12.436658342871532	4024845
4026179	EDA	aging-aware timing analysis considering combined effects of nbti and pbti	2013	-5.8830797653443865	13.139161794193654	4026206
4027557	EDA	a gated clock scheme for low power scan testing of logic ics or embedded cores	2001	-5.767482411467428	12.472897077862337	4027584
4032251	EDA	controller redesign based clock and register power minimization	2000	-5.861553005946716	12.307880776899056	4032278
4032359	EDA	die-to-die clock skew characterization and tuning for 2.5d ics	2016	-5.71974340561491	12.826271234879014	4032386
4033400	EDA	knob non-idealities in learning-based post-production tuning of analog/rf ics: impact & remedies	2017	-6.221777759262292	12.807134277303676	4033427
4034402	EDA	comprehensive die-level assessment of design rules and layouts	2014	-5.8801931909776535	12.4953295882194	4034429
4037954	EDA	glitch-aware output switching activity from word-level statistics	2008	-5.961789849055531	12.551642859952329	4037981
4042072	EDA	standard cell printability grading and hot spot detection	2005	-6.246122452527442	13.033385922551295	4042099
4042455	HPC	electromigration characteristics of power grid like structures	2018	-5.8544081470837686	12.88884739361712	4042482
4042778	EDA	an evolutionary approach for reducing the energy in address buses	2003	-5.653116351358024	12.778266627818905	4042805
4042829	EDA	fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays	2007	-5.315037221791672	13.077045698547106	4042856
4043426	EDA	thermomechanical stress-aware management for 3-d ic designs	2017	-6.094371770804558	12.88329931701027	4043453
4046376	EDA	reliability optimization of analog integrated circuits considering the trade-off between lifetime and area	2012	-6.001080162825595	13.109994202795365	4046403
4047782	EDA	an analysis of power reduction techniques in scan testing	2001	-5.449547508098274	12.416677062454871	4047809
4049383	Crypto	design of a practical fault-tolerant adder in qca	2016	-5.340846161720071	13.055831251661855	4049410
4050328	EDA	statistical analysis of systematic and random variability of flip-flop race immunity in 130nm and 90nm cmos technologies	2007	-5.8992281171263405	13.157162224975774	4050355
4052351	Arch	conditional soft-edge flip-flop for set mitigation	2016	-5.673635700383496	12.680626816298599	4052378
4055771	EDA	robust double gate finfet based sense amplifier design using independent gate control	2010	-5.340260848329243	12.546293754034345	4055798
4057776	EDA	fault models of cmos gates: an empirical study based on mutation analysis	2014	-5.968774790464377	12.445630517691807	4057803
4059431	EDA	a probabilistic timing approach to hot-carrier effect estimation	1994	-6.220990424441023	12.570458310892098	4059458
4059745	EDA	probabilistic self-adaptation of nanoscale cmos circuits: yield maximization under increased intra-die variations	2007	-6.087873847871897	13.135538958783373	4059772
4060172	EDA	delay modeling for power noise and temperature-aware design and test of digital systems	2008	-5.420814799549284	12.903458106739821	4060199
4061378	Arch	fpga-based annealing processor for ising model	2016	-5.310505323516555	13.041510849857115	4061405
4061397	EDA	acm: accurate crosstalk modeling to predict channel delay in network-on-chips	2016	-5.930274676931122	12.65025414712667	4061424
4061435	EDA	memory-to-memory connection structures in fpgas with embedded memory arrays	1997	-6.2537169311392224	13.057543231368433	4061462
4061803	EDA	a novel array-based test methodology for local process variation monitoring	2009	-5.8418977324105565	12.582502631996615	4061830
4064917	Embedded	a case study of esd trigger circuit: time-out and stability	2018	-5.36394986407641	12.536122269191475	4064944
4066762	SE	functional and iddq testing on a static ram	1990	-5.476678220901062	12.384320668710888	4066789
4068887	EDA	effects of temperature in deep-submicron global interconnect optimization in future technology nodes	2004	-6.12423471055	13.126915590168286	4068914
4070050	EDA	an automated methodology to fix electromigration violations on a customized design flow	2018	-5.605203953372244	12.775724785100026	4070077
4073529	EDA	novel low-cost aging sensor	2010	-5.707991871725454	13.192147202947645	4073556
4073772	EDA	clock tree synthesis with methodology of re-use in 3d ic	2012	-6.125577879940693	12.903557012243258	4073799
4074467	EDA	exploring the impact of functional test programs re-used for power-aware testing	2015	-5.805556217103558	12.886165873169642	4074494
4078243	SE	process variations-aware statistical analysis framework for aging sensors insertion	2013	-5.32720429106055	13.182914596676984	4078270
4078753	DB	robust electromigration reliability through engineering optimization	2014	-5.3172008257996985	12.539808284560838	4078780
4078891	EDA	an integrated mos transistor associative memory system with 100 ns cycle time	1967	-6.041196608135136	12.533493518401274	4078918
4081376	EDA	optimal test scheduling of stacked circuits under various hardware and power constraints	2015	-6.0445343095794986	12.275455110716706	4081403
4081649	EDA	using evolutionary algorithms for signal integrity checks of high-speed data buses	2007	-5.326736981632262	12.262961774362953	4081676
4081794	EDA	integrated design & test: conquering the conflicting requirements of low-power, variation-tolerance and test cost	2011	-5.484332162130319	12.338976029192965	4081821
4085444	Arch	signal integrity verification using high speed monitors	2004	-5.486248800908854	12.745539788147653	4085471
4086833	EDA	interconnect-aware and layout-oriented test-pattern selection for small-delay defects	2008	-5.963098714129827	12.430749412511377	4086860
4089050	Arch	sat encoding-based verification of sneak path problem in via-switch fpga	2018	-5.964330349081324	12.460387368950446	4089077
4089404	EDA	tolerance dc bands of cmos operational amplifier	1995	-5.585112633554869	12.248584579496903	4089431
4091317	EDA	application of local design-for-reliability techniques for reducing wear-out degradation of cmos combinational logic circuits	2004	-5.934958315515071	13.031850344422526	4091344
4092367	EDA	alleviating through-silicon-via electromigration for 3-d integrated circuits taking advantage of self-healing effect	2016	-5.8780388044475105	12.99822296792857	4092394
4096414	EDA	test compaction for mixed-signal circuits using pass-fail test data	2008	-6.152670701123617	12.432903199827852	4096441
4100195	EDA	yield-aware time-efficient testing and self-fixing design for tsv-based 3d ics	2012	-5.666886504791999	12.374381910406136	4100222
4100716	EDA	weak write test mode: an sram cell stability design for test technique	1997	-5.401647168992747	12.671722250176446	4100743
4102687	Embedded	a new algorithm for post-silicon clock measurement and tuning	2011	-5.6710116581032075	12.374972818153825	4102714
