<!-- ë°°ë„ˆ/ì†Œê°œ -->
<h1 align="left">ğŸ‘‹ ì•ˆë…•í•˜ì„¸ìš”, ì¤€ë¹„ëœ ë””ì§€í„¸ ì„¤ê³„/ê²€ì¦ ì—”ì§€ë‹ˆì–´ ê¹€ì¤€íšŒì…ë‹ˆë‹¤!</h1>

- **Verilog/SystemVerilog HDL**ì„ í™œìš©í•´ RTL ì„¤ê³„ë¥¼ ì§„í–‰í•˜ê³ , **Verification/Synthesis/Vivado FPGA implementation**ê¹Œì§€ ìˆ˜í–‰í–ˆìŠµë‹ˆë‹¤.
- **SystemVerilog ê¸°ë°˜ UVM**ì„ í™œìš©í•´ IP/block level **Design Verification**ì„ ìˆ˜í–‰í–ˆìŠµë‹ˆë‹¤.

---
### ğŸ“Œ ì£¼ìš” í”„ë¡œì íŠ¸
**ğŸ“– RTL Design Project[Verilog / SystemVerilog]**  
- **[AMBA_APB_UART_Periph](https://github.com/junhoe99/AMBA_APB_UART_Periph)** - AMBA APB Based UART Peripheral Project
  
- **[Multi Cycle RISC-V_CPU](https://github.com/junhoe99/RISC-V_CPU_Multi_Cycle)** - (RV32I ISA) Multi Cycle RISC-V CPU Design Project

- **[Single Cycle RISC-V_CPU](https://github.com/junhoe99/RISC-V_CPU_Single_Cycle)** - (RV32I ISA) Single Cycle RISC-V CPU Design Project

**ğŸ“–Serial Communication Protocol [Verilog / SystemVerilog]**  
- **[UART](https://github.com/junhoe99/UART_Protocol)** - UART Protocol
  
- **[SPI](https://github.com/junhoe99/SPI_Protocol)** - SPI Protocol

- **[I2C](https://github.com/junhoe99/I2C_Protocol)** - I2C Protocol

**ğŸ“– Design Verification [SystemVerilog, UVM]**  
- **[UVM_RV32I](https://github.com/junhoe99/UVM_RV32I)** â€“ (RV32I ISA) RISC-V CPU Design Verification Project
  
- **[SV_RV32I_B_Type](https://github.com/junhoe99/SV_RV32I_B_Type)** â€“ (RV32I ISA) RISC-V CPU Design B-type instruction Verification Project
  
- **[UVM_ALU](https://github.com/junhoe99/UVM_ALU)** â€“ ALU Design Verification Project

---

### ğŸ† ìˆ˜ìƒ ë° êµìœ¡ì´ìˆ˜ ì´ë ¥
> **Awards**
- **ğŸ…2025.07 | í•œêµ­ìƒì‚°ì œì¡°í•™íšŒ ë¯¸ë˜í˜•ìë™ì°¨ ìº¡ìŠ¤í†¤ë””ìì¸ ê²½ì§„ëŒ€íšŒ ìš°ìˆ˜ìƒ**  
- **ğŸ…2024.11  | êµë‚´ ìº¡ìŠ¤í†¤ ë””ìì¸ ê²½ì§„ëŒ€íšŒ ë™ìƒ** 

> **Training Course**
- **2025.07 ~ | [Harman] ì‹œìŠ¤í…œ ë°˜ë„ì²´ ì„¤ê³„/ê²€ì¦ êµìœ¡ê³¼ì •**
  <img src="https://img.shields.io/badge/Harman-DV%20Engineer-green" />
- **2024.07   | [ETRI] ë””ì§€í„¸ VLSI - ë°˜ë„ì²´ ì„¤ê³„ë¥¼ ìœ„í•œ Verilog HDL ê¸°ë³¸ ë°Â  Chip Synthesis & STAë¶„ì„**
  <img src="https://img.shields.io/badge/Synopsys-DC%20Tool-purple" />  <img src="https://img.shields.io/badge/Cadence-Xcelium%20Tool-purple" />
- **2023.12   | [ë‹¨êµ­ëŒ€í•™êµ ëŒ€í•™ì›] ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ ê³¼ëª© í”„ë¡œì íŠ¸ ì°¸ì—¬** 

---
### ğŸ§° Language & Tool Stacks
>
<p>
  <img src="https://img.shields.io/badge/SystemVerilog-8A2BE2" />
  <img src="https://img.shields.io/badge/UVM-8A2BE2" />
  <img src="https://img.shields.io/badge/Verilog-8A2BE2" />
  <img src="https://img.shields.io/badge/Python-3776AB?logo=python&logoColor=white" />
   <img src="https://img.shields.io/badge/C-00599C?logo=c&logoColor=white" /> 
  <img src="https://img.shields.io/badge/Linux-000000?logo=linux&logoColor=white" />
  <img src="https://img.shields.io/badge/Vivado-FFCC00" />
  <img src="https://img.shields.io/badge/Xcelium-FFCC00" />
  <img src="https://img.shields.io/badge/Design Compiler-FFCC00" />
</p>


---

### âœ‰ï¸ Contact
- Mail: junhoe99@naver.com 
---

### ğŸ“ˆ Stats
<p>
<img height="160"
     src="https://github-readme-stats.vercel.app/api/top-langs/?username=junhoe99&layout=compact&cache_seconds=86400&hide=tcl" />

</p>

