{
  "module_name": "soc21_enum.h",
  "hash_id": "c8de97b1cc9686dc781e3cda83db545c9310951a4050d94f03bbbd741b57bc43",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/soc21_enum.h",
  "human_readable_source": " \n#if !defined (_soc21_ENUM_HEADER)\n#define _soc21_ENUM_HEADER\n\n#ifndef _DRIVER_BUILD\n#ifndef GL_ZERO\n#define GL__ZERO                      BLEND_ZERO\n#define GL__ONE                       BLEND_ONE\n#define GL__SRC_COLOR                 BLEND_SRC_COLOR\n#define GL__ONE_MINUS_SRC_COLOR       BLEND_ONE_MINUS_SRC_COLOR\n#define GL__DST_COLOR                 BLEND_DST_COLOR\n#define GL__ONE_MINUS_DST_COLOR       BLEND_ONE_MINUS_DST_COLOR\n#define GL__SRC_ALPHA                 BLEND_SRC_ALPHA\n#define GL__ONE_MINUS_SRC_ALPHA       BLEND_ONE_MINUS_SRC_ALPHA\n#define GL__DST_ALPHA                 BLEND_DST_ALPHA\n#define GL__ONE_MINUS_DST_ALPHA       BLEND_ONE_MINUS_DST_ALPHA\n#define GL__SRC_ALPHA_SATURATE        BLEND_SRC_ALPHA_SATURATE\n#define GL__CONSTANT_COLOR            BLEND_CONSTANT_COLOR\n#define GL__ONE_MINUS_CONSTANT_COLOR  BLEND_ONE_MINUS_CONSTANT_COLOR\n#define GL__CONSTANT_ALPHA            BLEND_CONSTANT_ALPHA\n#define GL__ONE_MINUS_CONSTANT_ALPHA  BLEND_ONE_MINUS_CONSTANT_ALPHA\n#endif\n#endif\n\n \n\n \n\ntypedef enum DSM_DATA_SEL {\nDSM_DATA_SEL_DISABLE                     = 0x00000000,\nDSM_DATA_SEL_0                           = 0x00000001,\nDSM_DATA_SEL_1                           = 0x00000002,\nDSM_DATA_SEL_BOTH                        = 0x00000003,\n} DSM_DATA_SEL;\n\n \n\ntypedef enum DSM_ENABLE_ERROR_INJECT {\nDSM_ENABLE_ERROR_INJECT_FED_IN           = 0x00000000,\nDSM_ENABLE_ERROR_INJECT_SINGLE           = 0x00000001,\nDSM_ENABLE_ERROR_INJECT_UNCORRECTABLE    = 0x00000002,\nDSM_ENABLE_ERROR_INJECT_UNCORRECTABLE_LIMITED = 0x00000003,\n} DSM_ENABLE_ERROR_INJECT;\n\n \n\ntypedef enum DSM_SELECT_INJECT_DELAY {\nDSM_SELECT_INJECT_DELAY_NO_DELAY         = 0x00000000,\nDSM_SELECT_INJECT_DELAY_DELAY_ERROR      = 0x00000001,\n} DSM_SELECT_INJECT_DELAY;\n\n \n\ntypedef enum DSM_SINGLE_WRITE {\nDSM_SINGLE_WRITE_DIS                     = 0x00000000,\nDSM_SINGLE_WRITE_EN                      = 0x00000001,\n} DSM_SINGLE_WRITE;\n\n \n\ntypedef enum ENUM_NUM_SIMD_PER_CU {\nNUM_SIMD_PER_CU                          = 0x00000004,\n} ENUM_NUM_SIMD_PER_CU;\n\n \n\ntypedef enum GATCL1RequestType {\nGATCL1_TYPE_NORMAL                       = 0x00000000,\nGATCL1_TYPE_SHOOTDOWN                    = 0x00000001,\nGATCL1_TYPE_BYPASS                       = 0x00000002,\n} GATCL1RequestType;\n\n \n\ntypedef enum GL0V_CACHE_POLICIES {\nGL0V_CACHE_POLICY_MISS_LRU               = 0x00000000,\nGL0V_CACHE_POLICY_MISS_EVICT             = 0x00000001,\nGL0V_CACHE_POLICY_HIT_LRU                = 0x00000002,\nGL0V_CACHE_POLICY_HIT_EVICT              = 0x00000003,\n} GL0V_CACHE_POLICIES;\n\n \n\ntypedef enum GL1_CACHE_POLICIES {\nGL1_CACHE_POLICY_MISS_LRU                = 0x00000000,\nGL1_CACHE_POLICY_MISS_EVICT              = 0x00000001,\nGL1_CACHE_POLICY_HIT_LRU                 = 0x00000002,\nGL1_CACHE_POLICY_HIT_EVICT               = 0x00000003,\n} GL1_CACHE_POLICIES;\n\n \n\ntypedef enum GL1_CACHE_STORE_POLICIES {\nGL1_CACHE_STORE_POLICY_BYPASS            = 0x00000000,\n} GL1_CACHE_STORE_POLICIES;\n\n \n\ntypedef enum GL2_CACHE_POLICIES {\nGL2_CACHE_POLICY_LRU                     = 0x00000000,\nGL2_CACHE_POLICY_STREAM                  = 0x00000001,\nGL2_CACHE_POLICY_NOA                     = 0x00000002,\nGL2_CACHE_POLICY_BYPASS                  = 0x00000003,\n} GL2_CACHE_POLICIES;\n\n \n\ntypedef enum Hdp_SurfaceEndian {\nHDP_ENDIAN_NONE                          = 0x00000000,\nHDP_ENDIAN_8IN16                         = 0x00000001,\nHDP_ENDIAN_8IN32                         = 0x00000002,\nHDP_ENDIAN_8IN64                         = 0x00000003,\n} Hdp_SurfaceEndian;\n\n \n\ntypedef enum MTYPE {\nMTYPE_C_RW_US                            = 0x00000000,\nMTYPE_RESERVED_1                         = 0x00000001,\nMTYPE_C_RO_S                             = 0x00000002,\nMTYPE_UC                                 = 0x00000003,\nMTYPE_C_RW_S                             = 0x00000004,\nMTYPE_RESERVED_5                         = 0x00000005,\nMTYPE_C_RO_US                            = 0x00000006,\nMTYPE_RESERVED_7                         = 0x00000007,\n} MTYPE;\n\n \n\ntypedef enum PERFMON_COUNTER_MODE {\nPERFMON_COUNTER_MODE_ACCUM               = 0x00000000,\nPERFMON_COUNTER_MODE_ACTIVE_CYCLES       = 0x00000001,\nPERFMON_COUNTER_MODE_MAX                 = 0x00000002,\nPERFMON_COUNTER_MODE_DIRTY               = 0x00000003,\nPERFMON_COUNTER_MODE_SAMPLE              = 0x00000004,\nPERFMON_COUNTER_MODE_CYCLES_SINCE_FIRST_EVENT = 0x00000005,\nPERFMON_COUNTER_MODE_CYCLES_SINCE_LAST_EVENT = 0x00000006,\nPERFMON_COUNTER_MODE_CYCLES_GE_HI        = 0x00000007,\nPERFMON_COUNTER_MODE_CYCLES_EQ_HI        = 0x00000008,\nPERFMON_COUNTER_MODE_INACTIVE_CYCLES     = 0x00000009,\nPERFMON_COUNTER_MODE_RESERVED            = 0x0000000f,\n} PERFMON_COUNTER_MODE;\n\n \n\ntypedef enum PERFMON_SPM_MODE {\nPERFMON_SPM_MODE_OFF                     = 0x00000000,\nPERFMON_SPM_MODE_16BIT_CLAMP             = 0x00000001,\nPERFMON_SPM_MODE_16BIT_NO_CLAMP          = 0x00000002,\nPERFMON_SPM_MODE_32BIT_CLAMP             = 0x00000003,\nPERFMON_SPM_MODE_32BIT_NO_CLAMP          = 0x00000004,\nPERFMON_SPM_MODE_RESERVED_5              = 0x00000005,\nPERFMON_SPM_MODE_RESERVED_6              = 0x00000006,\nPERFMON_SPM_MODE_RESERVED_7              = 0x00000007,\nPERFMON_SPM_MODE_TEST_MODE_0             = 0x00000008,\nPERFMON_SPM_MODE_TEST_MODE_1             = 0x00000009,\nPERFMON_SPM_MODE_TEST_MODE_2             = 0x0000000a,\n} PERFMON_SPM_MODE;\n\n \n\ntypedef enum RMI_CID {\nRMI_CID_CC                               = 0x00000000,\nRMI_CID_FC                               = 0x00000001,\nRMI_CID_CM                               = 0x00000002,\nRMI_CID_DC                               = 0x00000003,\nRMI_CID_Z                                = 0x00000004,\nRMI_CID_S                                = 0x00000005,\nRMI_CID_TILE                             = 0x00000006,\nRMI_CID_ZPCPSD                           = 0x00000007,\n} RMI_CID;\n\n \n\ntypedef enum ReadPolicy {\nCACHE_LRU_RD                             = 0x00000000,\nCACHE_STREAM_RD                          = 0x00000001,\nCACHE_NOA                                = 0x00000002,\nRESERVED_RDPOLICY                        = 0x00000003,\n} ReadPolicy;\n\n \n\ntypedef enum SDMA_PERFMON_SEL {\nSDMA_PERFMON_SEL_CYCLE                   = 0x00000000,\nSDMA_PERFMON_SEL_IDLE                    = 0x00000001,\nSDMA_PERFMON_SEL_REG_IDLE                = 0x00000002,\nSDMA_PERFMON_SEL_RB_EMPTY                = 0x00000003,\nSDMA_PERFMON_SEL_RB_FULL                 = 0x00000004,\nSDMA_PERFMON_SEL_RB_WPTR_WRAP            = 0x00000005,\nSDMA_PERFMON_SEL_RB_RPTR_WRAP            = 0x00000006,\nSDMA_PERFMON_SEL_RB_WPTR_POLL_READ       = 0x00000007,\nSDMA_PERFMON_SEL_RB_RPTR_WB              = 0x00000008,\nSDMA_PERFMON_SEL_RB_CMD_IDLE             = 0x00000009,\nSDMA_PERFMON_SEL_RB_CMD_FULL             = 0x0000000a,\nSDMA_PERFMON_SEL_IB_CMD_IDLE             = 0x0000000b,\nSDMA_PERFMON_SEL_IB_CMD_FULL             = 0x0000000c,\nSDMA_PERFMON_SEL_EX_IDLE                 = 0x0000000d,\nSDMA_PERFMON_SEL_SRBM_REG_SEND           = 0x0000000e,\nSDMA_PERFMON_SEL_EX_IDLE_POLL_TIMER_EXPIRE = 0x0000000f,\nSDMA_PERFMON_SEL_WR_BA_RTR               = 0x00000010,\nSDMA_PERFMON_SEL_MC_WR_IDLE              = 0x00000011,\nSDMA_PERFMON_SEL_MC_WR_COUNT             = 0x00000012,\nSDMA_PERFMON_SEL_RD_BA_RTR               = 0x00000013,\nSDMA_PERFMON_SEL_MC_RD_IDLE              = 0x00000014,\nSDMA_PERFMON_SEL_MC_RD_COUNT             = 0x00000015,\nSDMA_PERFMON_SEL_MC_RD_RET_STALL         = 0x00000016,\nSDMA_PERFMON_SEL_MC_RD_NO_POLL_IDLE      = 0x00000017,\nSDMA_PERFMON_SEL_SEM_IDLE                = 0x0000001a,\nSDMA_PERFMON_SEL_SEM_REQ_STALL           = 0x0000001b,\nSDMA_PERFMON_SEL_SEM_REQ_COUNT           = 0x0000001c,\nSDMA_PERFMON_SEL_SEM_RESP_INCOMPLETE     = 0x0000001d,\nSDMA_PERFMON_SEL_SEM_RESP_FAIL           = 0x0000001e,\nSDMA_PERFMON_SEL_SEM_RESP_PASS           = 0x0000001f,\nSDMA_PERFMON_SEL_INT_IDLE                = 0x00000020,\nSDMA_PERFMON_SEL_INT_REQ_STALL           = 0x00000021,\nSDMA_PERFMON_SEL_INT_REQ_COUNT           = 0x00000022,\nSDMA_PERFMON_SEL_INT_RESP_ACCEPTED       = 0x00000023,\nSDMA_PERFMON_SEL_INT_RESP_RETRY          = 0x00000024,\nSDMA_PERFMON_SEL_NUM_PACKET              = 0x00000025,\nSDMA_PERFMON_SEL_CE_WREQ_IDLE            = 0x00000027,\nSDMA_PERFMON_SEL_CE_WR_IDLE              = 0x00000028,\nSDMA_PERFMON_SEL_CE_SPLIT_IDLE           = 0x00000029,\nSDMA_PERFMON_SEL_CE_RREQ_IDLE            = 0x0000002a,\nSDMA_PERFMON_SEL_CE_OUT_IDLE             = 0x0000002b,\nSDMA_PERFMON_SEL_CE_IN_IDLE              = 0x0000002c,\nSDMA_PERFMON_SEL_CE_DST_IDLE             = 0x0000002d,\nSDMA_PERFMON_SEL_CE_AFIFO_FULL           = 0x00000030,\nSDMA_PERFMON_SEL_CE_INFO_FULL            = 0x00000033,\nSDMA_PERFMON_SEL_CE_INFO1_FULL           = 0x00000034,\nSDMA_PERFMON_SEL_CE_RD_STALL             = 0x00000035,\nSDMA_PERFMON_SEL_CE_WR_STALL             = 0x00000036,\nSDMA_PERFMON_SEL_GFX_SELECT              = 0x00000037,\nSDMA_PERFMON_SEL_RLC0_SELECT             = 0x00000038,\nSDMA_PERFMON_SEL_RLC1_SELECT             = 0x00000039,\nSDMA_PERFMON_SEL_PAGE_SELECT             = 0x0000003a,\nSDMA_PERFMON_SEL_CTX_CHANGE              = 0x0000003b,\nSDMA_PERFMON_SEL_CTX_CHANGE_EXPIRED      = 0x0000003c,\nSDMA_PERFMON_SEL_CTX_CHANGE_EXCEPTION    = 0x0000003d,\nSDMA_PERFMON_SEL_DOORBELL                = 0x0000003e,\nSDMA_PERFMON_SEL_F32_L1_WR_VLD           = 0x0000003f,\nSDMA_PERFMON_SEL_CE_L1_WR_VLD            = 0x00000040,\nSDMA_PERFMON_SEL_CPF_SDMA_INVREQ         = 0x00000041,\nSDMA_PERFMON_SEL_SDMA_CPF_INVACK         = 0x00000042,\nSDMA_PERFMON_SEL_UTCL2_SDMA_INVREQ       = 0x00000043,\nSDMA_PERFMON_SEL_SDMA_UTCL2_INVACK       = 0x00000044,\nSDMA_PERFMON_SEL_UTCL2_SDMA_INVREQ_ALL   = 0x00000045,\nSDMA_PERFMON_SEL_SDMA_UTCL2_INVACK_ALL   = 0x00000046,\nSDMA_PERFMON_SEL_UTCL2_RET_XNACK         = 0x00000047,\nSDMA_PERFMON_SEL_UTCL2_RET_ACK           = 0x00000048,\nSDMA_PERFMON_SEL_UTCL2_FREE              = 0x00000049,\nSDMA_PERFMON_SEL_SDMA_UTCL2_SEND         = 0x0000004a,\nSDMA_PERFMON_SEL_DMA_L1_WR_SEND          = 0x0000004b,\nSDMA_PERFMON_SEL_DMA_L1_RD_SEND          = 0x0000004c,\nSDMA_PERFMON_SEL_DMA_MC_WR_SEND          = 0x0000004d,\nSDMA_PERFMON_SEL_DMA_MC_RD_SEND          = 0x0000004e,\nSDMA_PERFMON_SEL_GPUVM_INV_HIGH          = 0x0000004f,\nSDMA_PERFMON_SEL_GPUVM_INV_LOW           = 0x00000050,\nSDMA_PERFMON_SEL_L1_WRL2_IDLE            = 0x00000051,\nSDMA_PERFMON_SEL_L1_RDL2_IDLE            = 0x00000052,\nSDMA_PERFMON_SEL_L1_WRMC_IDLE            = 0x00000053,\nSDMA_PERFMON_SEL_L1_RDMC_IDLE            = 0x00000054,\nSDMA_PERFMON_SEL_L1_WR_INV_IDLE          = 0x00000055,\nSDMA_PERFMON_SEL_L1_RD_INV_IDLE          = 0x00000056,\nSDMA_PERFMON_SEL_META_L2_REQ_SEND        = 0x00000057,\nSDMA_PERFMON_SEL_L2_META_RET_VLD         = 0x00000058,\nSDMA_PERFMON_SEL_SDMA_UTCL2_RD_SEND      = 0x00000059,\nSDMA_PERFMON_SEL_UTCL2_SDMA_RD_RTN       = 0x0000005a,\nSDMA_PERFMON_SEL_SDMA_UTCL2_WR_SEND      = 0x0000005b,\nSDMA_PERFMON_SEL_UTCL2_SDMA_WR_RTN       = 0x0000005c,\nSDMA_PERFMON_SEL_META_REQ_SEND           = 0x0000005d,\nSDMA_PERFMON_SEL_META_RTN_VLD            = 0x0000005e,\nSDMA_PERFMON_SEL_TLBI_SEND               = 0x0000005f,\nSDMA_PERFMON_SEL_TLBI_RTN                = 0x00000060,\nSDMA_PERFMON_SEL_GCR_SEND                = 0x00000061,\nSDMA_PERFMON_SEL_GCR_RTN                 = 0x00000062,\nSDMA_PERFMON_SEL_UTCL1_TAG_DELAY_COUNTER = 0x00000063,\nSDMA_PERFMON_SEL_MMHUB_TAG_DELAY_COUNTER = 0x00000064,\n} SDMA_PERFMON_SEL;\n\n \n\ntypedef enum SDMA_PERF_SEL {\nSDMA_PERF_SEL_CYCLE                      = 0x00000000,\nSDMA_PERF_SEL_IDLE                       = 0x00000001,\nSDMA_PERF_SEL_REG_IDLE                   = 0x00000002,\nSDMA_PERF_SEL_RB_EMPTY                   = 0x00000003,\nSDMA_PERF_SEL_RB_FULL                    = 0x00000004,\nSDMA_PERF_SEL_RB_WPTR_WRAP               = 0x00000005,\nSDMA_PERF_SEL_RB_RPTR_WRAP               = 0x00000006,\nSDMA_PERF_SEL_RB_WPTR_POLL_READ          = 0x00000007,\nSDMA_PERF_SEL_RB_RPTR_WB                 = 0x00000008,\nSDMA_PERF_SEL_RB_CMD_IDLE                = 0x00000009,\nSDMA_PERF_SEL_RB_CMD_FULL                = 0x0000000a,\nSDMA_PERF_SEL_IB_CMD_IDLE                = 0x0000000b,\nSDMA_PERF_SEL_IB_CMD_FULL                = 0x0000000c,\nSDMA_PERF_SEL_EX_IDLE                    = 0x0000000d,\nSDMA_PERF_SEL_SRBM_REG_SEND              = 0x0000000e,\nSDMA_PERF_SEL_EX_IDLE_POLL_TIMER_EXPIRE  = 0x0000000f,\nSDMA_PERF_SEL_MC_WR_IDLE                 = 0x00000010,\nSDMA_PERF_SEL_MC_WR_COUNT                = 0x00000011,\nSDMA_PERF_SEL_MC_RD_IDLE                 = 0x00000012,\nSDMA_PERF_SEL_MC_RD_COUNT                = 0x00000013,\nSDMA_PERF_SEL_MC_RD_RET_STALL            = 0x00000014,\nSDMA_PERF_SEL_MC_RD_NO_POLL_IDLE         = 0x00000015,\nSDMA_PERF_SEL_SEM_IDLE                   = 0x00000018,\nSDMA_PERF_SEL_SEM_REQ_STALL              = 0x00000019,\nSDMA_PERF_SEL_SEM_REQ_COUNT              = 0x0000001a,\nSDMA_PERF_SEL_SEM_RESP_INCOMPLETE        = 0x0000001b,\nSDMA_PERF_SEL_SEM_RESP_FAIL              = 0x0000001c,\nSDMA_PERF_SEL_SEM_RESP_PASS              = 0x0000001d,\nSDMA_PERF_SEL_INT_IDLE                   = 0x0000001e,\nSDMA_PERF_SEL_INT_REQ_STALL              = 0x0000001f,\nSDMA_PERF_SEL_INT_REQ_COUNT              = 0x00000020,\nSDMA_PERF_SEL_INT_RESP_ACCEPTED          = 0x00000021,\nSDMA_PERF_SEL_INT_RESP_RETRY             = 0x00000022,\nSDMA_PERF_SEL_NUM_PACKET                 = 0x00000023,\nSDMA_PERF_SEL_CE_WREQ_IDLE               = 0x00000025,\nSDMA_PERF_SEL_CE_WR_IDLE                 = 0x00000026,\nSDMA_PERF_SEL_CE_SPLIT_IDLE              = 0x00000027,\nSDMA_PERF_SEL_CE_RREQ_IDLE               = 0x00000028,\nSDMA_PERF_SEL_CE_OUT_IDLE                = 0x00000029,\nSDMA_PERF_SEL_CE_IN_IDLE                 = 0x0000002a,\nSDMA_PERF_SEL_CE_DST_IDLE                = 0x0000002b,\nSDMA_PERF_SEL_CE_AFIFO_FULL              = 0x0000002e,\nSDMA_PERF_SEL_CE_INFO_FULL               = 0x00000031,\nSDMA_PERF_SEL_CE_INFO1_FULL              = 0x00000032,\nSDMA_PERF_SEL_CE_RD_STALL                = 0x00000033,\nSDMA_PERF_SEL_CE_WR_STALL                = 0x00000034,\nSDMA_PERF_SEL_GFX_SELECT                 = 0x00000035,\nSDMA_PERF_SEL_RLC0_SELECT                = 0x00000036,\nSDMA_PERF_SEL_RLC1_SELECT                = 0x00000037,\nSDMA_PERF_SEL_PAGE_SELECT                = 0x00000038,\nSDMA_PERF_SEL_CTX_CHANGE                 = 0x00000039,\nSDMA_PERF_SEL_CTX_CHANGE_EXPIRED         = 0x0000003a,\nSDMA_PERF_SEL_CTX_CHANGE_EXCEPTION       = 0x0000003b,\nSDMA_PERF_SEL_DOORBELL                   = 0x0000003c,\nSDMA_PERF_SEL_RD_BA_RTR                  = 0x0000003d,\nSDMA_PERF_SEL_WR_BA_RTR                  = 0x0000003e,\nSDMA_PERF_SEL_F32_L1_WR_VLD              = 0x0000003f,\nSDMA_PERF_SEL_CE_L1_WR_VLD               = 0x00000040,\nSDMA_PERF_SEL_CPF_SDMA_INVREQ            = 0x00000041,\nSDMA_PERF_SEL_SDMA_CPF_INVACK            = 0x00000042,\nSDMA_PERF_SEL_UTCL2_SDMA_INVREQ          = 0x00000043,\nSDMA_PERF_SEL_SDMA_UTCL2_INVACK          = 0x00000044,\nSDMA_PERF_SEL_UTCL2_SDMA_INVREQ_ALL      = 0x00000045,\nSDMA_PERF_SEL_SDMA_UTCL2_INVACK_ALL      = 0x00000046,\nSDMA_PERF_SEL_UTCL2_RET_XNACK            = 0x00000047,\nSDMA_PERF_SEL_UTCL2_RET_ACK              = 0x00000048,\nSDMA_PERF_SEL_UTCL2_FREE                 = 0x00000049,\nSDMA_PERF_SEL_SDMA_UTCL2_SEND            = 0x0000004a,\nSDMA_PERF_SEL_DMA_L1_WR_SEND             = 0x0000004b,\nSDMA_PERF_SEL_DMA_L1_RD_SEND             = 0x0000004c,\nSDMA_PERF_SEL_DMA_MC_WR_SEND             = 0x0000004d,\nSDMA_PERF_SEL_DMA_MC_RD_SEND             = 0x0000004e,\nSDMA_PERF_SEL_GPUVM_INV_HIGH             = 0x0000004f,\nSDMA_PERF_SEL_GPUVM_INV_LOW              = 0x00000050,\nSDMA_PERF_SEL_L1_WRL2_IDLE               = 0x00000051,\nSDMA_PERF_SEL_L1_RDL2_IDLE               = 0x00000052,\nSDMA_PERF_SEL_L1_WRMC_IDLE               = 0x00000053,\nSDMA_PERF_SEL_L1_RDMC_IDLE               = 0x00000054,\nSDMA_PERF_SEL_L1_WR_INV_IDLE             = 0x00000055,\nSDMA_PERF_SEL_L1_RD_INV_IDLE             = 0x00000056,\nSDMA_PERF_SEL_META_L2_REQ_SEND           = 0x00000057,\nSDMA_PERF_SEL_L2_META_RET_VLD            = 0x00000058,\nSDMA_PERF_SEL_SDMA_UTCL2_RD_SEND         = 0x00000059,\nSDMA_PERF_SEL_UTCL2_SDMA_RD_RTN          = 0x0000005a,\nSDMA_PERF_SEL_SDMA_UTCL2_WR_SEND         = 0x0000005b,\nSDMA_PERF_SEL_UTCL2_SDMA_WR_RTN          = 0x0000005c,\nSDMA_PERF_SEL_META_REQ_SEND              = 0x0000005d,\nSDMA_PERF_SEL_META_RTN_VLD               = 0x0000005e,\nSDMA_PERF_SEL_TLBI_SEND                  = 0x0000005f,\nSDMA_PERF_SEL_TLBI_RTN                   = 0x00000060,\nSDMA_PERF_SEL_GCR_SEND                   = 0x00000061,\nSDMA_PERF_SEL_GCR_RTN                    = 0x00000062,\nSDMA_PERF_SEL_CGCG_FENCE                 = 0x00000063,\nSDMA_PERF_SEL_CE_CH_WR_REQ               = 0x00000064,\nSDMA_PERF_SEL_CE_CH_WR_RET               = 0x00000065,\nSDMA_PERF_SEL_F32_CH_WR_REQ              = 0x00000066,\nSDMA_PERF_SEL_F32_CH_WR_RET              = 0x00000067,\nSDMA_PERF_SEL_CE_OR_F32_CH_RD_REQ        = 0x00000068,\nSDMA_PERF_SEL_CE_OR_F32_CH_RD_RET        = 0x00000069,\nSDMA_PERF_SEL_RB_CH_RD_REQ               = 0x0000006a,\nSDMA_PERF_SEL_RB_CH_RD_RET               = 0x0000006b,\nSDMA_PERF_SEL_IB_CH_RD_REQ               = 0x0000006c,\nSDMA_PERF_SEL_IB_CH_RD_RET               = 0x0000006d,\nSDMA_PERF_SEL_WPTR_CH_RD_REQ             = 0x0000006e,\nSDMA_PERF_SEL_WPTR_CH_RD_RET             = 0x0000006f,\nSDMA_PERF_SEL_UTCL1_UTCL2_REQ            = 0x00000070,\nSDMA_PERF_SEL_UTCL1_UTCL2_RET            = 0x00000071,\nSDMA_PERF_SEL_CMD_OP_MATCH               = 0x00000072,\nSDMA_PERF_SEL_CMD_OP_START               = 0x00000073,\nSDMA_PERF_SEL_CMD_OP_END                 = 0x00000074,\nSDMA_PERF_SEL_CE_BUSY                    = 0x00000075,\nSDMA_PERF_SEL_CE_BUSY_START              = 0x00000076,\nSDMA_PERF_SEL_CE_BUSY_END                = 0x00000077,\nSDMA_PERF_SEL_F32_PERFCNT_TRIGGER        = 0x00000078,\nSDMA_PERF_SEL_F32_PERFCNT_TRIGGER_START  = 0x00000079,\nSDMA_PERF_SEL_F32_PERFCNT_TRIGGER_END    = 0x0000007a,\nSDMA_PERF_SEL_CE_CH_WRREQ_SEND           = 0x0000007b,\nSDMA_PERF_SEL_CH_CE_WRRET_VALID          = 0x0000007c,\nSDMA_PERF_SEL_CE_CH_RDREQ_SEND           = 0x0000007d,\nSDMA_PERF_SEL_CH_CE_RDRET_VALID          = 0x0000007e,\n} SDMA_PERF_SEL;\n\n \n\ntypedef enum TCC_CACHE_POLICIES {\nTCC_CACHE_POLICY_LRU                     = 0x00000000,\nTCC_CACHE_POLICY_STREAM                  = 0x00000001,\n} TCC_CACHE_POLICIES;\n\n \n\ntypedef enum TCC_MTYPE {\nMTYPE_NC                                 = 0x00000000,\nMTYPE_WC                                 = 0x00000001,\nMTYPE_CC                                 = 0x00000002,\n} TCC_MTYPE;\n\n \n\ntypedef enum UTCL0FaultType {\nUTCL0_XNACK_SUCCESS                      = 0x00000000,\nUTCL0_XNACK_RETRY                        = 0x00000001,\nUTCL0_XNACK_PRT                          = 0x00000002,\nUTCL0_XNACK_NO_RETRY                     = 0x00000003,\n} UTCL0FaultType;\n\n \n\ntypedef enum UTCL0RequestType {\nUTCL0_TYPE_NORMAL                        = 0x00000000,\nUTCL0_TYPE_SHOOTDOWN                     = 0x00000001,\nUTCL0_TYPE_BYPASS                        = 0x00000002,\n} UTCL0RequestType;\n\n \n\ntypedef enum UTCL1FaultType {\nUTCL1_XNACK_SUCCESS                      = 0x00000000,\nUTCL1_XNACK_RETRY                        = 0x00000001,\nUTCL1_XNACK_PRT                          = 0x00000002,\nUTCL1_XNACK_NO_RETRY                     = 0x00000003,\n} UTCL1FaultType;\n\n \n\ntypedef enum UTCL1RequestType {\nUTCL1_TYPE_NORMAL                        = 0x00000000,\nUTCL1_TYPE_SHOOTDOWN                     = 0x00000001,\nUTCL1_TYPE_BYPASS                        = 0x00000002,\n} UTCL1RequestType;\n\n \n\ntypedef enum VMEMCMD_RETURN_ORDER {\nVMEMCMD_RETURN_OUT_OF_ORDER              = 0x00000000,\nVMEMCMD_RETURN_IN_ORDER                  = 0x00000001,\nVMEMCMD_RETURN_IN_ORDER_READ             = 0x00000002,\n} VMEMCMD_RETURN_ORDER;\n\n \n\ntypedef enum WritePolicy {\nCACHE_LRU_WR                             = 0x00000000,\nCACHE_STREAM                             = 0x00000001,\nCACHE_NOA_WR                             = 0x00000002,\nCACHE_BYPASS                             = 0x00000003,\n} WritePolicy;\n\n \n\n \n\ntypedef enum CNVC_BYPASS {\nCNVC_BYPASS_DISABLE                      = 0x00000000,\nCNVC_BYPASS_EN                           = 0x00000001,\n} CNVC_BYPASS;\n\n \n\ntypedef enum CNVC_COEF_FORMAT_ENUM {\nCNVC_FIX_S2_13                           = 0x00000000,\nCNVC_FIX_S3_12                           = 0x00000001,\n} CNVC_COEF_FORMAT_ENUM;\n\n \n\ntypedef enum CNVC_ENABLE {\nCNVC_DIS                                 = 0x00000000,\nCNVC_EN                                  = 0x00000001,\n} CNVC_ENABLE;\n\n \n\ntypedef enum CNVC_PENDING {\nCNVC_NOT_PENDING                         = 0x00000000,\nCNVC_YES_PENDING                         = 0x00000001,\n} CNVC_PENDING;\n\n \n\ntypedef enum COLOR_KEYER_MODE {\nFORCE_00                                 = 0x00000000,\nFORCE_FF                                 = 0x00000001,\nRANGE_00                                 = 0x00000002,\nRANGE_FF                                 = 0x00000003,\n} COLOR_KEYER_MODE;\n\n \n\ntypedef enum DENORM_TRUNCATE {\nCNVC_ROUND                               = 0x00000000,\nCNVC_TRUNCATE                            = 0x00000001,\n} DENORM_TRUNCATE;\n\n \n\ntypedef enum FORMAT_CROSSBAR {\nFORMAT_CROSSBAR_R                        = 0x00000000,\nFORMAT_CROSSBAR_G                        = 0x00000001,\nFORMAT_CROSSBAR_B                        = 0x00000002,\n} FORMAT_CROSSBAR;\n\n \n\ntypedef enum PIX_EXPAND_MODE {\nPIX_DYNAMIC_EXPANSION                    = 0x00000000,\nPIX_ZERO_EXPANSION                       = 0x00000001,\n} PIX_EXPAND_MODE;\n\n \n\ntypedef enum PRE_CSC_MODE_ENUM {\nPRE_CSC_BYPASS                           = 0x00000000,\nPRE_CSC_SET_A                            = 0x00000001,\nPRE_CSC_SET_B                            = 0x00000002,\n} PRE_CSC_MODE_ENUM;\n\n \n\ntypedef enum PRE_DEGAM_MODE {\nPRE_DEGAM_BYPASS                         = 0x00000000,\nPRE_DEGAM_ENABLE                         = 0x00000001,\n} PRE_DEGAM_MODE;\n\n \n\ntypedef enum PRE_DEGAM_SELECT {\nPRE_DEGAM_SRGB                           = 0x00000000,\nPRE_DEGAM_GAMMA_22                       = 0x00000001,\nPRE_DEGAM_GAMMA_24                       = 0x00000002,\nPRE_DEGAM_GAMMA_26                       = 0x00000003,\nPRE_DEGAM_BT2020                         = 0x00000004,\nPRE_DEGAM_BT2100PQ                       = 0x00000005,\nPRE_DEGAM_BT2100HLG                      = 0x00000006,\n} PRE_DEGAM_SELECT;\n\n \n\ntypedef enum SURFACE_PIXEL_FORMAT {\nARGB1555                                 = 0x00000001,\nRGBA5551                                 = 0x00000002,\nRGB565                                   = 0x00000003,\nBGR565                                   = 0x00000004,\nARGB4444                                 = 0x00000005,\nRGBA4444                                 = 0x00000006,\nARGB8888                                 = 0x00000008,\nRGBA8888                                 = 0x00000009,\nARGB2101010                              = 0x0000000a,\nRGBA1010102                              = 0x0000000b,\nAYCrCb8888                               = 0x0000000c,\nYCrCbA8888                               = 0x0000000d,\nACrYCb8888                               = 0x0000000e,\nCrYCbA8888                               = 0x0000000f,\nARGB16161616_10MSB                       = 0x00000010,\nRGBA16161616_10MSB                       = 0x00000011,\nARGB16161616_10LSB                       = 0x00000012,\nRGBA16161616_10LSB                       = 0x00000013,\nARGB16161616_12MSB                       = 0x00000014,\nRGBA16161616_12MSB                       = 0x00000015,\nARGB16161616_12LSB                       = 0x00000016,\nRGBA16161616_12LSB                       = 0x00000017,\nARGB16161616_FLOAT                       = 0x00000018,\nRGBA16161616_FLOAT                       = 0x00000019,\nARGB16161616_UNORM                       = 0x0000001a,\nRGBA16161616_UNORM                       = 0x0000001b,\nARGB16161616_SNORM                       = 0x0000001c,\nRGBA16161616_SNORM                       = 0x0000001d,\nAYCrCb16161616_10MSB                     = 0x00000020,\nAYCrCb16161616_10LSB                     = 0x00000021,\nYCrCbA16161616_10MSB                     = 0x00000022,\nYCrCbA16161616_10LSB                     = 0x00000023,\nACrYCb16161616_10MSB                     = 0x00000024,\nACrYCb16161616_10LSB                     = 0x00000025,\nCrYCbA16161616_10MSB                     = 0x00000026,\nCrYCbA16161616_10LSB                     = 0x00000027,\nAYCrCb16161616_12MSB                     = 0x00000028,\nAYCrCb16161616_12LSB                     = 0x00000029,\nYCrCbA16161616_12MSB                     = 0x0000002a,\nYCrCbA16161616_12LSB                     = 0x0000002b,\nACrYCb16161616_12MSB                     = 0x0000002c,\nACrYCb16161616_12LSB                     = 0x0000002d,\nCrYCbA16161616_12MSB                     = 0x0000002e,\nCrYCbA16161616_12LSB                     = 0x0000002f,\nY8_CrCb88_420_PLANAR                     = 0x00000040,\nY8_CbCr88_420_PLANAR                     = 0x00000041,\nY10_CrCb1010_420_PLANAR                  = 0x00000042,\nY10_CbCr1010_420_PLANAR                  = 0x00000043,\nY12_CrCb1212_420_PLANAR                  = 0x00000044,\nY12_CbCr1212_420_PLANAR                  = 0x00000045,\nYCrYCb8888_422_PACKED                    = 0x00000048,\nYCbYCr8888_422_PACKED                    = 0x00000049,\nCrYCbY8888_422_PACKED                    = 0x0000004a,\nCbYCrY8888_422_PACKED                    = 0x0000004b,\nYCrYCb10101010_422_PACKED                = 0x0000004c,\nYCbYCr10101010_422_PACKED                = 0x0000004d,\nCrYCbY10101010_422_PACKED                = 0x0000004e,\nCbYCrY10101010_422_PACKED                = 0x0000004f,\nYCrYCb12121212_422_PACKED                = 0x00000050,\nYCbYCr12121212_422_PACKED                = 0x00000051,\nCrYCbY12121212_422_PACKED                = 0x00000052,\nCbYCrY12121212_422_PACKED                = 0x00000053,\nRGB111110_FIX                            = 0x00000070,\nBGR101111_FIX                            = 0x00000071,\nACrYCb2101010                            = 0x00000072,\nCrYCbA1010102                            = 0x00000073,\nRGBE                                     = 0x00000074,\nRGB111110_FLOAT                          = 0x00000076,\nBGR101111_FLOAT                          = 0x00000077,\nMONO_8                                   = 0x00000078,\nMONO_10MSB                               = 0x00000079,\nMONO_10LSB                               = 0x0000007a,\nMONO_12MSB                               = 0x0000007b,\nMONO_12LSB                               = 0x0000007c,\nMONO_16                                  = 0x0000007d,\n} SURFACE_PIXEL_FORMAT;\n\n \n\ntypedef enum XNORM {\nXNORM_A                                  = 0x00000000,\nXNORM_B                                  = 0x00000001,\n} XNORM;\n\n \n\n \n\ntypedef enum CUR_ENABLE {\nCUR_DIS                                  = 0x00000000,\nCUR_EN                                   = 0x00000001,\n} CUR_ENABLE;\n\n \n\ntypedef enum CUR_EXPAND_MODE {\nCUR_DYNAMIC_EXPANSION                    = 0x00000000,\nCUR_ZERO_EXPANSION                       = 0x00000001,\n} CUR_EXPAND_MODE;\n\n \n\ntypedef enum CUR_INV_CLAMP {\nCUR_CLAMP_DIS                            = 0x00000000,\nCUR_CLAMP_EN                             = 0x00000001,\n} CUR_INV_CLAMP;\n\n \n\ntypedef enum CUR_MODE {\nMONO_2BIT                                = 0x00000000,\nCOLOR_24BIT_1BIT_AND                     = 0x00000001,\nCOLOR_24BIT_8BIT_ALPHA_PREMULT           = 0x00000002,\nCOLOR_24BIT_8BIT_ALPHA_UNPREMULT         = 0x00000003,\nCOLOR_64BIT_FP_PREMULT                   = 0x00000004,\nCOLOR_64BIT_FP_UNPREMULT                 = 0x00000005,\n} CUR_MODE;\n\n \n\ntypedef enum CUR_PENDING {\nCUR_NOT_PENDING                          = 0x00000000,\nCUR_YES_PENDING                          = 0x00000001,\n} CUR_PENDING;\n\n \n\ntypedef enum CUR_ROM_EN {\nCUR_FP_NO_ROM                            = 0x00000000,\nCUR_FP_USE_ROM                           = 0x00000001,\n} CUR_ROM_EN;\n\n \n\n \n\ntypedef enum COEF_RAM_SELECT_RD {\nCOEF_RAM_SELECT_BACK                     = 0x00000000,\nCOEF_RAM_SELECT_CURRENT                  = 0x00000001,\n} COEF_RAM_SELECT_RD;\n\n \n\ntypedef enum DSCL_MODE_SEL {\nDSCL_MODE_SCALING_444_BYPASS             = 0x00000000,\nDSCL_MODE_SCALING_444_RGB_ENABLE         = 0x00000001,\nDSCL_MODE_SCALING_444_YCBCR_ENABLE       = 0x00000002,\nDSCL_MODE_SCALING_YCBCR_ENABLE           = 0x00000003,\nDSCL_MODE_LUMA_SCALING_BYPASS            = 0x00000004,\nDSCL_MODE_CHROMA_SCALING_BYPASS          = 0x00000005,\nDSCL_MODE_DSCL_BYPASS                    = 0x00000006,\n} DSCL_MODE_SEL;\n\n \n\ntypedef enum LB_ALPHA_EN {\nLB_ALPHA_DISABLE                         = 0x00000000,\nLB_ALPHA_ENABLE                          = 0x00000001,\n} LB_ALPHA_EN;\n\n \n\ntypedef enum LB_INTERLEAVE_EN {\nLB_INTERLEAVE_DISABLE                    = 0x00000000,\nLB_INTERLEAVE_ENABLE                     = 0x00000001,\n} LB_INTERLEAVE_EN;\n\n \n\ntypedef enum LB_MEMORY_CONFIG {\nLB_MEMORY_CONFIG_0                       = 0x00000000,\nLB_MEMORY_CONFIG_1                       = 0x00000001,\nLB_MEMORY_CONFIG_2                       = 0x00000002,\nLB_MEMORY_CONFIG_3                       = 0x00000003,\n} LB_MEMORY_CONFIG;\n\n \n\ntypedef enum OBUF_BYPASS_SEL {\nOBUF_BYPASS_DIS                          = 0x00000000,\nOBUF_BYPASS_EN                           = 0x00000001,\n} OBUF_BYPASS_SEL;\n\n \n\ntypedef enum OBUF_IS_HALF_RECOUT_WIDTH_SEL {\nOBUF_FULL_RECOUT                         = 0x00000000,\nOBUF_HALF_RECOUT                         = 0x00000001,\n} OBUF_IS_HALF_RECOUT_WIDTH_SEL;\n\n \n\ntypedef enum OBUF_USE_FULL_BUFFER_SEL {\nOBUF_RECOUT                              = 0x00000000,\nOBUF_FULL                                = 0x00000001,\n} OBUF_USE_FULL_BUFFER_SEL;\n\n \n\ntypedef enum SCL_2TAP_HARDCODE {\nSCL_COEF_2TAP_HARDCODE_OFF               = 0x00000000,\nSCL_COEF_2TAP_HARDCODE_ON                = 0x00000001,\n} SCL_2TAP_HARDCODE;\n\n \n\ntypedef enum SCL_ALPHA_COEF {\nSCL_ALPHA_COEF_FIRST                     = 0x00000000,\nSCL_ALPHA_COEF_SECOND                    = 0x00000001,\n} SCL_ALPHA_COEF;\n\n \n\ntypedef enum SCL_AUTOCAL_MODE {\nAUTOCAL_MODE_OFF                         = 0x00000000,\nAUTOCAL_MODE_AUTOSCALE                   = 0x00000001,\nAUTOCAL_MODE_AUTOCENTER                  = 0x00000002,\nAUTOCAL_MODE_AUTOREPLICATE               = 0x00000003,\n} SCL_AUTOCAL_MODE;\n\n \n\ntypedef enum SCL_BOUNDARY {\nSCL_BOUNDARY_EDGE                        = 0x00000000,\nSCL_BOUNDARY_BLACK                       = 0x00000001,\n} SCL_BOUNDARY;\n\n \n\ntypedef enum SCL_CHROMA_COEF {\nSCL_CHROMA_COEF_FIRST                    = 0x00000000,\nSCL_CHROMA_COEF_SECOND                   = 0x00000001,\n} SCL_CHROMA_COEF;\n\n \n\ntypedef enum SCL_COEF_FILTER_TYPE_SEL {\nSCL_COEF_LUMA_VERT_FILTER                = 0x00000000,\nSCL_COEF_LUMA_HORZ_FILTER                = 0x00000001,\nSCL_COEF_CHROMA_VERT_FILTER              = 0x00000002,\nSCL_COEF_CHROMA_HORZ_FILTER              = 0x00000003,\n} SCL_COEF_FILTER_TYPE_SEL;\n\n \n\ntypedef enum SCL_COEF_RAM_SEL {\nSCL_COEF_RAM_SEL_0                       = 0x00000000,\nSCL_COEF_RAM_SEL_1                       = 0x00000001,\n} SCL_COEF_RAM_SEL;\n\n \n\ntypedef enum SCL_SHARP_EN {\nSCL_SHARP_DISABLE                        = 0x00000000,\nSCL_SHARP_ENABLE                         = 0x00000001,\n} SCL_SHARP_EN;\n\n \n\n \n\ntypedef enum CMC_3DLUT_30BIT_ENUM {\nCMC_3DLUT_36BIT                          = 0x00000000,\nCMC_3DLUT_30BIT                          = 0x00000001,\n} CMC_3DLUT_30BIT_ENUM;\n\n \n\ntypedef enum CMC_3DLUT_RAM_SEL {\nCMC_RAM0_ACCESS                          = 0x00000000,\nCMC_RAM1_ACCESS                          = 0x00000001,\nCMC_RAM2_ACCESS                          = 0x00000002,\nCMC_RAM3_ACCESS                          = 0x00000003,\n} CMC_3DLUT_RAM_SEL;\n\n \n\ntypedef enum CMC_3DLUT_SIZE_ENUM {\nCMC_3DLUT_17CUBE                         = 0x00000000,\nCMC_3DLUT_9CUBE                          = 0x00000001,\n} CMC_3DLUT_SIZE_ENUM;\n\n \n\ntypedef enum CMC_LUT_2_CONFIG_ENUM {\nCMC_LUT_2CFG_NO_MEMORY                   = 0x00000000,\nCMC_LUT_2CFG_MEMORY_A                    = 0x00000001,\nCMC_LUT_2CFG_MEMORY_B                    = 0x00000002,\n} CMC_LUT_2_CONFIG_ENUM;\n\n \n\ntypedef enum CMC_LUT_2_MODE_ENUM {\nCMC_LUT_2_MODE_BYPASS                    = 0x00000000,\nCMC_LUT_2_MODE_RAMA_LUT                  = 0x00000001,\nCMC_LUT_2_MODE_RAMB_LUT                  = 0x00000002,\n} CMC_LUT_2_MODE_ENUM;\n\n \n\ntypedef enum CMC_LUT_NUM_SEG {\nCMC_SEGMENTS_1                           = 0x00000000,\nCMC_SEGMENTS_2                           = 0x00000001,\nCMC_SEGMENTS_4                           = 0x00000002,\nCMC_SEGMENTS_8                           = 0x00000003,\nCMC_SEGMENTS_16                          = 0x00000004,\nCMC_SEGMENTS_32                          = 0x00000005,\nCMC_SEGMENTS_64                          = 0x00000006,\nCMC_SEGMENTS_128                         = 0x00000007,\n} CMC_LUT_NUM_SEG;\n\n \n\ntypedef enum CMC_LUT_RAM_SEL {\nCMC_RAMA_ACCESS                          = 0x00000000,\nCMC_RAMB_ACCESS                          = 0x00000001,\n} CMC_LUT_RAM_SEL;\n\n \n\ntypedef enum CM_BYPASS {\nNON_BYPASS                               = 0x00000000,\nBYPASS_EN                                = 0x00000001,\n} CM_BYPASS;\n\n \n\ntypedef enum CM_COEF_FORMAT_ENUM {\nFIX_S2_13                                = 0x00000000,\nFIX_S3_12                                = 0x00000001,\n} CM_COEF_FORMAT_ENUM;\n\n \n\ntypedef enum CM_DATA_SIGNED {\nUNSIGNED                                 = 0x00000000,\nSIGNED                                   = 0x00000001,\n} CM_DATA_SIGNED;\n\n \n\ntypedef enum CM_EN {\nCM_DISABLE                               = 0x00000000,\nCM_ENABLE                                = 0x00000001,\n} CM_EN;\n\n \n\ntypedef enum CM_GAMMA_LUT_MODE_ENUM {\nBYPASS                                   = 0x00000000,\nRESERVED_1                               = 0x00000001,\nRAM_LUT                                  = 0x00000002,\nRESERVED_3                               = 0x00000003,\n} CM_GAMMA_LUT_MODE_ENUM;\n\n \n\ntypedef enum CM_GAMMA_LUT_PWL_DISABLE_ENUM {\nENABLE_PWL                               = 0x00000000,\nDISABLE_PWL                              = 0x00000001,\n} CM_GAMMA_LUT_PWL_DISABLE_ENUM;\n\n \n\ntypedef enum CM_GAMMA_LUT_SEL_ENUM {\nRAMA                                     = 0x00000000,\nRAMB                                     = 0x00000001,\n} CM_GAMMA_LUT_SEL_ENUM;\n\n \n\ntypedef enum CM_GAMUT_REMAP_MODE_ENUM {\nBYPASS_GAMUT                             = 0x00000000,\nGAMUT_COEF                               = 0x00000001,\nGAMUT_COEF_B                             = 0x00000002,\n} CM_GAMUT_REMAP_MODE_ENUM;\n\n \n\ntypedef enum CM_LUT_2_CONFIG_ENUM {\nLUT_2CFG_NO_MEMORY                       = 0x00000000,\nLUT_2CFG_MEMORY_A                        = 0x00000001,\nLUT_2CFG_MEMORY_B                        = 0x00000002,\n} CM_LUT_2_CONFIG_ENUM;\n\n \n\ntypedef enum CM_LUT_2_MODE_ENUM {\nLUT_2_MODE_BYPASS                        = 0x00000000,\nLUT_2_MODE_RAMA_LUT                      = 0x00000001,\nLUT_2_MODE_RAMB_LUT                      = 0x00000002,\n} CM_LUT_2_MODE_ENUM;\n\n \n\ntypedef enum CM_LUT_4_CONFIG_ENUM {\nLUT_4CFG_NO_MEMORY                       = 0x00000000,\nLUT_4CFG_ROM_A                           = 0x00000001,\nLUT_4CFG_ROM_B                           = 0x00000002,\nLUT_4CFG_MEMORY_A                        = 0x00000003,\nLUT_4CFG_MEMORY_B                        = 0x00000004,\n} CM_LUT_4_CONFIG_ENUM;\n\n \n\ntypedef enum CM_LUT_4_MODE_ENUM {\nLUT_4_MODE_BYPASS                        = 0x00000000,\nLUT_4_MODE_ROMA_LUT                      = 0x00000001,\nLUT_4_MODE_ROMB_LUT                      = 0x00000002,\nLUT_4_MODE_RAMA_LUT                      = 0x00000003,\nLUT_4_MODE_RAMB_LUT                      = 0x00000004,\n} CM_LUT_4_MODE_ENUM;\n\n \n\ntypedef enum CM_LUT_CONFIG_MODE {\nDIFFERENT_RGB                            = 0x00000000,\nALL_USE_R                                = 0x00000001,\n} CM_LUT_CONFIG_MODE;\n\n \n\ntypedef enum CM_LUT_NUM_SEG {\nSEGMENTS_1                               = 0x00000000,\nSEGMENTS_2                               = 0x00000001,\nSEGMENTS_4                               = 0x00000002,\nSEGMENTS_8                               = 0x00000003,\nSEGMENTS_16                              = 0x00000004,\nSEGMENTS_32                              = 0x00000005,\nSEGMENTS_64                              = 0x00000006,\nSEGMENTS_128                             = 0x00000007,\n} CM_LUT_NUM_SEG;\n\n \n\ntypedef enum CM_LUT_RAM_SEL {\nRAMA_ACCESS                              = 0x00000000,\nRAMB_ACCESS                              = 0x00000001,\n} CM_LUT_RAM_SEL;\n\n \n\ntypedef enum CM_LUT_READ_COLOR_SEL {\nBLUE_LUT                                 = 0x00000000,\nGREEN_LUT                                = 0x00000001,\nRED_LUT                                  = 0x00000002,\n} CM_LUT_READ_COLOR_SEL;\n\n \n\ntypedef enum CM_LUT_READ_DBG {\nDISABLE_DEBUG                            = 0x00000000,\nENABLE_DEBUG                             = 0x00000001,\n} CM_LUT_READ_DBG;\n\n \n\ntypedef enum CM_PENDING {\nCM_NOT_PENDING                           = 0x00000000,\nCM_YES_PENDING                           = 0x00000001,\n} CM_PENDING;\n\n \n\ntypedef enum CM_POST_CSC_MODE_ENUM {\nBYPASS_POST_CSC                          = 0x00000000,\nCOEF_POST_CSC                            = 0x00000001,\nCOEF_POST_CSC_B                          = 0x00000002,\n} CM_POST_CSC_MODE_ENUM;\n\n \n\ntypedef enum CM_WRITE_BASE_ONLY {\nWRITE_BOTH                               = 0x00000000,\nWRITE_BASE_ONLY                          = 0x00000001,\n} CM_WRITE_BASE_ONLY;\n\n \n\n \n\ntypedef enum CRC_CUR_SEL {\nCRC_CUR_0                                = 0x00000000,\nCRC_CUR_1                                = 0x00000001,\n} CRC_CUR_SEL;\n\n \n\ntypedef enum CRC_INTERLACE_SEL {\nCRC_INTERLACE_0                          = 0x00000000,\nCRC_INTERLACE_1                          = 0x00000001,\nCRC_INTERLACE_2                          = 0x00000002,\nCRC_INTERLACE_3                          = 0x00000003,\n} CRC_INTERLACE_SEL;\n\n \n\ntypedef enum CRC_IN_CUR_SEL {\nCRC_IN_CUR_0                             = 0x00000000,\nCRC_IN_CUR_1                             = 0x00000001,\nCRC_IN_CUR_2                             = 0x00000002,\nCRC_IN_CUR_3                             = 0x00000003,\n} CRC_IN_CUR_SEL;\n\n \n\ntypedef enum CRC_IN_PIX_SEL {\nCRC_IN_PIX_0                             = 0x00000000,\nCRC_IN_PIX_1                             = 0x00000001,\nCRC_IN_PIX_2                             = 0x00000002,\nCRC_IN_PIX_3                             = 0x00000003,\nCRC_IN_PIX_4                             = 0x00000004,\nCRC_IN_PIX_5                             = 0x00000005,\nCRC_IN_PIX_6                             = 0x00000006,\nCRC_IN_PIX_7                             = 0x00000007,\n} CRC_IN_PIX_SEL;\n\n \n\ntypedef enum CRC_SRC_SEL {\nCRC_SRC_0                                = 0x00000000,\nCRC_SRC_1                                = 0x00000001,\nCRC_SRC_2                                = 0x00000002,\nCRC_SRC_3                                = 0x00000003,\n} CRC_SRC_SEL;\n\n \n\ntypedef enum CRC_STEREO_SEL {\nCRC_STEREO_0                             = 0x00000000,\nCRC_STEREO_1                             = 0x00000001,\nCRC_STEREO_2                             = 0x00000002,\nCRC_STEREO_3                             = 0x00000003,\n} CRC_STEREO_SEL;\n\n \n\ntypedef enum TEST_CLK_SEL {\nTEST_CLK_SEL_0                           = 0x00000000,\nTEST_CLK_SEL_1                           = 0x00000001,\nTEST_CLK_SEL_2                           = 0x00000002,\nTEST_CLK_SEL_3                           = 0x00000003,\nTEST_CLK_SEL_4                           = 0x00000004,\nTEST_CLK_SEL_5                           = 0x00000005,\nTEST_CLK_SEL_6                           = 0x00000006,\nTEST_CLK_SEL_7                           = 0x00000007,\n} TEST_CLK_SEL;\n\n \n\n \n\ntypedef enum PERFCOUNTER_ACTIVE {\nPERFCOUNTER_IS_IDLE                      = 0x00000000,\nPERFCOUNTER_IS_ACTIVE                    = 0x00000001,\n} PERFCOUNTER_ACTIVE;\n\n \n\ntypedef enum PERFCOUNTER_CNT0_STATE {\nPERFCOUNTER_CNT0_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT0_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT0_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT0_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT0_STATE;\n\n \n\ntypedef enum PERFCOUNTER_CNT1_STATE {\nPERFCOUNTER_CNT1_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT1_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT1_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT1_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT1_STATE;\n\n \n\ntypedef enum PERFCOUNTER_CNT2_STATE {\nPERFCOUNTER_CNT2_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT2_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT2_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT2_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT2_STATE;\n\n \n\ntypedef enum PERFCOUNTER_CNT3_STATE {\nPERFCOUNTER_CNT3_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT3_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT3_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT3_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT3_STATE;\n\n \n\ntypedef enum PERFCOUNTER_CNT4_STATE {\nPERFCOUNTER_CNT4_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT4_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT4_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT4_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT4_STATE;\n\n \n\ntypedef enum PERFCOUNTER_CNT5_STATE {\nPERFCOUNTER_CNT5_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT5_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT5_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT5_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT5_STATE;\n\n \n\ntypedef enum PERFCOUNTER_CNT6_STATE {\nPERFCOUNTER_CNT6_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT6_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT6_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT6_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT6_STATE;\n\n \n\ntypedef enum PERFCOUNTER_CNT7_STATE {\nPERFCOUNTER_CNT7_STATE_RESET             = 0x00000000,\nPERFCOUNTER_CNT7_STATE_START             = 0x00000001,\nPERFCOUNTER_CNT7_STATE_FREEZE            = 0x00000002,\nPERFCOUNTER_CNT7_STATE_HW                = 0x00000003,\n} PERFCOUNTER_CNT7_STATE;\n\n \n\ntypedef enum PERFCOUNTER_CNTL_SEL {\nPERFCOUNTER_CNTL_SEL_0                   = 0x00000000,\nPERFCOUNTER_CNTL_SEL_1                   = 0x00000001,\nPERFCOUNTER_CNTL_SEL_2                   = 0x00000002,\nPERFCOUNTER_CNTL_SEL_3                   = 0x00000003,\nPERFCOUNTER_CNTL_SEL_4                   = 0x00000004,\nPERFCOUNTER_CNTL_SEL_5                   = 0x00000005,\nPERFCOUNTER_CNTL_SEL_6                   = 0x00000006,\nPERFCOUNTER_CNTL_SEL_7                   = 0x00000007,\n} PERFCOUNTER_CNTL_SEL;\n\n \n\ntypedef enum PERFCOUNTER_CNTOFF_START_DIS {\nPERFCOUNTER_CNTOFF_START_ENABLE          = 0x00000000,\nPERFCOUNTER_CNTOFF_START_DISABLE         = 0x00000001,\n} PERFCOUNTER_CNTOFF_START_DIS;\n\n \n\ntypedef enum PERFCOUNTER_COUNTED_VALUE_TYPE {\nPERFCOUNTER_COUNTED_VALUE_TYPE_ACC       = 0x00000000,\nPERFCOUNTER_COUNTED_VALUE_TYPE_MAX       = 0x00000001,\nPERFCOUNTER_COUNTED_VALUE_TYPE_MIN       = 0x00000002,\n} PERFCOUNTER_COUNTED_VALUE_TYPE;\n\n \n\ntypedef enum PERFCOUNTER_CVALUE_SEL {\nPERFCOUNTER_CVALUE_SEL_47_0              = 0x00000000,\nPERFCOUNTER_CVALUE_SEL_15_0              = 0x00000001,\nPERFCOUNTER_CVALUE_SEL_31_16             = 0x00000002,\nPERFCOUNTER_CVALUE_SEL_47_32             = 0x00000003,\nPERFCOUNTER_CVALUE_SEL_11_0              = 0x00000004,\nPERFCOUNTER_CVALUE_SEL_23_12             = 0x00000005,\nPERFCOUNTER_CVALUE_SEL_35_24             = 0x00000006,\nPERFCOUNTER_CVALUE_SEL_47_36             = 0x00000007,\n} PERFCOUNTER_CVALUE_SEL;\n\n \n\ntypedef enum PERFCOUNTER_HW_CNTL_SEL {\nPERFCOUNTER_HW_CNTL_SEL_RUNEN            = 0x00000000,\nPERFCOUNTER_HW_CNTL_SEL_CNTOFF           = 0x00000001,\n} PERFCOUNTER_HW_CNTL_SEL;\n\n \n\ntypedef enum PERFCOUNTER_HW_STOP1_SEL {\nPERFCOUNTER_HW_STOP1_0                   = 0x00000000,\nPERFCOUNTER_HW_STOP1_1                   = 0x00000001,\n} PERFCOUNTER_HW_STOP1_SEL;\n\n \n\ntypedef enum PERFCOUNTER_HW_STOP2_SEL {\nPERFCOUNTER_HW_STOP2_0                   = 0x00000000,\nPERFCOUNTER_HW_STOP2_1                   = 0x00000001,\n} PERFCOUNTER_HW_STOP2_SEL;\n\n \n\ntypedef enum PERFCOUNTER_INC_MODE {\nPERFCOUNTER_INC_MODE_MULTI_BIT           = 0x00000000,\nPERFCOUNTER_INC_MODE_BOTH_EDGE           = 0x00000001,\nPERFCOUNTER_INC_MODE_LSB                 = 0x00000002,\nPERFCOUNTER_INC_MODE_POS_EDGE            = 0x00000003,\nPERFCOUNTER_INC_MODE_NEG_EDGE            = 0x00000004,\n} PERFCOUNTER_INC_MODE;\n\n \n\ntypedef enum PERFCOUNTER_INT_EN {\nPERFCOUNTER_INT_DISABLE                  = 0x00000000,\nPERFCOUNTER_INT_ENABLE                   = 0x00000001,\n} PERFCOUNTER_INT_EN;\n\n \n\ntypedef enum PERFCOUNTER_INT_TYPE {\nPERFCOUNTER_INT_TYPE_LEVEL               = 0x00000000,\nPERFCOUNTER_INT_TYPE_PULSE               = 0x00000001,\n} PERFCOUNTER_INT_TYPE;\n\n \n\ntypedef enum PERFCOUNTER_OFF_MASK {\nPERFCOUNTER_OFF_MASK_DISABLE             = 0x00000000,\nPERFCOUNTER_OFF_MASK_ENABLE              = 0x00000001,\n} PERFCOUNTER_OFF_MASK;\n\n \n\ntypedef enum PERFCOUNTER_RESTART_EN {\nPERFCOUNTER_RESTART_DISABLE              = 0x00000000,\nPERFCOUNTER_RESTART_ENABLE               = 0x00000001,\n} PERFCOUNTER_RESTART_EN;\n\n \n\ntypedef enum PERFCOUNTER_RUNEN_MODE {\nPERFCOUNTER_RUNEN_MODE_LEVEL             = 0x00000000,\nPERFCOUNTER_RUNEN_MODE_EDGE              = 0x00000001,\n} PERFCOUNTER_RUNEN_MODE;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL0 {\nPERFCOUNTER_STATE_SEL0_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL0_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL0;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL1 {\nPERFCOUNTER_STATE_SEL1_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL1_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL1;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL2 {\nPERFCOUNTER_STATE_SEL2_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL2_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL2;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL3 {\nPERFCOUNTER_STATE_SEL3_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL3_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL3;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL4 {\nPERFCOUNTER_STATE_SEL4_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL4_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL4;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL5 {\nPERFCOUNTER_STATE_SEL5_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL5_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL5;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL6 {\nPERFCOUNTER_STATE_SEL6_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL6_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL6;\n\n \n\ntypedef enum PERFCOUNTER_STATE_SEL7 {\nPERFCOUNTER_STATE_SEL7_GLOBAL            = 0x00000000,\nPERFCOUNTER_STATE_SEL7_LOCAL             = 0x00000001,\n} PERFCOUNTER_STATE_SEL7;\n\n \n\ntypedef enum PERFMON_CNTOFF_AND_OR {\nPERFMON_CNTOFF_OR                        = 0x00000000,\nPERFMON_CNTOFF_AND                       = 0x00000001,\n} PERFMON_CNTOFF_AND_OR;\n\n \n\ntypedef enum PERFMON_CNTOFF_INT_EN {\nPERFMON_CNTOFF_INT_DISABLE               = 0x00000000,\nPERFMON_CNTOFF_INT_ENABLE                = 0x00000001,\n} PERFMON_CNTOFF_INT_EN;\n\n \n\ntypedef enum PERFMON_CNTOFF_INT_TYPE {\nPERFMON_CNTOFF_INT_TYPE_LEVEL            = 0x00000000,\nPERFMON_CNTOFF_INT_TYPE_PULSE            = 0x00000001,\n} PERFMON_CNTOFF_INT_TYPE;\n\n \n\ntypedef enum PERFMON_STATE {\nPERFMON_STATE_RESET                      = 0x00000000,\nPERFMON_STATE_START                      = 0x00000001,\nPERFMON_STATE_FREEZE                     = 0x00000002,\nPERFMON_STATE_HW                         = 0x00000003,\n} PERFMON_STATE;\n\n \n\n \n\ntypedef enum BIGK_FRAGMENT_SIZE {\nVM_PG_SIZE_4KB                           = 0x00000000,\nVM_PG_SIZE_8KB                           = 0x00000001,\nVM_PG_SIZE_16KB                          = 0x00000002,\nVM_PG_SIZE_32KB                          = 0x00000003,\nVM_PG_SIZE_64KB                          = 0x00000004,\nVM_PG_SIZE_128KB                         = 0x00000005,\nVM_PG_SIZE_256KB                         = 0x00000006,\nVM_PG_SIZE_512KB                         = 0x00000007,\nVM_PG_SIZE_1024KB                        = 0x00000008,\nVM_PG_SIZE_2048KB                        = 0x00000009,\n} BIGK_FRAGMENT_SIZE;\n\n \n\ntypedef enum CHUNK_SIZE {\nCHUNK_SIZE_1KB                           = 0x00000000,\nCHUNK_SIZE_2KB                           = 0x00000001,\nCHUNK_SIZE_4KB                           = 0x00000002,\nCHUNK_SIZE_8KB                           = 0x00000003,\nCHUNK_SIZE_16KB                          = 0x00000004,\nCHUNK_SIZE_32KB                          = 0x00000005,\nCHUNK_SIZE_64KB                          = 0x00000006,\n} CHUNK_SIZE;\n\n \n\ntypedef enum COMPAT_LEVEL {\nADDR_GEN_ZERO                            = 0x00000000,\nADDR_GEN_ONE                             = 0x00000001,\nADDR_GEN_TWO                             = 0x00000002,\nADDR_RESERVED                            = 0x00000003,\n} COMPAT_LEVEL;\n\n \n\ntypedef enum DPTE_GROUP_SIZE {\nDPTE_GROUP_SIZE_64B                      = 0x00000000,\nDPTE_GROUP_SIZE_128B                     = 0x00000001,\nDPTE_GROUP_SIZE_256B                     = 0x00000002,\nDPTE_GROUP_SIZE_512B                     = 0x00000003,\nDPTE_GROUP_SIZE_1024B                    = 0x00000004,\nDPTE_GROUP_SIZE_2048B                    = 0x00000005,\n} DPTE_GROUP_SIZE;\n\n \n\ntypedef enum FORCE_ONE_ROW_FOR_FRAME {\nFORCE_ONE_ROW_FOR_FRAME_0                = 0x00000000,\nFORCE_ONE_ROW_FOR_FRAME_1                = 0x00000001,\n} FORCE_ONE_ROW_FOR_FRAME;\n\n \n\ntypedef enum HUBP_BLANK_EN {\nHUBP_BLANK_SW_DEASSERT                   = 0x00000000,\nHUBP_BLANK_SW_ASSERT                     = 0x00000001,\n} HUBP_BLANK_EN;\n\n \n\ntypedef enum HUBP_IN_BLANK {\nHUBP_IN_ACTIVE                           = 0x00000000,\nHUBP_IN_VBLANK                           = 0x00000001,\n} HUBP_IN_BLANK;\n\n \n\ntypedef enum HUBP_MEASURE_WIN_MODE_DCFCLK {\nHUBP_MEASURE_WIN_MODE_DCFCLK_0           = 0x00000000,\nHUBP_MEASURE_WIN_MODE_DCFCLK_1           = 0x00000001,\nHUBP_MEASURE_WIN_MODE_DCFCLK_2           = 0x00000002,\nHUBP_MEASURE_WIN_MODE_DCFCLK_3           = 0x00000003,\n} HUBP_MEASURE_WIN_MODE_DCFCLK;\n\n \n\ntypedef enum HUBP_NO_OUTSTANDING_REQ {\nOUTSTANDING_REQ                          = 0x00000000,\nNO_OUTSTANDING_REQ                       = 0x00000001,\n} HUBP_NO_OUTSTANDING_REQ;\n\n \n\ntypedef enum HUBP_SOFT_RESET {\nHUBP_SOFT_RESET_ON                       = 0x00000000,\nHUBP_SOFT_RESET_OFF                      = 0x00000001,\n} HUBP_SOFT_RESET;\n\n \n\ntypedef enum HUBP_TTU_DISABLE {\nHUBP_TTU_ENABLED                         = 0x00000000,\nHUBP_TTU_DISABLED                        = 0x00000001,\n} HUBP_TTU_DISABLE;\n\n \n\ntypedef enum HUBP_VREADY_AT_OR_AFTER_VSYNC {\nVREADY_BEFORE_VSYNC                      = 0x00000000,\nVREADY_AT_OR_AFTER_VSYNC                 = 0x00000001,\n} HUBP_VREADY_AT_OR_AFTER_VSYNC;\n\n \n\ntypedef enum HUBP_VTG_SEL {\nVTG_SEL_0                                = 0x00000000,\nVTG_SEL_1                                = 0x00000001,\nVTG_SEL_2                                = 0x00000002,\nVTG_SEL_3                                = 0x00000003,\nVTG_SEL_4                                = 0x00000004,\nVTG_SEL_5                                = 0x00000005,\n} HUBP_VTG_SEL;\n\n \n\ntypedef enum H_MIRROR_EN {\nHW_MIRRORING_DISABLE                     = 0x00000000,\nHW_MIRRORING_ENABLE                      = 0x00000001,\n} H_MIRROR_EN;\n\n \n\ntypedef enum LEGACY_PIPE_INTERLEAVE {\nLEGACY_PIPE_INTERLEAVE_256B              = 0x00000000,\nLEGACY_PIPE_INTERLEAVE_512B              = 0x00000001,\n} LEGACY_PIPE_INTERLEAVE;\n\n \n\ntypedef enum META_CHUNK_SIZE {\nMETA_CHUNK_SIZE_1KB                      = 0x00000000,\nMETA_CHUNK_SIZE_2KB                      = 0x00000001,\nMETA_CHUNK_SIZE_4KB                      = 0x00000002,\nMETA_CHUNK_SIZE_8KB                      = 0x00000003,\n} META_CHUNK_SIZE;\n\n \n\ntypedef enum META_LINEAR {\nMETA_SURF_TILED                          = 0x00000000,\nMETA_SURF_LINEAR                         = 0x00000001,\n} META_LINEAR;\n\n \n\ntypedef enum MIN_CHUNK_SIZE {\nNO_MIN_CHUNK_SIZE                        = 0x00000000,\nMIN_CHUNK_SIZE_256B                      = 0x00000001,\nMIN_CHUNK_SIZE_512B                      = 0x00000002,\nMIN_CHUNK_SIZE_1024B                     = 0x00000003,\n} MIN_CHUNK_SIZE;\n\n \n\ntypedef enum MIN_META_CHUNK_SIZE {\nNO_MIN_META_CHUNK_SIZE                   = 0x00000000,\nMIN_META_CHUNK_SIZE_64B                  = 0x00000001,\nMIN_META_CHUNK_SIZE_128B                 = 0x00000002,\nMIN_META_CHUNK_SIZE_256B                 = 0x00000003,\n} MIN_META_CHUNK_SIZE;\n\n \n\ntypedef enum PIPE_ALIGNED {\nPIPE_UNALIGNED_SURF                      = 0x00000000,\nPIPE_ALIGNED_SURF                        = 0x00000001,\n} PIPE_ALIGNED;\n\n \n\ntypedef enum PTE_BUFFER_MODE {\nPTE_BUFFER_MODE_0                        = 0x00000000,\nPTE_BUFFER_MODE_1                        = 0x00000001,\n} PTE_BUFFER_MODE;\n\n \n\ntypedef enum PTE_ROW_HEIGHT_LINEAR {\nPTE_ROW_HEIGHT_LINEAR_8L                 = 0x00000000,\nPTE_ROW_HEIGHT_LINEAR_16L                = 0x00000001,\nPTE_ROW_HEIGHT_LINEAR_32L                = 0x00000002,\nPTE_ROW_HEIGHT_LINEAR_64L                = 0x00000003,\nPTE_ROW_HEIGHT_LINEAR_128L               = 0x00000004,\nPTE_ROW_HEIGHT_LINEAR_256L               = 0x00000005,\nPTE_ROW_HEIGHT_LINEAR_512L               = 0x00000006,\nPTE_ROW_HEIGHT_LINEAR_1024L              = 0x00000007,\n} PTE_ROW_HEIGHT_LINEAR;\n\n \n\ntypedef enum ROTATION_ANGLE {\nROTATE_0_DEGREES                         = 0x00000000,\nROTATE_90_DEGREES                        = 0x00000001,\nROTATE_180_DEGREES                       = 0x00000002,\nROTATE_270_DEGREES                       = 0x00000003,\n} ROTATION_ANGLE;\n\n \n\ntypedef enum SWATH_HEIGHT {\nSWATH_HEIGHT_1L                          = 0x00000000,\nSWATH_HEIGHT_2L                          = 0x00000001,\nSWATH_HEIGHT_4L                          = 0x00000002,\nSWATH_HEIGHT_8L                          = 0x00000003,\nSWATH_HEIGHT_16L                         = 0x00000004,\n} SWATH_HEIGHT;\n\n \n\ntypedef enum USE_MALL_FOR_CURSOR {\nUSE_MALL_FOR_CURSOR_0                    = 0x00000000,\nUSE_MALL_FOR_CURSOR_1                    = 0x00000001,\n} USE_MALL_FOR_CURSOR;\n\n \n\ntypedef enum USE_MALL_FOR_PSTATE_CHANGE {\nUSE_MALL_FOR_PSTATE_CHANGE_0             = 0x00000000,\nUSE_MALL_FOR_PSTATE_CHANGE_1             = 0x00000001,\n} USE_MALL_FOR_PSTATE_CHANGE;\n\n \n\ntypedef enum USE_MALL_FOR_STATIC_SCREEN {\nUSE_MALL_FOR_STATIC_SCREEN_0             = 0x00000000,\nUSE_MALL_FOR_STATIC_SCREEN_1             = 0x00000001,\n} USE_MALL_FOR_STATIC_SCREEN;\n\n \n\ntypedef enum VMPG_SIZE {\nVMPG_SIZE_4KB                            = 0x00000000,\nVMPG_SIZE_64KB                           = 0x00000001,\n} VMPG_SIZE;\n\n \n\ntypedef enum VM_GROUP_SIZE {\nVM_GROUP_SIZE_64B                        = 0x00000000,\nVM_GROUP_SIZE_128B                       = 0x00000001,\nVM_GROUP_SIZE_256B                       = 0x00000002,\nVM_GROUP_SIZE_512B                       = 0x00000003,\nVM_GROUP_SIZE_1024B                      = 0x00000004,\nVM_GROUP_SIZE_2048B                      = 0x00000005,\n} VM_GROUP_SIZE;\n\n \n\n \n\ntypedef enum DFQ_MIN_FREE_ENTRIES {\nDFQ_MIN_FREE_ENTRIES_0                   = 0x00000000,\nDFQ_MIN_FREE_ENTRIES_1                   = 0x00000001,\nDFQ_MIN_FREE_ENTRIES_2                   = 0x00000002,\nDFQ_MIN_FREE_ENTRIES_3                   = 0x00000003,\nDFQ_MIN_FREE_ENTRIES_4                   = 0x00000004,\nDFQ_MIN_FREE_ENTRIES_5                   = 0x00000005,\nDFQ_MIN_FREE_ENTRIES_6                   = 0x00000006,\nDFQ_MIN_FREE_ENTRIES_7                   = 0x00000007,\n} DFQ_MIN_FREE_ENTRIES;\n\n \n\ntypedef enum DFQ_NUM_ENTRIES {\nDFQ_NUM_ENTRIES_0                        = 0x00000000,\nDFQ_NUM_ENTRIES_1                        = 0x00000001,\nDFQ_NUM_ENTRIES_2                        = 0x00000002,\nDFQ_NUM_ENTRIES_3                        = 0x00000003,\nDFQ_NUM_ENTRIES_4                        = 0x00000004,\nDFQ_NUM_ENTRIES_5                        = 0x00000005,\nDFQ_NUM_ENTRIES_6                        = 0x00000006,\nDFQ_NUM_ENTRIES_7                        = 0x00000007,\nDFQ_NUM_ENTRIES_8                        = 0x00000008,\n} DFQ_NUM_ENTRIES;\n\n \n\ntypedef enum DFQ_SIZE {\nDFQ_SIZE_0                               = 0x00000000,\nDFQ_SIZE_1                               = 0x00000001,\nDFQ_SIZE_2                               = 0x00000002,\nDFQ_SIZE_3                               = 0x00000003,\nDFQ_SIZE_4                               = 0x00000004,\nDFQ_SIZE_5                               = 0x00000005,\nDFQ_SIZE_6                               = 0x00000006,\nDFQ_SIZE_7                               = 0x00000007,\n} DFQ_SIZE;\n\n \n\ntypedef enum DMDATA_VM_DONE {\nDMDATA_VM_IS_NOT_DONE                    = 0x00000000,\nDMDATA_VM_IS_DONE                        = 0x00000001,\n} DMDATA_VM_DONE;\n\n \n\ntypedef enum EXPANSION_MODE {\nEXPANSION_MODE_ZERO                      = 0x00000000,\nEXPANSION_MODE_CONSERVATIVE              = 0x00000001,\nEXPANSION_MODE_OPTIMAL                   = 0x00000002,\n} EXPANSION_MODE;\n\n \n\ntypedef enum FLIP_RATE {\nFLIP_RATE_0                              = 0x00000000,\nFLIP_RATE_1                              = 0x00000001,\nFLIP_RATE_2                              = 0x00000002,\nFLIP_RATE_3                              = 0x00000003,\nFLIP_RATE_4                              = 0x00000004,\nFLIP_RATE_5                              = 0x00000005,\nFLIP_RATE_6                              = 0x00000006,\nFLIP_RATE_7                              = 0x00000007,\n} FLIP_RATE;\n\n \n\ntypedef enum INT_MASK {\nINT_DISABLED                             = 0x00000000,\nINT_ENABLED                              = 0x00000001,\n} INT_MASK;\n\n \n\ntypedef enum PIPE_IN_FLUSH_URGENT {\nPIPE_IN_FLUSH_URGENT_ENABLE              = 0x00000000,\nPIPE_IN_FLUSH_URGENT_DISABLE             = 0x00000001,\n} PIPE_IN_FLUSH_URGENT;\n\n \n\ntypedef enum PRQ_MRQ_FLUSH_URGENT {\nPRQ_MRQ_FLUSH_URGENT_ENABLE              = 0x00000000,\nPRQ_MRQ_FLUSH_URGENT_DISABLE             = 0x00000001,\n} PRQ_MRQ_FLUSH_URGENT;\n\n \n\ntypedef enum ROW_TTU_MODE {\nEND_OF_ROW_MODE                          = 0x00000000,\nWATERMARK_MODE                           = 0x00000001,\n} ROW_TTU_MODE;\n\n \n\ntypedef enum SURFACE_DCC {\nSURFACE_IS_NOT_DCC                       = 0x00000000,\nSURFACE_IS_DCC                           = 0x00000001,\n} SURFACE_DCC;\n\n \n\ntypedef enum SURFACE_DCC_IND_128B {\nSURFACE_DCC_IS_NOT_IND_128B              = 0x00000000,\nSURFACE_DCC_IS_IND_128B                  = 0x00000001,\n} SURFACE_DCC_IND_128B;\n\n \n\ntypedef enum SURFACE_DCC_IND_64B {\nSURFACE_DCC_IS_NOT_IND_64B               = 0x00000000,\nSURFACE_DCC_IS_IND_64B                   = 0x00000001,\n} SURFACE_DCC_IND_64B;\n\n \n\ntypedef enum SURFACE_DCC_IND_BLK {\nSURFACE_DCC_BLOCK_IS_UNCONSTRAINED       = 0x00000000,\nSURFACE_DCC_BLOCK_IS_IND_64B             = 0x00000001,\nSURFACE_DCC_BLOCK_IS_IND_128B            = 0x00000002,\nSURFACE_DCC_BLOCK_IS_IND_64B_NO_128BCL   = 0x00000003,\n} SURFACE_DCC_IND_BLK;\n\n \n\ntypedef enum SURFACE_FLIP_AWAY_INT_TYPE {\nSURFACE_FLIP_AWAY_INT_LEVEL              = 0x00000000,\nSURFACE_FLIP_AWAY_INT_PULSE              = 0x00000001,\n} SURFACE_FLIP_AWAY_INT_TYPE;\n\n \n\ntypedef enum SURFACE_FLIP_EXEC_DEBUG_MODE {\nSURFACE_FLIP_EXEC_NORMAL_MODE            = 0x00000000,\nSURFACE_FLIP_EXEC_DEBUG_MODE_ENABLE      = 0x00000001,\n} SURFACE_FLIP_EXEC_DEBUG_MODE;\n\n \n\ntypedef enum SURFACE_FLIP_INT_TYPE {\nSURFACE_FLIP_INT_LEVEL                   = 0x00000000,\nSURFACE_FLIP_INT_PULSE                   = 0x00000001,\n} SURFACE_FLIP_INT_TYPE;\n\n \n\ntypedef enum SURFACE_FLIP_IN_STEREOSYNC {\nSURFACE_FLIP_NOT_IN_STEREOSYNC_MODE      = 0x00000000,\nSURFACE_FLIP_IN_STEREOSYNC_MODE          = 0x00000001,\n} SURFACE_FLIP_IN_STEREOSYNC;\n\n \n\ntypedef enum SURFACE_FLIP_MODE_FOR_STEREOSYNC {\nFLIP_ANY_FRAME                           = 0x00000000,\nFLIP_LEFT_EYE                            = 0x00000001,\nFLIP_RIGHT_EYE                           = 0x00000002,\nSURFACE_FLIP_MODE_FOR_STEREOSYNC_RESERVED = 0x00000003,\n} SURFACE_FLIP_MODE_FOR_STEREOSYNC;\n\n \n\ntypedef enum SURFACE_FLIP_STEREO_SELECT_DISABLE {\nSURFACE_FLIP_STEREO_SELECT_ENABLED       = 0x00000000,\nSURFACE_FLIP_STEREO_SELECT_DISABLED      = 0x00000001,\n} SURFACE_FLIP_STEREO_SELECT_DISABLE;\n\n \n\ntypedef enum SURFACE_FLIP_STEREO_SELECT_POLARITY {\nSURFACE_FLIP_STEREO_SELECT_POLARITY_NOT_INVERT = 0x00000000,\nSURFACE_FLIP_STEREO_SELECT_POLARITY_INVERT = 0x00000001,\n} SURFACE_FLIP_STEREO_SELECT_POLARITY;\n\n \n\ntypedef enum SURFACE_FLIP_TYPE {\nSURFACE_V_FLIP                           = 0x00000000,\nSURFACE_I_FLIP                           = 0x00000001,\n} SURFACE_FLIP_TYPE;\n\n \n\ntypedef enum SURFACE_FLIP_VUPDATE_SKIP_NUM {\nSURFACE_FLIP_VUPDATE_SKIP_NUM_0          = 0x00000000,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_1          = 0x00000001,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_2          = 0x00000002,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_3          = 0x00000003,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_4          = 0x00000004,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_5          = 0x00000005,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_6          = 0x00000006,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_7          = 0x00000007,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_8          = 0x00000008,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_9          = 0x00000009,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_10         = 0x0000000a,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_11         = 0x0000000b,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_12         = 0x0000000c,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_13         = 0x0000000d,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_14         = 0x0000000e,\nSURFACE_FLIP_VUPDATE_SKIP_NUM_15         = 0x0000000f,\n} SURFACE_FLIP_VUPDATE_SKIP_NUM;\n\n \n\ntypedef enum SURFACE_INUSE_RAED_NO_LATCH {\nSURFACE_INUSE_IS_LATCHED                 = 0x00000000,\nSURFACE_INUSE_IS_NOT_LATCHED             = 0x00000001,\n} SURFACE_INUSE_RAED_NO_LATCH;\n\n \n\ntypedef enum SURFACE_TMZ {\nSURFACE_IS_NOT_TMZ                       = 0x00000000,\nSURFACE_IS_TMZ                           = 0x00000001,\n} SURFACE_TMZ;\n\n \n\ntypedef enum SURFACE_UPDATE_LOCK {\nSURFACE_UPDATE_IS_UNLOCKED               = 0x00000000,\nSURFACE_UPDATE_IS_LOCKED                 = 0x00000001,\n} SURFACE_UPDATE_LOCK;\n\n \n\n \n\ntypedef enum CROSSBAR_FOR_ALPHA {\nALPHA_DATA_ONTO_ALPHA_PORT               = 0x00000000,\nY_G_DATA_ONTO_ALPHA_PORT                 = 0x00000001,\nCB_B_DATA_ONTO_ALPHA_PORT                = 0x00000002,\nCR_R_DATA_ONTO_ALPHA_PORT                = 0x00000003,\n} CROSSBAR_FOR_ALPHA;\n\n \n\ntypedef enum CROSSBAR_FOR_CB_B {\nALPHA_DATA_ONTO_CB_B_PORT                = 0x00000000,\nY_G_DATA_ONTO_CB_B_PORT                  = 0x00000001,\nCB_B_DATA_ONTO_CB_B_PORT                 = 0x00000002,\nCR_R_DATA_ONTO_CB_B_PORT                 = 0x00000003,\n} CROSSBAR_FOR_CB_B;\n\n \n\ntypedef enum CROSSBAR_FOR_CR_R {\nALPHA_DATA_ONTO_CR_R_PORT                = 0x00000000,\nY_G_DATA_ONTO_CR_R_PORT                  = 0x00000001,\nCB_B_DATA_ONTO_CR_R_PORT                 = 0x00000002,\nCR_R_DATA_ONTO_CR_R_PORT                 = 0x00000003,\n} CROSSBAR_FOR_CR_R;\n\n \n\ntypedef enum CROSSBAR_FOR_Y_G {\nALPHA_DATA_ONTO_Y_G_PORT                 = 0x00000000,\nY_G_DATA_ONTO_Y_G_PORT                   = 0x00000001,\nCB_B_DATA_ONTO_Y_G_PORT                  = 0x00000002,\nCR_R_DATA_ONTO_Y_G_PORT                  = 0x00000003,\n} CROSSBAR_FOR_Y_G;\n\n \n\ntypedef enum DETILE_BUFFER_PACKER_ENABLE {\nDETILE_BUFFER_PACKER_IS_DISABLE          = 0x00000000,\nDETILE_BUFFER_PACKER_IS_ENABLE           = 0x00000001,\n} DETILE_BUFFER_PACKER_ENABLE;\n\n \n\ntypedef enum MEM_PWR_DIS_MODE {\nMEM_POWER_DIS_MODE_ENABLE                = 0x00000000,\nMEM_POWER_DIS_MODE_DISABLE               = 0x00000001,\n} MEM_PWR_DIS_MODE;\n\n \n\ntypedef enum MEM_PWR_FORCE_MODE {\nMEM_POWER_FORCE_MODE_OFF                 = 0x00000000,\nMEM_POWER_FORCE_MODE_LIGHT_SLEEP         = 0x00000001,\nMEM_POWER_FORCE_MODE_DEEP_SLEEP          = 0x00000002,\nMEM_POWER_FORCE_MODE_SHUT_DOWN           = 0x00000003,\n} MEM_PWR_FORCE_MODE;\n\n \n\ntypedef enum MEM_PWR_STATUS {\nMEM_POWER_STATUS_ON                      = 0x00000000,\nMEM_POWER_STATUS_LIGHT_SLEEP             = 0x00000001,\nMEM_POWER_STATUS_DEEP_SLEEP              = 0x00000002,\nMEM_POWER_STATUS_SHUT_DOWN               = 0x00000003,\n} MEM_PWR_STATUS;\n\n \n\ntypedef enum PIPE_INT_MASK_MODE {\nPIPE_INT_MASK_MODE_DISABLE               = 0x00000000,\nPIPE_INT_MASK_MODE_ENABLE                = 0x00000001,\n} PIPE_INT_MASK_MODE;\n\n \n\ntypedef enum PIPE_INT_TYPE_MODE {\nPIPE_INT_TYPE_MODE_DISABLE               = 0x00000000,\nPIPE_INT_TYPE_MODE_ENABLE                = 0x00000001,\n} PIPE_INT_TYPE_MODE;\n\n \n\ntypedef enum PIXCDC_MEM_PWR_LIGHT_SLEEP_MODE {\nPIXCDC_MEM_POWER_LIGHT_SLEEP_MODE_OFF    = 0x00000000,\nPIXCDC_MEM_POWER_LIGHT_SLEEP_MODE_1      = 0x00000001,\n} PIXCDC_MEM_PWR_LIGHT_SLEEP_MODE;\n\n \n\n \n\ntypedef enum CROB_MEM_PWR_LIGHT_SLEEP_MODE {\nCROB_MEM_POWER_LIGHT_SLEEP_MODE_OFF      = 0x00000000,\nCROB_MEM_POWER_LIGHT_SLEEP_MODE_1        = 0x00000001,\nCROB_MEM_POWER_LIGHT_SLEEP_MODE_2        = 0x00000002,\n} CROB_MEM_PWR_LIGHT_SLEEP_MODE;\n\n \n\ntypedef enum CURSOR_2X_MAGNIFY {\nCURSOR_2X_MAGNIFY_IS_DISABLE             = 0x00000000,\nCURSOR_2X_MAGNIFY_IS_ENABLE              = 0x00000001,\n} CURSOR_2X_MAGNIFY;\n\n \n\ntypedef enum CURSOR_ENABLE {\nCURSOR_IS_DISABLE                        = 0x00000000,\nCURSOR_IS_ENABLE                         = 0x00000001,\n} CURSOR_ENABLE;\n\n \n\ntypedef enum CURSOR_LINES_PER_CHUNK {\nCURSOR_LINE_PER_CHUNK_1                  = 0x00000000,\nCURSOR_LINE_PER_CHUNK_2                  = 0x00000001,\nCURSOR_LINE_PER_CHUNK_4                  = 0x00000002,\nCURSOR_LINE_PER_CHUNK_8                  = 0x00000003,\nCURSOR_LINE_PER_CHUNK_16                 = 0x00000004,\n} CURSOR_LINES_PER_CHUNK;\n\n \n\ntypedef enum CURSOR_MODE {\nCURSOR_MONO_2BIT                         = 0x00000000,\nCURSOR_COLOR_24BIT_1BIT_AND              = 0x00000001,\nCURSOR_COLOR_24BIT_8BIT_ALPHA_PREMULT    = 0x00000002,\nCURSOR_COLOR_24BIT_8BIT_ALPHA_UNPREMULT  = 0x00000003,\nCURSOR_COLOR_64BIT_FP_PREMULT            = 0x00000004,\nCURSOR_COLOR_64BIT_FP_UNPREMULT          = 0x00000005,\n} CURSOR_MODE;\n\n \n\ntypedef enum CURSOR_PERFMON_LATENCY_MEASURE_EN {\nCURSOR_PERFMON_LATENCY_MEASURE_IS_DISABLED = 0x00000000,\nCURSOR_PERFMON_LATENCY_MEASURE_IS_ENABLED = 0x00000001,\n} CURSOR_PERFMON_LATENCY_MEASURE_EN;\n\n \n\ntypedef enum CURSOR_PERFMON_LATENCY_MEASURE_SEL {\nCURSOR_PERFMON_LATENCY_MEASURE_MC_LATENCY = 0x00000000,\nCURSOR_PERFMON_LATENCY_MEASURE_CROB_LATENCY = 0x00000001,\n} CURSOR_PERFMON_LATENCY_MEASURE_SEL;\n\n \n\ntypedef enum CURSOR_PITCH {\nCURSOR_PITCH_64_PIXELS                   = 0x00000000,\nCURSOR_PITCH_128_PIXELS                  = 0x00000001,\nCURSOR_PITCH_256_PIXELS                  = 0x00000002,\n} CURSOR_PITCH;\n\n \n\ntypedef enum CURSOR_REQ_MODE {\nCURSOR_REQUEST_NORMALLY                  = 0x00000000,\nCURSOR_REQUEST_EARLY                     = 0x00000001,\n} CURSOR_REQ_MODE;\n\n \n\ntypedef enum CURSOR_SNOOP {\nCURSOR_IS_NOT_SNOOP                      = 0x00000000,\nCURSOR_IS_SNOOP                          = 0x00000001,\n} CURSOR_SNOOP;\n\n \n\ntypedef enum CURSOR_STEREO_EN {\nCURSOR_STEREO_IS_DISABLED                = 0x00000000,\nCURSOR_STEREO_IS_ENABLED                 = 0x00000001,\n} CURSOR_STEREO_EN;\n\n \n\ntypedef enum CURSOR_SURFACE_TMZ {\nCURSOR_SURFACE_IS_NOT_TMZ                = 0x00000000,\nCURSOR_SURFACE_IS_TMZ                    = 0x00000001,\n} CURSOR_SURFACE_TMZ;\n\n \n\ntypedef enum CURSOR_SYSTEM {\nCURSOR_IN_SYSTEM_PHYSICAL_ADDRESS        = 0x00000000,\nCURSOR_IN_GUEST_PHYSICAL_ADDRESS         = 0x00000001,\n} CURSOR_SYSTEM;\n\n \n\ntypedef enum CURSOR_XY_POSITION_ROTATION_AND_MIRRORING_BYPASS {\nCURSOR_XY_POSITION_ROTATION_AND_MIRRORING_BYPASS_0 = 0x00000000,\nCURSOR_XY_POSITION_ROTATION_AND_MIRRORING_BYPASS_1 = 0x00000001,\n} CURSOR_XY_POSITION_ROTATION_AND_MIRRORING_BYPASS;\n\n \n\ntypedef enum DMDATA_DONE {\nDMDATA_NOT_SENT_TO_DIG                   = 0x00000000,\nDMDATA_SENT_TO_DIG                       = 0x00000001,\n} DMDATA_DONE;\n\n \n\ntypedef enum DMDATA_MODE {\nDMDATA_SOFTWARE_UPDATE_MODE              = 0x00000000,\nDMDATA_HARDWARE_UPDATE_MODE              = 0x00000001,\n} DMDATA_MODE;\n\n \n\ntypedef enum DMDATA_QOS_MODE {\nDMDATA_QOS_LEVEL_FROM_TTU                = 0x00000000,\nDMDATA_QOS_LEVEL_FROM_SOFTWARE           = 0x00000001,\n} DMDATA_QOS_MODE;\n\n \n\ntypedef enum DMDATA_REPEAT {\nDMDATA_USE_FOR_CURRENT_FRAME_ONLY        = 0x00000000,\nDMDATA_USE_FOR_CURRENT_AND_FUTURE_FRAMES = 0x00000001,\n} DMDATA_REPEAT;\n\n \n\ntypedef enum DMDATA_UNDERFLOW {\nDMDATA_NOT_UNDERFLOW                     = 0x00000000,\nDMDATA_UNDERFLOWED                       = 0x00000001,\n} DMDATA_UNDERFLOW;\n\n \n\ntypedef enum DMDATA_UNDERFLOW_CLEAR {\nDMDATA_DONT_CLEAR                        = 0x00000000,\nDMDATA_CLEAR_UNDERFLOW_STATUS            = 0x00000001,\n} DMDATA_UNDERFLOW_CLEAR;\n\n \n\ntypedef enum DMDATA_UPDATED {\nDMDATA_NOT_UPDATED                       = 0x00000000,\nDMDATA_WAS_UPDATED                       = 0x00000001,\n} DMDATA_UPDATED;\n\n \n\n \n\ntypedef enum RESPONSE_STATUS {\nOKAY                                     = 0x00000000,\nEXOKAY                                   = 0x00000001,\nSLVERR                                   = 0x00000002,\nDECERR                                   = 0x00000003,\nEARLY                                    = 0x00000004,\nOKAY_NODATA                              = 0x00000005,\nPROTVIOL                                 = 0x00000006,\nTRANSERR                                 = 0x00000007,\nCMPTO                                    = 0x00000008,\nCRS                                      = 0x0000000c,\n} RESPONSE_STATUS;\n\n \n\n \n\ntypedef enum DCHUBBUB_DET_MEM_PWR_LIGHT_SLEEP_MODE {\nDCHUBBUB_DET_MEM_POWER_LIGHT_SLEEP_MODE_OFF = 0x00000000,\nDCHUBBUB_DET_MEM_POWER_LIGHT_SLEEP_MODE_1 = 0x00000001,\nDCHUBBUB_DET_MEM_POWER_LIGHT_SLEEP_MODE_2 = 0x00000002,\n} DCHUBBUB_DET_MEM_PWR_LIGHT_SLEEP_MODE;\n\n \n\ntypedef enum DCHUBBUB_MEM_PWR_DIS_MODE {\nDCHUBBUB_MEM_POWER_DIS_MODE_ENABLE       = 0x00000000,\nDCHUBBUB_MEM_POWER_DIS_MODE_DISABLE      = 0x00000001,\n} DCHUBBUB_MEM_PWR_DIS_MODE;\n\n \n\ntypedef enum DCHUBBUB_MEM_PWR_MODE {\nDCHUBBUB_MEM_POWER_MODE_OFF              = 0x00000000,\nDCHUBBUB_MEM_POWER_MODE_LIGHT_SLEEP      = 0x00000001,\nDCHUBBUB_MEM_POWER_MODE_DEEP_SLEEP       = 0x00000002,\nDCHUBBUB_MEM_POWER_MODE_SHUT_DOWN        = 0x00000003,\n} DCHUBBUB_MEM_PWR_MODE;\n\n \n\n \n\ntypedef enum MPC_CFG_ADR_CFG_CUR_VUPDATE_LOCK_SET {\nMPC_CFG_ADR_CFG_CUR_VUPDATE_LOCK_SET_FALSE = 0x00000000,\nMPC_CFG_ADR_CFG_CUR_VUPDATE_LOCK_SET_TRUE = 0x00000001,\n} MPC_CFG_ADR_CFG_CUR_VUPDATE_LOCK_SET;\n\n \n\ntypedef enum MPC_CFG_ADR_CFG_VUPDATE_LOCK_SET {\nMPC_CFG_ADR_CFG_VUPDATE_LOCK_SET_FALSE   = 0x00000000,\nMPC_CFG_ADR_CFG_VUPDATE_LOCK_SET_TRUE    = 0x00000001,\n} MPC_CFG_ADR_CFG_VUPDATE_LOCK_SET;\n\n \n\ntypedef enum MPC_CFG_ADR_VUPDATE_LOCK_SET {\nMPC_CFG_ADR_VUPDATE_LOCK_SET_FALSE       = 0x00000000,\nMPC_CFG_ADR_VUPDATE_LOCK_SET_TRUE        = 0x00000001,\n} MPC_CFG_ADR_VUPDATE_LOCK_SET;\n\n \n\ntypedef enum MPC_CFG_CFG_VUPDATE_LOCK_SET {\nMPC_CFG_CFG_VUPDATE_LOCK_SET_FALSE       = 0x00000000,\nMPC_CFG_CFG_VUPDATE_LOCK_SET_TRUE        = 0x00000001,\n} MPC_CFG_CFG_VUPDATE_LOCK_SET;\n\n \n\ntypedef enum MPC_CFG_CUR_VUPDATE_LOCK_SET {\nMPC_CFG_CUR_VUPDATE_LOCK_SET_FALSE       = 0x00000000,\nMPC_CFG_CUR_VUPDATE_LOCK_SET_TRUE        = 0x00000001,\n} MPC_CFG_CUR_VUPDATE_LOCK_SET;\n\n \n\ntypedef enum MPC_CFG_MPC_TEST_CLK_SEL {\nMPC_CFG_MPC_TEST_CLK_SEL_0               = 0x00000000,\nMPC_CFG_MPC_TEST_CLK_SEL_1               = 0x00000001,\nMPC_CFG_MPC_TEST_CLK_SEL_2               = 0x00000002,\nMPC_CFG_MPC_TEST_CLK_SEL_3               = 0x00000003,\n} MPC_CFG_MPC_TEST_CLK_SEL;\n\n \n\ntypedef enum MPC_CFG_TEST_DEBUG_INDEX_MPC_CFG_TEST_DEBUG_WRITE_EN {\nMPC_CFG_TEST_DEBUG_INDEX_MPC_CFG_TEST_DEBUG_WRITE_EN_FALSE = 0x00000000,\nMPC_CFG_TEST_DEBUG_INDEX_MPC_CFG_TEST_DEBUG_WRITE_EN_TRUE = 0x00000001,\n} MPC_CFG_TEST_DEBUG_INDEX_MPC_CFG_TEST_DEBUG_WRITE_EN;\n\n \n\ntypedef enum MPC_CRC_CALC_INTERLACE_MODE {\nMPC_CRC_INTERLACE_MODE_TOP               = 0x00000000,\nMPC_CRC_INTERLACE_MODE_BOTTOM            = 0x00000001,\nMPC_CRC_INTERLACE_MODE_BOTH_RESET_BOTTOM = 0x00000002,\nMPC_CRC_INTERLACE_MODE_BOTH_RESET_EACH   = 0x00000003,\n} MPC_CRC_CALC_INTERLACE_MODE;\n\n \n\ntypedef enum MPC_CRC_CALC_MODE {\nMPC_CRC_ONE_SHOT_MODE                    = 0x00000000,\nMPC_CRC_CONTINUOUS_MODE                  = 0x00000001,\n} MPC_CRC_CALC_MODE;\n\n \n\ntypedef enum MPC_CRC_CALC_STEREO_MODE {\nMPC_CRC_STEREO_MODE_LEFT                 = 0x00000000,\nMPC_CRC_STEREO_MODE_RIGHT                = 0x00000001,\nMPC_CRC_STEREO_MODE_BOTH_RESET_RIGHT     = 0x00000002,\nMPC_CRC_STEREO_MODE_BOTH_RESET_EACH      = 0x00000003,\n} MPC_CRC_CALC_STEREO_MODE;\n\n \n\ntypedef enum MPC_CRC_SOURCE_SELECT {\nMPC_CRC_SOURCE_SEL_DPP                   = 0x00000000,\nMPC_CRC_SOURCE_SEL_OPP                   = 0x00000001,\nMPC_CRC_SOURCE_SEL_DWB                   = 0x00000002,\nMPC_CRC_SOURCE_SEL_OTHER                 = 0x00000003,\n} MPC_CRC_SOURCE_SELECT;\n\n \n\ntypedef enum MPC_DEBUG_BUS1_DATA_SELECT {\nMPC_DEBUG_BUS1_DATA_SELECT_MPC_CFG       = 0x00000000,\nMPC_DEBUG_BUS1_DATA_SELECT_MPC_CONT      = 0x00000001,\nMPC_DEBUG_BUS1_DATA_SELECT_MPC_RSV1      = 0x00000002,\nMPC_DEBUG_BUS1_DATA_SELECT_MPC_RSV       = 0x00000003,\n} MPC_DEBUG_BUS1_DATA_SELECT;\n\n \n\ntypedef enum MPC_DEBUG_BUS2_DATA_SELECT {\nMPC_DEBUG_BUS2_DATA_SELECT_MPCC          = 0x00000000,\nMPC_DEBUG_BUS2_DATA_SELECT_MPCC_CONT     = 0x00000001,\nMPC_DEBUG_BUS2_DATA_SELECT_MPCC_MCM      = 0x00000002,\nMPC_DEBUG_BUS2_DATA_SELECT_RES           = 0x00000003,\n} MPC_DEBUG_BUS2_DATA_SELECT;\n\n \n\ntypedef enum MPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT {\nMPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT_MPC_DEBUG_ID = 0x00000000,\nMPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT_MPCC_DEBUG_ID = 0x00000001,\nMPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT_MPCC_OGAM_DEBUG_ID = 0x00000002,\nMPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT_MPC_OCSC_DEBUG_ID = 0x00000003,\nMPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT_SFR_DEBUG_DATA = 0x00000004,\nMPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT_SFT_DEBUG_DATA = 0x00000005,\nMPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT_RSV1 = 0x00000006,\nMPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT_MPCC_MCM_DEBUG_ID = 0x00000007,\n} MPC_DEBUG_BUS_DIRECT_OUT_DATA_SELECT;\n\n \n\ntypedef enum MPC_DEBUG_BUS_MPCC_BYTE_SELECT {\nMPC_DEBUG_BUS_MPCC_BYTE0                 = 0x00000000,\nMPC_DEBUG_BUS_MPCC_BYTE1                 = 0x00000001,\nMPC_DEBUG_BUS_MPCC_BYTE2                 = 0x00000002,\nMPC_DEBUG_BUS_MPCC_BYTE3                 = 0x00000003,\n} MPC_DEBUG_BUS_MPCC_BYTE_SELECT;\n\n \n\n \n\ntypedef enum MPC_OCSC_COEF_FORMAT {\nMPC_OCSC_COEF_FORMAT_S2_13               = 0x00000000,\nMPC_OCSC_COEF_FORMAT_S3_12               = 0x00000001,\n} MPC_OCSC_COEF_FORMAT;\n\n \n\ntypedef enum MPC_OCSC_TEST_DEBUG_INDEX_MPC_OCSC_TEST_DEBUG_WRITE_EN {\nMPC_OCSC_TEST_DEBUG_INDEX_MPC_OCSC_TEST_DEBUG_WRITE_EN_FALSE = 0x00000000,\nMPC_OCSC_TEST_DEBUG_INDEX_MPC_OCSC_TEST_DEBUG_WRITE_EN_TRUE = 0x00000001,\n} MPC_OCSC_TEST_DEBUG_INDEX_MPC_OCSC_TEST_DEBUG_WRITE_EN;\n\n \n\ntypedef enum MPC_OUT_CSC_MODE {\nMPC_OUT_CSC_MODE_0                       = 0x00000000,\nMPC_OUT_CSC_MODE_1                       = 0x00000001,\nMPC_OUT_CSC_MODE_2                       = 0x00000002,\nMPC_OUT_CSC_MODE_RSV                     = 0x00000003,\n} MPC_OUT_CSC_MODE;\n\n \n\ntypedef enum MPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_MODE {\nMPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_BYPASS = 0x00000000,\nMPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_6BITS = 0x00000001,\nMPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_8BITS = 0x00000002,\nMPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_9BITS = 0x00000003,\nMPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_10BITS = 0x00000004,\nMPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_11BITS = 0x00000005,\nMPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_12BITS = 0x00000006,\nMPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_PASSTHROUGH = 0x00000007,\n} MPC_OUT_DENORM_CONTROL_MPC_OUT_DENORM_MODE;\n\n \n\ntypedef enum MPC_OUT_RATE_CONTROL_DISABLE_SET {\nMPC_OUT_RATE_CONTROL_SET_ENABLE          = 0x00000000,\nMPC_OUT_RATE_CONTROL_SET_DISABLE         = 0x00000001,\n} MPC_OUT_RATE_CONTROL_DISABLE_SET;\n\n \n\n \n\ntypedef enum MPCC_BG_COLOR_BPC {\nMPCC_BG_COLOR_BPC_8bit                   = 0x00000000,\nMPCC_BG_COLOR_BPC_9bit                   = 0x00000001,\nMPCC_BG_COLOR_BPC_10bit                  = 0x00000002,\nMPCC_BG_COLOR_BPC_11bit                  = 0x00000003,\nMPCC_BG_COLOR_BPC_12bit                  = 0x00000004,\n} MPCC_BG_COLOR_BPC;\n\n \n\ntypedef enum MPCC_CONTROL_MPCC_ACTIVE_OVERLAP_ONLY {\nMPCC_CONTROL_MPCC_ACTIVE_OVERLAP_ONLY_FALSE = 0x00000000,\nMPCC_CONTROL_MPCC_ACTIVE_OVERLAP_ONLY_TRUE = 0x00000001,\n} MPCC_CONTROL_MPCC_ACTIVE_OVERLAP_ONLY;\n\n \n\ntypedef enum MPCC_CONTROL_MPCC_ALPHA_BLND_MODE {\nMPCC_CONTROL_MPCC_ALPHA_BLND_MODE_PER_PIXEL_ALPHA = 0x00000000,\nMPCC_CONTROL_MPCC_ALPHA_BLND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN = 0x00000001,\nMPCC_CONTROL_MPCC_ALPHA_BLND_MODE_GLOBAL_ALPHA = 0x00000002,\nMPCC_CONTROL_MPCC_ALPHA_BLND_MODE_UNUSED = 0x00000003,\n} MPCC_CONTROL_MPCC_ALPHA_BLND_MODE;\n\n \n\ntypedef enum MPCC_CONTROL_MPCC_ALPHA_MULTIPLIED_MODE {\nMPCC_CONTROL_MPCC_ALPHA_MULTIPLIED_MODE_FALSE = 0x00000000,\nMPCC_CONTROL_MPCC_ALPHA_MULTIPLIED_MODE_TRUE = 0x00000001,\n} MPCC_CONTROL_MPCC_ALPHA_MULTIPLIED_MODE;\n\n \n\ntypedef enum MPCC_CONTROL_MPCC_BOT_GAIN_MODE {\nMPCC_CONTROL_MPCC_BOT_GAIN_MODE_0        = 0x00000000,\nMPCC_CONTROL_MPCC_BOT_GAIN_MODE_1        = 0x00000001,\n} MPCC_CONTROL_MPCC_BOT_GAIN_MODE;\n\n \n\ntypedef enum MPCC_CONTROL_MPCC_MODE {\nMPCC_CONTROL_MPCC_MODE_BYPASS            = 0x00000000,\nMPCC_CONTROL_MPCC_MODE_TOP_LAYER_PASSTHROUGH = 0x00000001,\nMPCC_CONTROL_MPCC_MODE_TOP_LAYER_ONLY    = 0x00000002,\nMPCC_CONTROL_MPCC_MODE_TOP_BOT_BLENDING  = 0x00000003,\n} MPCC_CONTROL_MPCC_MODE;\n\n \n\ntypedef enum MPCC_SM_CONTROL_MPCC_SM_EN {\nMPCC_SM_CONTROL_MPCC_SM_EN_FALSE         = 0x00000000,\nMPCC_SM_CONTROL_MPCC_SM_EN_TRUE          = 0x00000001,\n} MPCC_SM_CONTROL_MPCC_SM_EN;\n\n \n\ntypedef enum MPCC_SM_CONTROL_MPCC_SM_FIELD_ALT {\nMPCC_SM_CONTROL_MPCC_SM_FIELD_ALT_FALSE  = 0x00000000,\nMPCC_SM_CONTROL_MPCC_SM_FIELD_ALT_TRUE   = 0x00000001,\n} MPCC_SM_CONTROL_MPCC_SM_FIELD_ALT;\n\n \n\ntypedef enum MPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_FRAME_POL {\nMPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_FRAME_POL_NO_FORCE = 0x00000000,\nMPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_FRAME_POL_RESERVED = 0x00000001,\nMPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_FRAME_POL_FORCE_LOW = 0x00000002,\nMPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_FRAME_POL_FORCE_HIGH = 0x00000003,\n} MPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_FRAME_POL;\n\n \n\ntypedef enum MPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_TOP_POL {\nMPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_TOP_POL_NO_FORCE = 0x00000000,\nMPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_TOP_POL_RESERVED = 0x00000001,\nMPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_TOP_POL_FORCE_LOW = 0x00000002,\nMPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_TOP_POL_FORCE_HIGH = 0x00000003,\n} MPCC_SM_CONTROL_MPCC_SM_FORCE_NEXT_TOP_POL;\n\n \n\ntypedef enum MPCC_SM_CONTROL_MPCC_SM_FRAME_ALT {\nMPCC_SM_CONTROL_MPCC_SM_FRAME_ALT_FALSE  = 0x00000000,\nMPCC_SM_CONTROL_MPCC_SM_FRAME_ALT_TRUE   = 0x00000001,\n} MPCC_SM_CONTROL_MPCC_SM_FRAME_ALT;\n\n \n\ntypedef enum MPCC_SM_CONTROL_MPCC_SM_MODE {\nMPCC_SM_CONTROL_MPCC_SM_MODE_SINGLE_PLANE = 0x00000000,\nMPCC_SM_CONTROL_MPCC_SM_MODE_ROW_SUBSAMPLING = 0x00000002,\nMPCC_SM_CONTROL_MPCC_SM_MODE_COLUMN_SUBSAMPLING = 0x00000004,\nMPCC_SM_CONTROL_MPCC_SM_MODE_CHECKERBOARD_SUBSAMPLING = 0x00000006,\n} MPCC_SM_CONTROL_MPCC_SM_MODE;\n\n \n\ntypedef enum MPCC_TEST_DEBUG_INDEX_MPCC_TEST_DEBUG_WRITE_EN {\nMPCC_TEST_DEBUG_INDEX_MPCC_TEST_DEBUG_WRITE_EN_FALSE = 0x00000000,\nMPCC_TEST_DEBUG_INDEX_MPCC_TEST_DEBUG_WRITE_EN_TRUE = 0x00000001,\n} MPCC_TEST_DEBUG_INDEX_MPCC_TEST_DEBUG_WRITE_EN;\n\n \n\n \n\ntypedef enum MPCC_GAMUT_REMAP_COEF_FORMAT_ENUM {\nMPCC_GAMUT_REMAP_COEF_FORMAT_S2_13       = 0x00000000,\nMPCC_GAMUT_REMAP_COEF_FORMAT_S3_12       = 0x00000001,\n} MPCC_GAMUT_REMAP_COEF_FORMAT_ENUM;\n\n \n\ntypedef enum MPCC_GAMUT_REMAP_MODE_ENUM {\nMPCC_GAMUT_REMAP_MODE_0                  = 0x00000000,\nMPCC_GAMUT_REMAP_MODE_1                  = 0x00000001,\nMPCC_GAMUT_REMAP_MODE_2                  = 0x00000002,\nMPCC_GAMUT_REMAP_MODE_RSV                = 0x00000003,\n} MPCC_GAMUT_REMAP_MODE_ENUM;\n\n \n\ntypedef enum MPCC_OGAM_LUT_2_CONFIG_ENUM {\nMPCC_OGAM_LUT_2CFG_NO_MEMORY             = 0x00000000,\nMPCC_OGAM_LUT_2CFG_MEMORY_A              = 0x00000001,\nMPCC_OGAM_LUT_2CFG_MEMORY_B              = 0x00000002,\n} MPCC_OGAM_LUT_2_CONFIG_ENUM;\n\n \n\ntypedef enum MPCC_OGAM_LUT_CONFIG_MODE {\nMPCC_OGAM_DIFFERENT_RGB                  = 0x00000000,\nMPCC_OGAM_ALL_USE_R                      = 0x00000001,\n} MPCC_OGAM_LUT_CONFIG_MODE;\n\n \n\ntypedef enum MPCC_OGAM_LUT_PWL_DISABLE_ENUM {\nMPCC_OGAM_ENABLE_PWL                     = 0x00000000,\nMPCC_OGAM_DISABLE_PWL                    = 0x00000001,\n} MPCC_OGAM_LUT_PWL_DISABLE_ENUM;\n\n \n\ntypedef enum MPCC_OGAM_LUT_RAM_CONTROL_MPCC_OGAM_LUT_RAM_SEL {\nMPCC_OGAM_LUT_RAM_CONTROL_MPCC_OGAM_LUT_RAM_SEL_RAMA = 0x00000000,\nMPCC_OGAM_LUT_RAM_CONTROL_MPCC_OGAM_LUT_RAM_SEL_RAMB = 0x00000001,\n} MPCC_OGAM_LUT_RAM_CONTROL_MPCC_OGAM_LUT_RAM_SEL;\n\n \n\ntypedef enum MPCC_OGAM_LUT_RAM_SEL {\nMPCC_OGAM_RAMA_ACCESS                    = 0x00000000,\nMPCC_OGAM_RAMB_ACCESS                    = 0x00000001,\n} MPCC_OGAM_LUT_RAM_SEL;\n\n \n\ntypedef enum MPCC_OGAM_LUT_READ_COLOR_SEL {\nMPCC_OGAM_BLUE_LUT                       = 0x00000000,\nMPCC_OGAM_GREEN_LUT                      = 0x00000001,\nMPCC_OGAM_RED_LUT                        = 0x00000002,\n} MPCC_OGAM_LUT_READ_COLOR_SEL;\n\n \n\ntypedef enum MPCC_OGAM_LUT_READ_DBG {\nMPCC_OGAM_DISABLE_DEBUG                  = 0x00000000,\nMPCC_OGAM_ENABLE_DEBUG                   = 0x00000001,\n} MPCC_OGAM_LUT_READ_DBG;\n\n \n\ntypedef enum MPCC_OGAM_LUT_SEL_ENUM {\nMPCC_OGAM_RAMA                           = 0x00000000,\nMPCC_OGAM_RAMB                           = 0x00000001,\n} MPCC_OGAM_LUT_SEL_ENUM;\n\n \n\ntypedef enum MPCC_OGAM_MODE_MPCC_OGAM_MODE_ENUM {\nMPCC_OGAM_MODE_0                         = 0x00000000,\nMPCC_OGAM_MODE_RSV1                      = 0x00000001,\nMPCC_OGAM_MODE_2                         = 0x00000002,\nMPCC_OGAM_MODE_RSV                       = 0x00000003,\n} MPCC_OGAM_MODE_MPCC_OGAM_MODE_ENUM;\n\n \n\ntypedef enum MPCC_OGAM_NUM_SEG {\nMPCC_OGAM_SEGMENTS_1                     = 0x00000000,\nMPCC_OGAM_SEGMENTS_2                     = 0x00000001,\nMPCC_OGAM_SEGMENTS_4                     = 0x00000002,\nMPCC_OGAM_SEGMENTS_8                     = 0x00000003,\nMPCC_OGAM_SEGMENTS_16                    = 0x00000004,\nMPCC_OGAM_SEGMENTS_32                    = 0x00000005,\nMPCC_OGAM_SEGMENTS_64                    = 0x00000006,\nMPCC_OGAM_SEGMENTS_128                   = 0x00000007,\n} MPCC_OGAM_NUM_SEG;\n\n \n\ntypedef enum MPCC_OGAM_TEST_DEBUG_INDEX_MPCC_OGAM_TEST_DEBUG_WRITE_EN {\nMPCC_OGAM_TEST_DEBUG_INDEX_MPCC_OGAM_TEST_DEBUG_WRITE_EN_FALSE = 0x00000000,\nMPCC_OGAM_TEST_DEBUG_INDEX_MPCC_OGAM_TEST_DEBUG_WRITE_EN_TRUE = 0x00000001,\n} MPCC_OGAM_TEST_DEBUG_INDEX_MPCC_OGAM_TEST_DEBUG_WRITE_EN;\n\n \n\n \n\ntypedef enum MPCC_MCM_3DLUT_30BIT_ENUM {\nMPCC_MCM_3DLUT_36BIT                     = 0x00000000,\nMPCC_MCM_3DLUT_30BIT                     = 0x00000001,\n} MPCC_MCM_3DLUT_30BIT_ENUM;\n\n \n\ntypedef enum MPCC_MCM_3DLUT_RAM_SEL {\nMPCC_MCM_RAM0_ACCESS                     = 0x00000000,\nMPCC_MCM_RAM1_ACCESS                     = 0x00000001,\nMPCC_MCM_RAM2_ACCESS                     = 0x00000002,\nMPCC_MCM_RAM3_ACCESS                     = 0x00000003,\n} MPCC_MCM_3DLUT_RAM_SEL;\n\n \n\ntypedef enum MPCC_MCM_3DLUT_SIZE_ENUM {\nMPCC_MCM_3DLUT_17CUBE                    = 0x00000000,\nMPCC_MCM_3DLUT_9CUBE                     = 0x00000001,\n} MPCC_MCM_3DLUT_SIZE_ENUM;\n\n \n\ntypedef enum MPCC_MCM_GAMMA_LUT_MODE_ENUM {\nMPCC_MCM_GAMMA_LUT_BYPASS                = 0x00000000,\nMPCC_MCM_GAMMA_LUT_RESERVED_1            = 0x00000001,\nMPCC_MCM_GAMMA_LUT_RAM_LUT               = 0x00000002,\nMPCC_MCM_GAMMA_LUT_RESERVED_3            = 0x00000003,\n} MPCC_MCM_GAMMA_LUT_MODE_ENUM;\n\n \n\ntypedef enum MPCC_MCM_GAMMA_LUT_PWL_DISABLE_ENUM {\nMPCC_MCM_GAMMA_LUT_ENABLE_PWL            = 0x00000000,\nMPCC_MCM_GAMMA_LUT_DISABLE_PWL           = 0x00000001,\n} MPCC_MCM_GAMMA_LUT_PWL_DISABLE_ENUM;\n\n \n\ntypedef enum MPCC_MCM_GAMMA_LUT_SEL_ENUM {\nMPCC_MCM_GAMMA_LUT_RAMA                  = 0x00000000,\nMPCC_MCM_GAMMA_LUT_RAMB                  = 0x00000001,\n} MPCC_MCM_GAMMA_LUT_SEL_ENUM;\n\n \n\ntypedef enum MPCC_MCM_LUT_2_MODE_ENUM {\nMPCC_MCM_LUT_2_MODE_BYPASS               = 0x00000000,\nMPCC_MCM_LUT_2_MODE_RAMA_LUT             = 0x00000001,\nMPCC_MCM_LUT_2_MODE_RAMB_LUT             = 0x00000002,\n} MPCC_MCM_LUT_2_MODE_ENUM;\n\n \n\ntypedef enum MPCC_MCM_LUT_CONFIG_MODE {\nMPCC_MCM_LUT_DIFFERENT_RGB               = 0x00000000,\nMPCC_MCM_LUT_ALL_USE_R                   = 0x00000001,\n} MPCC_MCM_LUT_CONFIG_MODE;\n\n \n\ntypedef enum MPCC_MCM_LUT_NUM_SEG {\nMPCC_MCM_LUT_SEGMENTS_1                  = 0x00000000,\nMPCC_MCM_LUT_SEGMENTS_2                  = 0x00000001,\nMPCC_MCM_LUT_SEGMENTS_4                  = 0x00000002,\nMPCC_MCM_LUT_SEGMENTS_8                  = 0x00000003,\nMPCC_MCM_LUT_SEGMENTS_16                 = 0x00000004,\nMPCC_MCM_LUT_SEGMENTS_32                 = 0x00000005,\nMPCC_MCM_LUT_SEGMENTS_64                 = 0x00000006,\nMPCC_MCM_LUT_SEGMENTS_128                = 0x00000007,\n} MPCC_MCM_LUT_NUM_SEG;\n\n \n\ntypedef enum MPCC_MCM_LUT_RAM_SEL {\nMPCC_MCM_LUT_RAMA_ACCESS                 = 0x00000000,\nMPCC_MCM_LUT_RAMB_ACCESS                 = 0x00000001,\n} MPCC_MCM_LUT_RAM_SEL;\n\n \n\ntypedef enum MPCC_MCM_LUT_READ_COLOR_SEL {\nMPCC_MCM_LUT_BLUE_LUT                    = 0x00000000,\nMPCC_MCM_LUT_GREEN_LUT                   = 0x00000001,\nMPCC_MCM_LUT_RED_LUT                     = 0x00000002,\n} MPCC_MCM_LUT_READ_COLOR_SEL;\n\n \n\ntypedef enum MPCC_MCM_LUT_READ_DBG {\nMPCC_MCM_LUT_DISABLE_DEBUG               = 0x00000000,\nMPCC_MCM_LUT_ENABLE_DEBUG                = 0x00000001,\n} MPCC_MCM_LUT_READ_DBG;\n\n \n\ntypedef enum MPCC_MCM_MEM_PWR_FORCE_ENUM {\nMPCC_MCM_MEM_PWR_FORCE_DIS               = 0x00000000,\nMPCC_MCM_MEM_PWR_FORCE_LS                = 0x00000001,\nMPCC_MCM_MEM_PWR_FORCE_DS                = 0x00000002,\nMPCC_MCM_MEM_PWR_FORCE_SD                = 0x00000003,\n} MPCC_MCM_MEM_PWR_FORCE_ENUM;\n\n \n\ntypedef enum MPCC_MCM_MEM_PWR_STATE_ENUM {\nMPCC_MCM_MEM_PWR_STATE_ON                = 0x00000000,\nMPCC_MCM_MEM_PWR_STATE_LS                = 0x00000001,\nMPCC_MCM_MEM_PWR_STATE_DS                = 0x00000002,\nMPCC_MCM_MEM_PWR_STATE_SD                = 0x00000003,\n} MPCC_MCM_MEM_PWR_STATE_ENUM;\n\n \n\n \n\n \n\ntypedef enum ENUM_DPG_BIT_DEPTH {\nENUM_DPG_BIT_DEPTH_6BPC                  = 0x00000000,\nENUM_DPG_BIT_DEPTH_8BPC                  = 0x00000001,\nENUM_DPG_BIT_DEPTH_10BPC                 = 0x00000002,\nENUM_DPG_BIT_DEPTH_12BPC                 = 0x00000003,\n} ENUM_DPG_BIT_DEPTH;\n\n \n\ntypedef enum ENUM_DPG_DYNAMIC_RANGE {\nENUM_DPG_DYNAMIC_RANGE_VESA              = 0x00000000,\nENUM_DPG_DYNAMIC_RANGE_CEA               = 0x00000001,\n} ENUM_DPG_DYNAMIC_RANGE;\n\n \n\ntypedef enum ENUM_DPG_EN {\nENUM_DPG_DISABLE                         = 0x00000000,\nENUM_DPG_ENABLE                          = 0x00000001,\n} ENUM_DPG_EN;\n\n \n\ntypedef enum ENUM_DPG_FIELD_POLARITY {\nENUM_DPG_FIELD_POLARITY_TOP_EVEN_BOTTOM_ODD = 0x00000000,\nENUM_DPG_FIELD_POLARITY_TOP_ODD_BOTTOM_EVEN = 0x00000001,\n} ENUM_DPG_FIELD_POLARITY;\n\n \n\ntypedef enum ENUM_DPG_MODE {\nENUM_DPG_MODE_RGB_COLOUR_BLOCK           = 0x00000000,\nENUM_DPG_MODE_YCBCR_601_COLOUR_BLOCK     = 0x00000001,\nENUM_DPG_MODE_YCBCR_709_COLOUR_BLOCK     = 0x00000002,\nENUM_DPG_MODE_VERTICAL_BAR               = 0x00000003,\nENUM_DPG_MODE_HORIZONTAL_BAR             = 0x00000004,\nENUM_DPG_MODE_RGB_SINGLE_RAMP            = 0x00000005,\nENUM_DPG_MODE_RGB_DUAL_RAMP              = 0x00000006,\nENUM_DPG_MODE_RGB_XR_BIAS                = 0x00000007,\n} ENUM_DPG_MODE;\n\n \n\n \n\ntypedef enum FMTMEM_PWR_DIS_CTRL {\nFMTMEM_ENABLE_MEM_PWR_CTRL               = 0x00000000,\nFMTMEM_DISABLE_MEM_PWR_CTRL              = 0x00000001,\n} FMTMEM_PWR_DIS_CTRL;\n\n \n\ntypedef enum FMTMEM_PWR_FORCE_CTRL {\nFMTMEM_NO_FORCE_REQUEST                  = 0x00000000,\nFMTMEM_FORCE_LIGHT_SLEEP_REQUEST         = 0x00000001,\nFMTMEM_FORCE_DEEP_SLEEP_REQUEST          = 0x00000002,\nFMTMEM_FORCE_SHUT_DOWN_REQUEST           = 0x00000003,\n} FMTMEM_PWR_FORCE_CTRL;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_25FRC_SEL {\nFMT_BIT_DEPTH_CONTROL_25FRC_SEL_Ei       = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_25FRC_SEL_Fi       = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_25FRC_SEL_Gi       = 0x00000002,\nFMT_BIT_DEPTH_CONTROL_25FRC_SEL_RESERVED = 0x00000003,\n} FMT_BIT_DEPTH_CONTROL_25FRC_SEL;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_50FRC_SEL {\nFMT_BIT_DEPTH_CONTROL_50FRC_SEL_A        = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_50FRC_SEL_B        = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_50FRC_SEL_C        = 0x00000002,\nFMT_BIT_DEPTH_CONTROL_50FRC_SEL_D        = 0x00000003,\n} FMT_BIT_DEPTH_CONTROL_50FRC_SEL;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_75FRC_SEL {\nFMT_BIT_DEPTH_CONTROL_75FRC_SEL_E        = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_75FRC_SEL_F        = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_75FRC_SEL_G        = 0x00000002,\nFMT_BIT_DEPTH_CONTROL_75FRC_SEL_RESERVED = 0x00000003,\n} FMT_BIT_DEPTH_CONTROL_75FRC_SEL;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH {\nFMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH_18BPP = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH_24BPP = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH_30BPP = 0x00000002,\n} FMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH {\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH_18BPP = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH_24BPP = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH_30BPP = 0x00000002,\n} FMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL {\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL_GREY_LEVEL2 = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL_GREY_LEVEL4 = 0x00000001,\n} FMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH {\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH_18BPP = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH_24BPP = 0x00000001,\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH_30BPP = 0x00000002,\n} FMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH;\n\n \n\ntypedef enum FMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE {\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE_TRUNCATION = 0x00000000,\nFMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE_ROUNDING = 0x00000001,\n} FMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE;\n\n \n\ntypedef enum FMT_CLAMP_CNTL_COLOR_FORMAT {\nFMT_CLAMP_CNTL_COLOR_FORMAT_6BPC         = 0x00000000,\nFMT_CLAMP_CNTL_COLOR_FORMAT_8BPC         = 0x00000001,\nFMT_CLAMP_CNTL_COLOR_FORMAT_10BPC        = 0x00000002,\nFMT_CLAMP_CNTL_COLOR_FORMAT_12BPC        = 0x00000003,\nFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED1    = 0x00000004,\nFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED2    = 0x00000005,\nFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED3    = 0x00000006,\nFMT_CLAMP_CNTL_COLOR_FORMAT_PROGRAMMABLE = 0x00000007,\n} FMT_CLAMP_CNTL_COLOR_FORMAT;\n\n \n\ntypedef enum FMT_CONTROL_CBCR_BIT_REDUCTION_BYPASS {\nFMT_CONTROL_CBCR_BIT_REDUCTION_BYPASS_DISABLE = 0x00000000,\nFMT_CONTROL_CBCR_BIT_REDUCTION_BYPASS_ENABLE = 0x00000001,\n} FMT_CONTROL_CBCR_BIT_REDUCTION_BYPASS;\n\n \n\ntypedef enum FMT_CONTROL_PIXEL_ENCODING {\nFMT_CONTROL_PIXEL_ENCODING_RGB444_OR_YCBCR444 = 0x00000000,\nFMT_CONTROL_PIXEL_ENCODING_YCBCR422      = 0x00000001,\nFMT_CONTROL_PIXEL_ENCODING_YCBCR420      = 0x00000002,\nFMT_CONTROL_PIXEL_ENCODING_RESERVED      = 0x00000003,\n} FMT_CONTROL_PIXEL_ENCODING;\n\n \n\ntypedef enum FMT_CONTROL_SUBSAMPLING_MODE {\nFMT_CONTROL_SUBSAMPLING_MODE_DROP        = 0x00000000,\nFMT_CONTROL_SUBSAMPLING_MODE_AVERAGE     = 0x00000001,\nFMT_CONTROL_SUBSAMPLING_MOME_3_TAP       = 0x00000002,\nFMT_CONTROL_SUBSAMPLING_MOME_RESERVED    = 0x00000003,\n} FMT_CONTROL_SUBSAMPLING_MODE;\n\n \n\ntypedef enum FMT_CONTROL_SUBSAMPLING_ORDER {\nFMT_CONTROL_SUBSAMPLING_ORDER_CB_BEFORE_CR = 0x00000000,\nFMT_CONTROL_SUBSAMPLING_ORDER_CR_BEFORE_CB = 0x00000001,\n} FMT_CONTROL_SUBSAMPLING_ORDER;\n\n \n\ntypedef enum FMT_DEBUG_CNTL_COLOR_SELECT {\nFMT_DEBUG_CNTL_COLOR_SELECT_BLUE         = 0x00000000,\nFMT_DEBUG_CNTL_COLOR_SELECT_GREEN        = 0x00000001,\nFMT_DEBUG_CNTL_COLOR_SELECT_RED1         = 0x00000002,\nFMT_DEBUG_CNTL_COLOR_SELECT_RED2         = 0x00000003,\n} FMT_DEBUG_CNTL_COLOR_SELECT;\n\n \n\ntypedef enum FMT_DYNAMIC_EXP_MODE {\nFMT_DYNAMIC_EXP_MODE_10to12              = 0x00000000,\nFMT_DYNAMIC_EXP_MODE_8to12               = 0x00000001,\n} FMT_DYNAMIC_EXP_MODE;\n\n \n\ntypedef enum FMT_FRAME_RANDOM_ENABLE_CONTROL {\nFMT_FRAME_RANDOM_ENABLE_RESET_EACH_FRAME = 0x00000000,\nFMT_FRAME_RANDOM_ENABLE_RESET_ONCE       = 0x00000001,\n} FMT_FRAME_RANDOM_ENABLE_CONTROL;\n\n \n\ntypedef enum FMT_POWER_STATE_ENUM {\nFMT_POWER_STATE_ENUM_ON                  = 0x00000000,\nFMT_POWER_STATE_ENUM_LS                  = 0x00000001,\nFMT_POWER_STATE_ENUM_DS                  = 0x00000002,\nFMT_POWER_STATE_ENUM_SD                  = 0x00000003,\n} FMT_POWER_STATE_ENUM;\n\n \n\ntypedef enum FMT_RGB_RANDOM_ENABLE_CONTROL {\nFMT_RGB_RANDOM_ENABLE_CONTROL_DISABLE    = 0x00000000,\nFMT_RGB_RANDOM_ENABLE_CONTROL_ENABLE     = 0x00000001,\n} FMT_RGB_RANDOM_ENABLE_CONTROL;\n\n \n\ntypedef enum FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP_CONTROL {\nFMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP_NO_SWAP = 0x00000000,\nFMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP_1 = 0x00000001,\nFMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP_2 = 0x00000002,\nFMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP_RESERVED = 0x00000003,\n} FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP_CONTROL;\n\n \n\ntypedef enum FMT_SPATIAL_DITHER_MODE {\nFMT_SPATIAL_DITHER_MODE_0                = 0x00000000,\nFMT_SPATIAL_DITHER_MODE_1                = 0x00000001,\nFMT_SPATIAL_DITHER_MODE_2                = 0x00000002,\nFMT_SPATIAL_DITHER_MODE_3                = 0x00000003,\n} FMT_SPATIAL_DITHER_MODE;\n\n \n\ntypedef enum FMT_STEREOSYNC_OVERRIDE_CONTROL {\nFMT_STEREOSYNC_OVERRIDE_CONTROL_0        = 0x00000000,\nFMT_STEREOSYNC_OVERRIDE_CONTROL_1        = 0x00000001,\n} FMT_STEREOSYNC_OVERRIDE_CONTROL;\n\n \n\ntypedef enum FMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0 {\nFMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0_BGR = 0x00000000,\nFMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0_RGB = 0x00000001,\n} FMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0;\n\n \n\n \n\ntypedef enum OPPBUF_DISPLAY_SEGMENTATION {\nOPPBUF_DISPLAY_SEGMENTATION_1_SEGMENT    = 0x00000000,\nOPPBUF_DISPLAY_SEGMENTATION_2_SEGMENT    = 0x00000001,\nOPPBUF_DISPLAY_SEGMENTATION_4_SEGMENT    = 0x00000002,\nOPPBUF_DISPLAY_SEGMENTATION_4_SEGMENT_SPLIT_LEFT = 0x00000003,\nOPPBUF_DISPLAY_SEGMENTATION_4_SEGMENT_SPLIT_RIGHT = 0x00000004,\n} OPPBUF_DISPLAY_SEGMENTATION;\n\n \n\n \n\ntypedef enum OPP_PIPE_CLOCK_ENABLE_CONTROL {\nOPP_PIPE_CLOCK_DISABLE                   = 0x00000000,\nOPP_PIPE_CLOCK_ENABLE                    = 0x00000001,\n} OPP_PIPE_CLOCK_ENABLE_CONTROL;\n\n \n\ntypedef enum OPP_PIPE_DIGTIAL_BYPASS_CONTROL {\nOPP_PIPE_DIGTIAL_BYPASS_DISABLE          = 0x00000000,\nOPP_PIPE_DIGTIAL_BYPASS_ENABLE           = 0x00000001,\n} OPP_PIPE_DIGTIAL_BYPASS_CONTROL;\n\n \n\n \n\ntypedef enum OPP_PIPE_CRC_CONT_EN {\nOPP_PIPE_CRC_MODE_ONE_SHOT               = 0x00000000,\nOPP_PIPE_CRC_MODE_CONTINUOUS             = 0x00000001,\n} OPP_PIPE_CRC_CONT_EN;\n\n \n\ntypedef enum OPP_PIPE_CRC_EN {\nOPP_PIPE_CRC_DISABLE                     = 0x00000000,\nOPP_PIPE_CRC_ENABLE                      = 0x00000001,\n} OPP_PIPE_CRC_EN;\n\n \n\ntypedef enum OPP_PIPE_CRC_INTERLACE_EN {\nOPP_PIPE_CRC_INTERLACE_EN_INTERPRET_AS_PROGRESSIVE = 0x00000000,\nOPP_PIPE_CRC_INTERLACE_EN_INTERPRET_AS_INTERLACED = 0x00000001,\n} OPP_PIPE_CRC_INTERLACE_EN;\n\n \n\ntypedef enum OPP_PIPE_CRC_INTERLACE_MODE {\nOPP_PIPE_CRC_INTERLACE_MODE_TOP          = 0x00000000,\nOPP_PIPE_CRC_INTERLACE_MODE_BOTTOM       = 0x00000001,\nOPP_PIPE_CRC_INTERLACE_MODE_BOTH_RESET_AFTER_BOTTOM_FIELD = 0x00000002,\nOPP_PIPE_CRC_INTERLACE_MODE_BOTH_RESET_AFTER_EACH_FIELD = 0x00000003,\n} OPP_PIPE_CRC_INTERLACE_MODE;\n\n \n\ntypedef enum OPP_PIPE_CRC_ONE_SHOT_PENDING {\nOPP_PIPE_CRC_ONE_SHOT_PENDING_NOT_PENDING = 0x00000000,\nOPP_PIPE_CRC_ONE_SHOT_PENDING_PENDING    = 0x00000001,\n} OPP_PIPE_CRC_ONE_SHOT_PENDING;\n\n \n\ntypedef enum OPP_PIPE_CRC_PIXEL_SELECT {\nOPP_PIPE_CRC_PIXEL_SELECT_ALL_PIXELS     = 0x00000000,\nOPP_PIPE_CRC_PIXEL_SELECT_RESERVED       = 0x00000001,\nOPP_PIPE_CRC_PIXEL_SELECT_EVEN_PIXELS    = 0x00000002,\nOPP_PIPE_CRC_PIXEL_SELECT_ODD_PIXELS     = 0x00000003,\n} OPP_PIPE_CRC_PIXEL_SELECT;\n\n \n\ntypedef enum OPP_PIPE_CRC_SOURCE_SELECT {\nOPP_PIPE_CRC_SOURCE_SELECT_FMT           = 0x00000000,\nOPP_PIPE_CRC_SOURCE_SELECT_SFT           = 0x00000001,\n} OPP_PIPE_CRC_SOURCE_SELECT;\n\n \n\ntypedef enum OPP_PIPE_CRC_STEREO_EN {\nOPP_PIPE_CRC_STEREO_EN_INTERPRET_AS_NON_STEREO = 0x00000000,\nOPP_PIPE_CRC_STEREO_EN_INTERPRET_AS_STEREO = 0x00000001,\n} OPP_PIPE_CRC_STEREO_EN;\n\n \n\ntypedef enum OPP_PIPE_CRC_STEREO_MODE {\nOPP_PIPE_CRC_STEREO_MODE_LEFT            = 0x00000000,\nOPP_PIPE_CRC_STEREO_MODE_RIGHT           = 0x00000001,\nOPP_PIPE_CRC_STEREO_MODE_BOTH_RESET_AFTER_RIGHT_EYE = 0x00000002,\nOPP_PIPE_CRC_STEREO_MODE_BOTH_RESET_AFTER_EACH_EYE = 0x00000003,\n} OPP_PIPE_CRC_STEREO_MODE;\n\n \n\n \n\ntypedef enum OPP_ABM_DEBUG_BUS_SELECT_CONTROL {\nDEBUG_BUS_SELECT_ABM0                    = 0x00000000,\nDEBUG_BUS_SELECT_ABM1                    = 0x00000001,\nDEBUG_BUS_SELECT_ABM2                    = 0x00000002,\nDEBUG_BUS_SELECT_ABM3                    = 0x00000003,\nDEBUG_BUS_SELECT_ABM_RESERVED0           = 0x00000004,\nDEBUG_BUS_SELECT_ABM_RESERVED1           = 0x00000005,\n} OPP_ABM_DEBUG_BUS_SELECT_CONTROL;\n\n \n\ntypedef enum OPP_DPG_DEBUG_BUS_SELECT_CONTROL {\nDEBUG_BUS_SELECT_DPG0                    = 0x00000000,\nDEBUG_BUS_SELECT_DPG1                    = 0x00000001,\nDEBUG_BUS_SELECT_DPG2                    = 0x00000002,\nDEBUG_BUS_SELECT_DPG3                    = 0x00000003,\nDEBUG_BUS_SELECT_DPG_RESERVED0           = 0x00000004,\nDEBUG_BUS_SELECT_DPG_RESERVED1           = 0x00000005,\n} OPP_DPG_DEBUG_BUS_SELECT_CONTROL;\n\n \n\ntypedef enum OPP_FMT_DEBUG_BUS_SELECT_CONTROL {\nDEBUG_BUS_SELECT_FMT0                    = 0x00000000,\nDEBUG_BUS_SELECT_FMT1                    = 0x00000001,\nDEBUG_BUS_SELECT_FMT2                    = 0x00000002,\nDEBUG_BUS_SELECT_FMT3                    = 0x00000003,\nDEBUG_BUS_SELECT_FMT_RESERVED0           = 0x00000004,\nDEBUG_BUS_SELECT_FMT_RESERVED1           = 0x00000005,\n} OPP_FMT_DEBUG_BUS_SELECT_CONTROL;\n\n \n\ntypedef enum OPP_OPPBUF_DEBUG_BUS_SELECT_CONTROL {\nDEBUG_BUS_SELECT_OPPBUF0                 = 0x00000000,\nDEBUG_BUS_SELECT_OPPBUF1                 = 0x00000001,\nDEBUG_BUS_SELECT_OPPBUF2                 = 0x00000002,\nDEBUG_BUS_SELECT_OPPBUF3                 = 0x00000003,\nDEBUG_BUS_SELECT_OPPBUF_RESERVED0        = 0x00000004,\nDEBUG_BUS_SELECT_OPPBUF_RESERVED1        = 0x00000005,\n} OPP_OPPBUF_DEBUG_BUS_SELECT_CONTROL;\n\n \n\ntypedef enum OPP_OPP_PIPE_DEBUG_BUS_SELECT_CONTROL {\nDEBUG_BUS_SELECT_OPP_PIPE0               = 0x00000000,\nDEBUG_BUS_SELECT_OPP_PIPE1               = 0x00000001,\nDEBUG_BUS_SELECT_OPP_PIPE2               = 0x00000002,\nDEBUG_BUS_SELECT_OPP_PIPE3               = 0x00000003,\nDEBUG_BUS_SELECT_OPP_PIPE_RESERVED0      = 0x00000004,\nDEBUG_BUS_SELECT_OPP_PIPE_RESERVED1      = 0x00000005,\n} OPP_OPP_PIPE_DEBUG_BUS_SELECT_CONTROL;\n\n \n\ntypedef enum OPP_TEST_CLK_SEL_CONTROL {\nOPP_TEST_CLK_SEL_DISPCLK_P               = 0x00000000,\nOPP_TEST_CLK_SEL_DISPCLK_R               = 0x00000001,\nOPP_TEST_CLK_SEL_DISPCLK_ABM0            = 0x00000002,\nOPP_TEST_CLK_SEL_DISPCLK_ABM1            = 0x00000003,\nOPP_TEST_CLK_SEL_DISPCLK_ABM2            = 0x00000004,\nOPP_TEST_CLK_SEL_DISPCLK_ABM3            = 0x00000005,\nOPP_TEST_CLK_SEL_RESERVED0               = 0x00000006,\nOPP_TEST_CLK_SEL_RESERVED1               = 0x00000007,\nOPP_TEST_CLK_SEL_DISPCLK_OPP0            = 0x00000008,\nOPP_TEST_CLK_SEL_DISPCLK_OPP1            = 0x00000009,\nOPP_TEST_CLK_SEL_DISPCLK_OPP2            = 0x0000000a,\nOPP_TEST_CLK_SEL_DISPCLK_OPP3            = 0x0000000b,\nOPP_TEST_CLK_SEL_RESERVED2               = 0x0000000c,\nOPP_TEST_CLK_SEL_RESERVED3               = 0x0000000d,\n} OPP_TEST_CLK_SEL_CONTROL;\n\n \n\ntypedef enum OPP_TOP_CLOCK_ENABLE_STATUS {\nOPP_TOP_CLOCK_DISABLED_STATUS            = 0x00000000,\nOPP_TOP_CLOCK_ENABLED_STATUS             = 0x00000001,\n} OPP_TOP_CLOCK_ENABLE_STATUS;\n\n \n\ntypedef enum OPP_TOP_CLOCK_GATING_CONTROL {\nOPP_TOP_CLOCK_GATING_ENABLED             = 0x00000000,\nOPP_TOP_CLOCK_GATING_DISABLED            = 0x00000001,\n} OPP_TOP_CLOCK_GATING_CONTROL;\n\n \n\n \n\ntypedef enum ENUM_DSCRM_EN {\nENUM_DSCRM_DISABLE                       = 0x00000000,\nENUM_DSCRM_ENABLE                        = 0x00000001,\n} ENUM_DSCRM_EN;\n\n \n\n \n\ntypedef enum MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK {\nMASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK_FALSE = 0x00000000,\nMASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK_TRUE = 0x00000001,\n} MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK;\n\n \n\ntypedef enum MASTER_UPDATE_LOCK_SEL {\nMASTER_UPDATE_LOCK_SEL_0                 = 0x00000000,\nMASTER_UPDATE_LOCK_SEL_1                 = 0x00000001,\nMASTER_UPDATE_LOCK_SEL_2                 = 0x00000002,\nMASTER_UPDATE_LOCK_SEL_3                 = 0x00000003,\nMASTER_UPDATE_LOCK_SEL_RESERVED4         = 0x00000004,\nMASTER_UPDATE_LOCK_SEL_RESERVED5         = 0x00000005,\n} MASTER_UPDATE_LOCK_SEL;\n\n \n\ntypedef enum MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE {\nMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_BOTH = 0x00000000,\nMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_TOP = 0x00000001,\nMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_BOTTOM = 0x00000002,\nMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_RESERVED = 0x00000003,\n} MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE;\n\n \n\ntypedef enum OTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_EN {\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_EN_FALSE = 0x00000000,\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_EN_TRUE = 0x00000001,\n} OTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_EN;\n\n \n\ntypedef enum OTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_EN_DB {\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_EN_DB_FALSE = 0x00000000,\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_EN_DB_TRUE = 0x00000001,\n} OTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_EN_DB;\n\n \n\ntypedef enum OTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_STEREO_SEL_OVR {\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_STEREO_SEL_OVR_FALSE = 0x00000000,\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_STEREO_SEL_OVR_TRUE = 0x00000001,\n} OTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_STEREO_SEL_OVR;\n\n \n\ntypedef enum OTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_V_UPDATE_MODE {\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_BOTH = 0x00000000,\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_INTERLACE = 0x00000001,\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_PROGRASSIVE = 0x00000002,\nOTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_V_UPDATE_MODE_RESERVED = 0x00000003,\n} OTG_3D_STRUCTURE_CONTROL_OTG_3D_STRUCTURE_V_UPDATE_MODE;\n\n \n\ntypedef enum OTG_CONTROL_OTG_DISABLE_POINT_CNTL {\nOTG_CONTROL_OTG_DISABLE_POINT_CNTL_DISABLE = 0x00000000,\nOTG_CONTROL_OTG_DISABLE_POINT_CNTL_DISABLE_CURRENT = 0x00000001,\nOTG_CONTROL_OTG_DISABLE_POINT_CNTL_DISABLE_VUPDATE = 0x00000002,\nOTG_CONTROL_OTG_DISABLE_POINT_CNTL_DISABLE_FIRST = 0x00000003,\n} OTG_CONTROL_OTG_DISABLE_POINT_CNTL;\n\n \n\ntypedef enum OTG_CONTROL_OTG_FIELD_NUMBER_CNTL {\nOTG_CONTROL_OTG_FIELD_NUMBER_CNTL_NORMAL = 0x00000000,\nOTG_CONTROL_OTG_FIELD_NUMBER_CNTL_DP     = 0x00000001,\n} OTG_CONTROL_OTG_FIELD_NUMBER_CNTL;\n\n \n\ntypedef enum OTG_CONTROL_OTG_FIELD_NUMBER_POLARITY {\nOTG_CONTROL_OTG_FIELD_NUMBER_POLARITY_FALSE = 0x00000000,\nOTG_CONTROL_OTG_FIELD_NUMBER_POLARITY_TRUE = 0x00000001,\n} OTG_CONTROL_OTG_FIELD_NUMBER_POLARITY;\n\n \n\ntypedef enum OTG_CONTROL_OTG_MASTER_EN {\nOTG_CONTROL_OTG_MASTER_EN_FALSE          = 0x00000000,\nOTG_CONTROL_OTG_MASTER_EN_TRUE           = 0x00000001,\n} OTG_CONTROL_OTG_MASTER_EN;\n\n \n\ntypedef enum OTG_CONTROL_OTG_OUT_MUX {\nOTG_CONTROL_OTG_OUT_MUX_0                = 0x00000000,\nOTG_CONTROL_OTG_OUT_MUX_1                = 0x00000001,\nOTG_CONTROL_OTG_OUT_MUX_2                = 0x00000002,\n} OTG_CONTROL_OTG_OUT_MUX;\n\n \n\ntypedef enum OTG_CONTROL_OTG_START_POINT_CNTL {\nOTG_CONTROL_OTG_START_POINT_CNTL_NORMAL  = 0x00000000,\nOTG_CONTROL_OTG_START_POINT_CNTL_DP      = 0x00000001,\n} OTG_CONTROL_OTG_START_POINT_CNTL;\n\n \n\ntypedef enum OTG_COUNT_CONTROL_OTG_HORZ_COUNT_BY2_EN {\nOTG_COUNT_CONTROL_OTG_HORZ_COUNT_BY2_EN_FALSE = 0x00000000,\nOTG_COUNT_CONTROL_OTG_HORZ_COUNT_BY2_EN_TRUE = 0x00000001,\n} OTG_COUNT_CONTROL_OTG_HORZ_COUNT_BY2_EN;\n\n \n\ntypedef enum OTG_CRC_CNTL_OTG_CRC1_EN {\nOTG_CRC_CNTL_OTG_CRC1_EN_FALSE           = 0x00000000,\nOTG_CRC_CNTL_OTG_CRC1_EN_TRUE            = 0x00000001,\n} OTG_CRC_CNTL_OTG_CRC1_EN;\n\n \n\ntypedef enum OTG_CRC_CNTL_OTG_CRC_CONT_EN {\nOTG_CRC_CNTL_OTG_CRC_CONT_EN_FALSE       = 0x00000000,\nOTG_CRC_CNTL_OTG_CRC_CONT_EN_TRUE        = 0x00000001,\n} OTG_CRC_CNTL_OTG_CRC_CONT_EN;\n\n \n\ntypedef enum OTG_CRC_CNTL_OTG_CRC_CONT_MODE {\nOTG_CRC_CNTL_OTG_CRC_CONT_MODE_RESET     = 0x00000000,\nOTG_CRC_CNTL_OTG_CRC_CONT_MODE_NORESET   = 0x00000001,\n} OTG_CRC_CNTL_OTG_CRC_CONT_MODE;\n\n \n\ntypedef enum OTG_CRC_CNTL_OTG_CRC_EN {\nOTG_CRC_CNTL_OTG_CRC_EN_FALSE            = 0x00000000,\nOTG_CRC_CNTL_OTG_CRC_EN_TRUE             = 0x00000001,\n} OTG_CRC_CNTL_OTG_CRC_EN;\n\n \n\ntypedef enum OTG_CRC_CNTL_OTG_CRC_INTERLACE_MODE {\nOTG_CRC_CNTL_OTG_CRC_INTERLACE_MODE_TOP  = 0x00000000,\nOTG_CRC_CNTL_OTG_CRC_INTERLACE_MODE_BOTTOM = 0x00000001,\nOTG_CRC_CNTL_OTG_CRC_INTERLACE_MODE_BOTH_BOTTOM = 0x00000002,\nOTG_CRC_CNTL_OTG_CRC_INTERLACE_MODE_BOTH_FIELD = 0x00000003,\n} OTG_CRC_CNTL_OTG_CRC_INTERLACE_MODE;\n\n \n\ntypedef enum OTG_CRC_CNTL_OTG_CRC_STEREO_MODE {\nOTG_CRC_CNTL_OTG_CRC_STEREO_MODE_LEFT    = 0x00000000,\nOTG_CRC_CNTL_OTG_CRC_STEREO_MODE_RIGHT   = 0x00000001,\nOTG_CRC_CNTL_OTG_CRC_STEREO_MODE_BOTH_EYES = 0x00000002,\nOTG_CRC_CNTL_OTG_CRC_STEREO_MODE_BOTH_FIELDS = 0x00000003,\n} OTG_CRC_CNTL_OTG_CRC_STEREO_MODE;\n\n \n\ntypedef enum OTG_CRC_CNTL_OTG_CRC_USE_NEW_AND_REPEATED_PIXELS {\nOTG_CRC_CNTL_OTG_CRC_USE_NEW_AND_REPEATED_PIXELS_FALSE = 0x00000000,\nOTG_CRC_CNTL_OTG_CRC_USE_NEW_AND_REPEATED_PIXELS_TRUE = 0x00000001,\n} OTG_CRC_CNTL_OTG_CRC_USE_NEW_AND_REPEATED_PIXELS;\n\n \n\ntypedef enum OTG_CRC_CNTL_OTG_OTG_CRC0_SELECT {\nOTG_CRC_CNTL_OTG_OTG_CRC0_SELECT_UAB     = 0x00000000,\nOTG_CRC_CNTL_OTG_OTG_CRC0_SELECT_UA_B    = 0x00000001,\nOTG_CRC_CNTL_OTG_OTG_CRC0_SELECT_U_AB    = 0x00000002,\nOTG_CRC_CNTL_OTG_OTG_CRC0_SELECT_U_A_B   = 0x00000003,\nOTG_CRC_CNTL_OTG_OTG_CRC0_SELECT_IAB     = 0x00000004,\nOTG_CRC_CNTL_OTG_OTG_CRC0_SELECT_IA_B    = 0x00000005,\nOTG_CRC_CNTL_OTG_OTG_CRC0_SELECT_I_AB    = 0x00000006,\nOTG_CRC_CNTL_OTG_OTG_CRC0_SELECT_I_A_B   = 0x00000007,\n} OTG_CRC_CNTL_OTG_OTG_CRC0_SELECT;\n\n \n\ntypedef enum OTG_CRC_CNTL_OTG_OTG_CRC1_SELECT {\nOTG_CRC_CNTL_OTG_OTG_CRC1_SELECT_UAB     = 0x00000000,\nOTG_CRC_CNTL_OTG_OTG_CRC1_SELECT_UA_B    = 0x00000001,\nOTG_CRC_CNTL_OTG_OTG_CRC1_SELECT_U_AB    = 0x00000002,\nOTG_CRC_CNTL_OTG_OTG_CRC1_SELECT_U_A_B   = 0x00000003,\nOTG_CRC_CNTL_OTG_OTG_CRC1_SELECT_IAB     = 0x00000004,\nOTG_CRC_CNTL_OTG_OTG_CRC1_SELECT_IA_B    = 0x00000005,\nOTG_CRC_CNTL_OTG_OTG_CRC1_SELECT_I_AB    = 0x00000006,\nOTG_CRC_CNTL_OTG_OTG_CRC1_SELECT_I_A_B   = 0x00000007,\n} OTG_CRC_CNTL_OTG_OTG_CRC1_SELECT;\n\n \n\ntypedef enum OTG_DIG_UPDATE_VCOUNT_MODE {\nOTG_DIG_UPDATE_VCOUNT_0                  = 0x00000000,\nOTG_DIG_UPDATE_VCOUNT_1                  = 0x00000001,\n} OTG_DIG_UPDATE_VCOUNT_MODE;\n\n \n\ntypedef enum OTG_DOUBLE_BUFFER_CONTROL_OTG_DRR_TIMING_DBUF_UPDATE_MODE {\nOTG_DOUBLE_BUFFER_CONTROL_OTG_DRR_TIMING_DBUF_UPDATE_MODE_0 = 0x00000000,\nOTG_DOUBLE_BUFFER_CONTROL_OTG_DRR_TIMING_DBUF_UPDATE_MODE_1 = 0x00000001,\nOTG_DOUBLE_BUFFER_CONTROL_OTG_DRR_TIMING_DBUF_UPDATE_MODE_2 = 0x00000002,\nOTG_DOUBLE_BUFFER_CONTROL_OTG_DRR_TIMING_DBUF_UPDATE_MODE_3 = 0x00000003,\n} OTG_DOUBLE_BUFFER_CONTROL_OTG_DRR_TIMING_DBUF_UPDATE_MODE;\n\n \n\ntypedef enum OTG_DOUBLE_BUFFER_CONTROL_OTG_UPDATE_INSTANTLY {\nOTG_DOUBLE_BUFFER_CONTROL_OTG_UPDATE_INSTANTLY_FALSE = 0x00000000,\nOTG_DOUBLE_BUFFER_CONTROL_OTG_UPDATE_INSTANTLY_TRUE = 0x00000001,\n} OTG_DOUBLE_BUFFER_CONTROL_OTG_UPDATE_INSTANTLY;\n\n \n\ntypedef enum OTG_DRR_CONTROL_OTG_DRR_AVERAGE_FRAME {\nOTG_DRR_CONTROL_OTG_DRR_AVERAGE_FRAME_1FRAME = 0x00000000,\nOTG_DRR_CONTROL_OTG_DRR_AVERAGE_FRAME_2FRAME = 0x00000001,\nOTG_DRR_CONTROL_OTG_DRR_AVERAGE_FRAME_4FRAME = 0x00000002,\nOTG_DRR_CONTROL_OTG_DRR_AVERAGE_FRAME_8FRAME = 0x00000003,\n} OTG_DRR_CONTROL_OTG_DRR_AVERAGE_FRAME;\n\n \n\ntypedef enum OTG_DTMTEST_CNTL_OTG_DTMTEST_OTG_EN {\nOTG_DTMTEST_CNTL_OTG_DTMTEST_OTG_EN_FALSE = 0x00000000,\nOTG_DTMTEST_CNTL_OTG_DTMTEST_OTG_EN_TRUE = 0x00000001,\n} OTG_DTMTEST_CNTL_OTG_DTMTEST_OTG_EN;\n\n \n\ntypedef enum OTG_FLOW_CONTROL_OTG_FLOW_CONTROL_GRANULARITY {\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_GRANULARITY_FALSE = 0x00000000,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_GRANULARITY_TRUE = 0x00000001,\n} OTG_FLOW_CONTROL_OTG_FLOW_CONTROL_GRANULARITY;\n\n \n\ntypedef enum OTG_FLOW_CONTROL_OTG_FLOW_CONTROL_POLARITY {\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_POLARITY_FALSE = 0x00000000,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_POLARITY_TRUE = 0x00000001,\n} OTG_FLOW_CONTROL_OTG_FLOW_CONTROL_POLARITY;\n\n \n\ntypedef enum OTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT {\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_LOGIC0 = 0x00000000,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_LOGIC1 = 0x00000001,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_GENERICA = 0x00000002,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_GENERICB = 0x00000003,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_GENERICC = 0x00000004,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_GENERICD = 0x00000005,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_GENERICE = 0x00000006,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_GENERICF = 0x00000007,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_HPD1 = 0x00000008,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_HPD2 = 0x00000009,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_DDC1DATA = 0x0000000a,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_DDC1CLK = 0x0000000b,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_DDC2DATA = 0x0000000c,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_DDC2CLK = 0x0000000d,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_MANUAL_FLOW_CONTROL = 0x0000000e,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_RESERVED = 0x0000000f,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_GENLK_CLK = 0x00000010,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_GENLK_VSYNC = 0x00000011,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_SWAPLOCKA = 0x00000012,\nOTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT_SWAPLOCKB = 0x00000013,\n} OTG_FLOW_CONTROL_OTG_FLOW_CONTROL_SOURCE_SELECT;\n\n \n\ntypedef enum OTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_CHECK {\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_CHECK_FALSE = 0x00000000,\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_CHECK_TRUE = 0x00000001,\n} OTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_CHECK;\n\n \n\ntypedef enum OTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_CLEAR {\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_CLEAR_FALSE = 0x00000000,\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_CLEAR_TRUE = 0x00000001,\n} OTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_CLEAR;\n\n \n\ntypedef enum OTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_MODE {\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_MODE_DISABLE = 0x00000000,\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_MODE_HCOUNT = 0x00000001,\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_MODE_HCOUNT_VCOUNT = 0x00000002,\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_MODE_RESERVED = 0x00000003,\n} OTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_MODE;\n\n \n\ntypedef enum OTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_TRIG_SEL {\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_TRIG_SEL_FALSE = 0x00000000,\nOTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_TRIG_SEL_TRUE = 0x00000001,\n} OTG_FORCE_COUNT_NOW_CNTL_OTG_FORCE_COUNT_NOW_TRIG_SEL;\n\n \n\ntypedef enum OTG_GLOBAL_CONTROL2_MANUAL_FLOW_CONTROL_SEL {\nOTG_GLOBAL_CONTROL2_MANUAL_FLOW_CONTROL_SEL_OTG0 = 0x00000000,\nOTG_GLOBAL_CONTROL2_MANUAL_FLOW_CONTROL_SEL_OTG1 = 0x00000001,\nOTG_GLOBAL_CONTROL2_MANUAL_FLOW_CONTROL_SEL_OTG2 = 0x00000002,\nOTG_GLOBAL_CONTROL2_MANUAL_FLOW_CONTROL_SEL_OTG3 = 0x00000003,\nOTG_GLOBAL_CONTROL2_MANUAL_FLOW_CONTROL_SEL_RESERVED4 = 0x00000004,\nOTG_GLOBAL_CONTROL2_MANUAL_FLOW_CONTROL_SEL_RESERVED5 = 0x00000005,\n} OTG_GLOBAL_CONTROL2_MANUAL_FLOW_CONTROL_SEL;\n\n \n\ntypedef enum OTG_GLOBAL_CONTROL3_DIG_UPDATE_EYE_SEL {\nDIG_UPDATE_EYE_SEL_BOTH                  = 0x00000000,\nDIG_UPDATE_EYE_SEL_LEFT                  = 0x00000001,\nDIG_UPDATE_EYE_SEL_RIGHT                 = 0x00000002,\n} OTG_GLOBAL_CONTROL3_DIG_UPDATE_EYE_SEL;\n\n \n\ntypedef enum OTG_GLOBAL_CONTROL3_DIG_UPDATE_FIELD_SEL {\nDIG_UPDATE_FIELD_SEL_BOTH                = 0x00000000,\nDIG_UPDATE_FIELD_SEL_TOP                 = 0x00000001,\nDIG_UPDATE_FIELD_SEL_BOTTOM              = 0x00000002,\nDIG_UPDATE_FIELD_SEL_RESERVED            = 0x00000003,\n} OTG_GLOBAL_CONTROL3_DIG_UPDATE_FIELD_SEL;\n\n \n\ntypedef enum OTG_GLOBAL_CONTROL3_MASTER_UPDATE_LOCK_DB_FIELD {\nMASTER_UPDATE_LOCK_DB_FIELD_BOTH         = 0x00000000,\nMASTER_UPDATE_LOCK_DB_FIELD_TOP          = 0x00000001,\nMASTER_UPDATE_LOCK_DB_FIELD_BOTTOM       = 0x00000002,\nMASTER_UPDATE_LOCK_DB_FIELD_RESERVED     = 0x00000003,\n} OTG_GLOBAL_CONTROL3_MASTER_UPDATE_LOCK_DB_FIELD;\n\n \n\ntypedef enum OTG_GLOBAL_CONTROL3_MASTER_UPDATE_LOCK_DB_STEREO_SEL {\nMASTER_UPDATE_LOCK_DB_STEREO_SEL_BOTH    = 0x00000000,\nMASTER_UPDATE_LOCK_DB_STEREO_SEL_LEFT    = 0x00000001,\nMASTER_UPDATE_LOCK_DB_STEREO_SEL_RIGHT   = 0x00000002,\nMASTER_UPDATE_LOCK_DB_STEREO_SEL_RESERVED = 0x00000003,\n} OTG_GLOBAL_CONTROL3_MASTER_UPDATE_LOCK_DB_STEREO_SEL;\n\n \n\ntypedef enum OTG_GLOBAL_UPDATE_LOCK_EN {\nOTG_GLOBAL_UPDATE_LOCK_DISABLE           = 0x00000000,\nOTG_GLOBAL_UPDATE_LOCK_ENABLE            = 0x00000001,\n} OTG_GLOBAL_UPDATE_LOCK_EN;\n\n \n\ntypedef enum OTG_GSL_MASTER_MODE {\nOTG_GSL_MASTER_MODE_0                    = 0x00000000,\nOTG_GSL_MASTER_MODE_1                    = 0x00000001,\nOTG_GSL_MASTER_MODE_2                    = 0x00000002,\nOTG_GSL_MASTER_MODE_3                    = 0x00000003,\n} OTG_GSL_MASTER_MODE;\n\n \n\ntypedef enum OTG_HORZ_REPETITION_COUNT {\nOTG_HORZ_REPETITION_COUNT_0              = 0x00000000,\nOTG_HORZ_REPETITION_COUNT_1              = 0x00000001,\nOTG_HORZ_REPETITION_COUNT_2              = 0x00000002,\nOTG_HORZ_REPETITION_COUNT_3              = 0x00000003,\nOTG_HORZ_REPETITION_COUNT_4              = 0x00000004,\nOTG_HORZ_REPETITION_COUNT_5              = 0x00000005,\nOTG_HORZ_REPETITION_COUNT_6              = 0x00000006,\nOTG_HORZ_REPETITION_COUNT_7              = 0x00000007,\nOTG_HORZ_REPETITION_COUNT_8              = 0x00000008,\nOTG_HORZ_REPETITION_COUNT_9              = 0x00000009,\nOTG_HORZ_REPETITION_COUNT_10             = 0x0000000a,\nOTG_HORZ_REPETITION_COUNT_11             = 0x0000000b,\nOTG_HORZ_REPETITION_COUNT_12             = 0x0000000c,\nOTG_HORZ_REPETITION_COUNT_13             = 0x0000000d,\nOTG_HORZ_REPETITION_COUNT_14             = 0x0000000e,\nOTG_HORZ_REPETITION_COUNT_15             = 0x0000000f,\n} OTG_HORZ_REPETITION_COUNT;\n\n \n\ntypedef enum OTG_H_SYNC_A_POL {\nOTG_H_SYNC_A_POL_HIGH                    = 0x00000000,\nOTG_H_SYNC_A_POL_LOW                     = 0x00000001,\n} OTG_H_SYNC_A_POL;\n\n \n\ntypedef enum OTG_H_TIMING_DIV_MODE {\nOTG_H_TIMING_DIV_MODE_NO_DIV             = 0x00000000,\nOTG_H_TIMING_DIV_MODE_DIV_BY2            = 0x00000001,\nOTG_H_TIMING_DIV_MODE_RESERVED           = 0x00000002,\nOTG_H_TIMING_DIV_MODE_DIV_BY4            = 0x00000003,\n} OTG_H_TIMING_DIV_MODE;\n\n \n\ntypedef enum OTG_H_TIMING_DIV_MODE_MANUAL {\nOTG_H_TIMING_DIV_MODE_AUTO               = 0x00000000,\nOTG_H_TIMING_DIV_MODE_NOAUTO             = 0x00000001,\n} OTG_H_TIMING_DIV_MODE_MANUAL;\n\n \n\ntypedef enum OTG_INTERLACE_CONTROL_OTG_INTERLACE_ENABLE {\nOTG_INTERLACE_CONTROL_OTG_INTERLACE_ENABLE_FALSE = 0x00000000,\nOTG_INTERLACE_CONTROL_OTG_INTERLACE_ENABLE_TRUE = 0x00000001,\n} OTG_INTERLACE_CONTROL_OTG_INTERLACE_ENABLE;\n\n \n\ntypedef enum OTG_INTERLACE_CONTROL_OTG_INTERLACE_FORCE_NEXT_FIELD {\nOTG_INTERLACE_CONTROL_OTG_INTERLACE_FORCE_NEXT_FIELD_NOT = 0x00000000,\nOTG_INTERLACE_CONTROL_OTG_INTERLACE_FORCE_NEXT_FIELD_BOTTOM = 0x00000001,\nOTG_INTERLACE_CONTROL_OTG_INTERLACE_FORCE_NEXT_FIELD_TOP = 0x00000002,\nOTG_INTERLACE_CONTROL_OTG_INTERLACE_FORCE_NEXT_FIELD_NOT2 = 0x00000003,\n} OTG_INTERLACE_CONTROL_OTG_INTERLACE_FORCE_NEXT_FIELD;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_FORCE_COUNT_NOW_INT_MSK {\nOTG_INTERRUPT_CONTROL_OTG_FORCE_COUNT_NOW_INT_MSK_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_FORCE_COUNT_NOW_INT_MSK_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_FORCE_COUNT_NOW_INT_MSK;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_FORCE_COUNT_NOW_INT_TYPE {\nOTG_INTERRUPT_CONTROL_OTG_FORCE_COUNT_NOW_INT_TYPE_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_FORCE_COUNT_NOW_INT_TYPE_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_FORCE_COUNT_NOW_INT_TYPE;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_INT_MSK {\nOTG_INTERRUPT_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_INT_MSK_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_INT_MSK_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_INT_MSK;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_INT_TYPE {\nOTG_INTERRUPT_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_INT_TYPE_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_INT_TYPE_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_INT_TYPE;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_GSL_VSYNC_GAP_INT_MSK {\nOTG_INTERRUPT_CONTROL_OTG_GSL_VSYNC_GAP_INT_MSK_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_GSL_VSYNC_GAP_INT_MSK_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_GSL_VSYNC_GAP_INT_MSK;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_GSL_VSYNC_GAP_INT_TYPE {\nOTG_INTERRUPT_CONTROL_OTG_GSL_VSYNC_GAP_INT_TYPE_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_GSL_VSYNC_GAP_INT_TYPE_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_GSL_VSYNC_GAP_INT_TYPE;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_SNAPSHOT_INT_MSK {\nOTG_INTERRUPT_CONTROL_OTG_SNAPSHOT_INT_MSK_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_SNAPSHOT_INT_MSK_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_SNAPSHOT_INT_MSK;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_SNAPSHOT_INT_TYPE {\nOTG_INTERRUPT_CONTROL_OTG_SNAPSHOT_INT_TYPE_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_SNAPSHOT_INT_TYPE_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_SNAPSHOT_INT_TYPE;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_TRIGA_INT_MSK {\nOTG_INTERRUPT_CONTROL_OTG_TRIGA_INT_MSK_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_TRIGA_INT_MSK_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_TRIGA_INT_MSK;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_TRIGA_INT_TYPE {\nOTG_INTERRUPT_CONTROL_OTG_TRIGA_INT_TYPE_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_TRIGA_INT_TYPE_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_TRIGA_INT_TYPE;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_TRIGB_INT_MSK {\nOTG_INTERRUPT_CONTROL_OTG_TRIGB_INT_MSK_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_TRIGB_INT_MSK_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_TRIGB_INT_MSK;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_TRIGB_INT_TYPE {\nOTG_INTERRUPT_CONTROL_OTG_TRIGB_INT_TYPE_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_TRIGB_INT_TYPE_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_TRIGB_INT_TYPE;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_VSYNC_NOM_INT_MSK {\nOTG_INTERRUPT_CONTROL_OTG_VSYNC_NOM_INT_MSK_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_VSYNC_NOM_INT_MSK_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_VSYNC_NOM_INT_MSK;\n\n \n\ntypedef enum OTG_INTERRUPT_CONTROL_OTG_VSYNC_NOM_INT_TYPE {\nOTG_INTERRUPT_CONTROL_OTG_VSYNC_NOM_INT_TYPE_FALSE = 0x00000000,\nOTG_INTERRUPT_CONTROL_OTG_VSYNC_NOM_INT_TYPE_TRUE = 0x00000001,\n} OTG_INTERRUPT_CONTROL_OTG_VSYNC_NOM_INT_TYPE;\n\n \n\ntypedef enum OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE {\nOTG_MANUAL_FORCE_VSYNC_NEXT_LINE_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_FALSE = 0x00000000,\nOTG_MANUAL_FORCE_VSYNC_NEXT_LINE_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_TRUE = 0x00000001,\n} OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE;\n\n \n\ntypedef enum OTG_MASTER_UPDATE_LOCK_DB_EN {\nOTG_MASTER_UPDATE_LOCK_DISABLE           = 0x00000000,\nOTG_MASTER_UPDATE_LOCK_ENABLE            = 0x00000001,\n} OTG_MASTER_UPDATE_LOCK_DB_EN;\n\n \n\ntypedef enum OTG_MASTER_UPDATE_LOCK_GSL_EN {\nOTG_MASTER_UPDATE_LOCK_GSL_EN_FALSE      = 0x00000000,\nOTG_MASTER_UPDATE_LOCK_GSL_EN_TRUE       = 0x00000001,\n} OTG_MASTER_UPDATE_LOCK_GSL_EN;\n\n \n\ntypedef enum OTG_MASTER_UPDATE_LOCK_VCOUNT_MODE {\nOTG_MASTER_UPDATE_LOCK_VCOUNT_0          = 0x00000000,\nOTG_MASTER_UPDATE_LOCK_VCOUNT_1          = 0x00000001,\n} OTG_MASTER_UPDATE_LOCK_VCOUNT_MODE;\n\n \n\ntypedef enum OTG_SNAPSHOT_CONTROL_OTG_AUTO_SNAPSHOT_TRIG_SEL {\nOTG_SNAPSHOT_CONTROL_OTG_AUTO_SNAPSHOT_TRIG_SEL_DISABLE = 0x00000000,\nOTG_SNAPSHOT_CONTROL_OTG_AUTO_SNAPSHOT_TRIG_SEL_TRIGGERA = 0x00000001,\nOTG_SNAPSHOT_CONTROL_OTG_AUTO_SNAPSHOT_TRIG_SEL_TRIGGERB = 0x00000002,\nOTG_SNAPSHOT_CONTROL_OTG_AUTO_SNAPSHOT_TRIG_SEL_RESERVED = 0x00000003,\n} OTG_SNAPSHOT_CONTROL_OTG_AUTO_SNAPSHOT_TRIG_SEL;\n\n \n\ntypedef enum OTG_SNAPSHOT_STATUS_OTG_SNAPSHOT_CLEAR {\nOTG_SNAPSHOT_STATUS_OTG_SNAPSHOT_CLEAR_FALSE = 0x00000000,\nOTG_SNAPSHOT_STATUS_OTG_SNAPSHOT_CLEAR_TRUE = 0x00000001,\n} OTG_SNAPSHOT_STATUS_OTG_SNAPSHOT_CLEAR;\n\n \n\ntypedef enum OTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_CLEAR {\nOTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_CLEAR_FALSE = 0x00000000,\nOTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_CLEAR_TRUE = 0x00000001,\n} OTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_CLEAR;\n\n \n\ntypedef enum OTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_ENABLE {\nOTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_ENABLE_FALSE = 0x00000000,\nOTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_ENABLE_TRUE = 0x00000001,\n} OTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_ENABLE;\n\n \n\ntypedef enum OTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_TYPE {\nOTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_TYPE_FALSE = 0x00000000,\nOTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_TYPE_TRUE = 0x00000001,\n} OTG_STATIC_SCREEN_CONTROL_OTG_CPU_SS_INT_TYPE;\n\n \n\ntypedef enum OTG_STATIC_SCREEN_CONTROL_OTG_STATIC_SCREEN_OVERRIDE {\nOTG_STATIC_SCREEN_CONTROL_OTG_STATIC_SCREEN_OVERRIDE_FALSE = 0x00000000,\nOTG_STATIC_SCREEN_CONTROL_OTG_STATIC_SCREEN_OVERRIDE_TRUE = 0x00000001,\n} OTG_STATIC_SCREEN_CONTROL_OTG_STATIC_SCREEN_OVERRIDE;\n\n \n\ntypedef enum OTG_STATIC_SCREEN_CONTROL_OTG_STATIC_SCREEN_OVERRIDE_VALUE {\nOTG_STATIC_SCREEN_CONTROL_OTG_STATIC_SCREEN_OVERRIDE_VALUE_OFF = 0x00000000,\nOTG_STATIC_SCREEN_CONTROL_OTG_STATIC_SCREEN_OVERRIDE_VALUE_ON = 0x00000001,\n} OTG_STATIC_SCREEN_CONTROL_OTG_STATIC_SCREEN_OVERRIDE_VALUE;\n\n \n\ntypedef enum OTG_STEREO_CONTROL_OTG_FIELD_NUM_SEL {\nOTG_STEREO_CONTROL_OTG_FIELD_NUM_SEL_FALSE = 0x00000000,\nOTG_STEREO_CONTROL_OTG_FIELD_NUM_SEL_TRUE = 0x00000001,\n} OTG_STEREO_CONTROL_OTG_FIELD_NUM_SEL;\n\n \n\ntypedef enum OTG_STEREO_CONTROL_OTG_STEREO_EN {\nOTG_STEREO_CONTROL_OTG_STEREO_EN_FALSE   = 0x00000000,\nOTG_STEREO_CONTROL_OTG_STEREO_EN_TRUE    = 0x00000001,\n} OTG_STEREO_CONTROL_OTG_STEREO_EN;\n\n \n\ntypedef enum OTG_STEREO_CONTROL_OTG_STEREO_EYE_FLAG_POLARITY {\nOTG_STEREO_CONTROL_OTG_STEREO_EYE_FLAG_POLARITY_FALSE = 0x00000000,\nOTG_STEREO_CONTROL_OTG_STEREO_EYE_FLAG_POLARITY_TRUE = 0x00000001,\n} OTG_STEREO_CONTROL_OTG_STEREO_EYE_FLAG_POLARITY;\n\n \n\ntypedef enum OTG_STEREO_CONTROL_OTG_STEREO_SYNC_OUTPUT_POLARITY {\nOTG_STEREO_CONTROL_OTG_STEREO_SYNC_OUTPUT_POLARITY_FALSE = 0x00000000,\nOTG_STEREO_CONTROL_OTG_STEREO_SYNC_OUTPUT_POLARITY_TRUE = 0x00000001,\n} OTG_STEREO_CONTROL_OTG_STEREO_SYNC_OUTPUT_POLARITY;\n\n \n\ntypedef enum OTG_STEREO_FORCE_NEXT_EYE_OTG_STEREO_FORCE_NEXT_EYE {\nOTG_STEREO_FORCE_NEXT_EYE_OTG_STEREO_FORCE_NEXT_EYE_NO = 0x00000000,\nOTG_STEREO_FORCE_NEXT_EYE_OTG_STEREO_FORCE_NEXT_EYE_RIGHT = 0x00000001,\nOTG_STEREO_FORCE_NEXT_EYE_OTG_STEREO_FORCE_NEXT_EYE_LEFT = 0x00000002,\nOTG_STEREO_FORCE_NEXT_EYE_OTG_STEREO_FORCE_NEXT_EYE_RESERVED = 0x00000003,\n} OTG_STEREO_FORCE_NEXT_EYE_OTG_STEREO_FORCE_NEXT_EYE;\n\n \n\ntypedef enum OTG_TRIGA_CNTL_OTG_TRIGA_CLEAR {\nOTG_TRIGA_CNTL_OTG_TRIGA_CLEAR_FALSE     = 0x00000000,\nOTG_TRIGA_CNTL_OTG_TRIGA_CLEAR_TRUE      = 0x00000001,\n} OTG_TRIGA_CNTL_OTG_TRIGA_CLEAR;\n\n \n\ntypedef enum OTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT {\nOTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT_LOGIC0 = 0x00000000,\nOTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT_INTERLACE = 0x00000001,\nOTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT_GENERICA = 0x00000002,\nOTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT_GENERICB = 0x00000003,\nOTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT_HSYNCA = 0x00000004,\nOTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT_LOGIC1 = 0x00000005,\nOTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT_GENERICC = 0x00000006,\nOTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT_GENERICD = 0x00000007,\n} OTG_TRIGA_CNTL_OTG_TRIGA_POLARITY_SELECT;\n\n \n\ntypedef enum OTG_TRIGA_CNTL_OTG_TRIGA_RESYNC_BYPASS_EN {\nOTG_TRIGA_CNTL_OTG_TRIGA_RESYNC_BYPASS_EN_FALSE = 0x00000000,\nOTG_TRIGA_CNTL_OTG_TRIGA_RESYNC_BYPASS_EN_TRUE = 0x00000001,\n} OTG_TRIGA_CNTL_OTG_TRIGA_RESYNC_BYPASS_EN;\n\n \n\ntypedef enum OTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_PIPE_SELECT {\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_PIPE_SELECT_OTG0 = 0x00000000,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_PIPE_SELECT_OTG1 = 0x00000001,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_PIPE_SELECT_OTG2 = 0x00000002,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_PIPE_SELECT_OTG3 = 0x00000003,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_PIPE_SELECT_RESERVED4 = 0x00000004,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_PIPE_SELECT_RESERVED5 = 0x00000005,\n} OTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_PIPE_SELECT;\n\n \n\ntypedef enum OTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT {\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_LOGIC0 = 0x00000000,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_GENERICA_PIN = 0x00000001,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_GENERICB_PIN = 0x00000002,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_GENERICC_PIN = 0x00000003,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_GENERICD_PIN = 0x00000004,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_GENERICE_PIN = 0x00000005,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_GENERICF_PIN = 0x00000006,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_SWAPLOCKA_PIN = 0x00000007,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_SWAPLOCKB_PIN = 0x00000008,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_GENLK_CLK_PIN = 0x00000009,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_GENLK_VSYNC_PIN = 0x0000000a,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_HPD1 = 0x0000000b,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_HPD2 = 0x0000000c,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_BLON_Y_PIN = 0x0000000d,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_RESERVED14 = 0x0000000e,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_UPDATE_LOCK = 0x0000000f,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_GSL_ALLOW_FLIP = 0x00000010,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_UPDATE_PENDING = 0x00000011,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_OTG_SOF = 0x00000012,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_HSYNC = 0x00000013,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_VSYNC = 0x00000014,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_OTG_TRIG_MANUAL_CONTROL = 0x00000015,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_MANUAL_FLOW_CONTROL = 0x00000016,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_LOGIC1 = 0x00000017,\nOTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT_FLIP_PENDING = 0x00000018,\n} OTG_TRIGA_CNTL_OTG_TRIGA_SOURCE_SELECT;\n\n \n\ntypedef enum OTG_TRIGA_FALLING_EDGE_DETECT_CNTL {\nOTG_TRIGA_FALLING_EDGE_DETECT_CNTL_0     = 0x00000000,\nOTG_TRIGA_FALLING_EDGE_DETECT_CNTL_1     = 0x00000001,\nOTG_TRIGA_FALLING_EDGE_DETECT_CNTL_2     = 0x00000002,\nOTG_TRIGA_FALLING_EDGE_DETECT_CNTL_3     = 0x00000003,\n} OTG_TRIGA_FALLING_EDGE_DETECT_CNTL;\n\n \n\ntypedef enum OTG_TRIGA_FREQUENCY_SELECT {\nOTG_TRIGA_FREQUENCY_SELECT_0             = 0x00000000,\nOTG_TRIGA_FREQUENCY_SELECT_1             = 0x00000001,\nOTG_TRIGA_FREQUENCY_SELECT_2             = 0x00000002,\nOTG_TRIGA_FREQUENCY_SELECT_3             = 0x00000003,\n} OTG_TRIGA_FREQUENCY_SELECT;\n\n \n\ntypedef enum OTG_TRIGA_RISING_EDGE_DETECT_CNTL {\nOTG_TRIGA_RISING_EDGE_DETECT_CNTL_0      = 0x00000000,\nOTG_TRIGA_RISING_EDGE_DETECT_CNTL_1      = 0x00000001,\nOTG_TRIGA_RISING_EDGE_DETECT_CNTL_2      = 0x00000002,\nOTG_TRIGA_RISING_EDGE_DETECT_CNTL_3      = 0x00000003,\n} OTG_TRIGA_RISING_EDGE_DETECT_CNTL;\n\n \n\ntypedef enum OTG_TRIGB_CNTL_OTG_TRIGB_CLEAR {\nOTG_TRIGB_CNTL_OTG_TRIGB_CLEAR_FALSE     = 0x00000000,\nOTG_TRIGB_CNTL_OTG_TRIGB_CLEAR_TRUE      = 0x00000001,\n} OTG_TRIGB_CNTL_OTG_TRIGB_CLEAR;\n\n \n\ntypedef enum OTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT {\nOTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT_LOGIC0 = 0x00000000,\nOTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT_INTERLACE = 0x00000001,\nOTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT_GENERICA = 0x00000002,\nOTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT_GENERICB = 0x00000003,\nOTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT_HSYNCA = 0x00000004,\nOTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT_LOGIC1 = 0x00000005,\nOTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT_GENERICC = 0x00000006,\nOTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT_GENERICD = 0x00000007,\n} OTG_TRIGB_CNTL_OTG_TRIGB_POLARITY_SELECT;\n\n \n\ntypedef enum OTG_TRIGB_CNTL_OTG_TRIGB_RESYNC_BYPASS_EN {\nOTG_TRIGB_CNTL_OTG_TRIGB_RESYNC_BYPASS_EN_FALSE = 0x00000000,\nOTG_TRIGB_CNTL_OTG_TRIGB_RESYNC_BYPASS_EN_TRUE = 0x00000001,\n} OTG_TRIGB_CNTL_OTG_TRIGB_RESYNC_BYPASS_EN;\n\n \n\ntypedef enum OTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_PIPE_SELECT {\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_PIPE_SELECT_OTG0 = 0x00000000,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_PIPE_SELECT_OTG1 = 0x00000001,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_PIPE_SELECT_OTG2 = 0x00000002,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_PIPE_SELECT_OTG3 = 0x00000003,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_PIPE_SELECT_RESERVED4 = 0x00000004,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_PIPE_SELECT_RESERVED5 = 0x00000005,\n} OTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_PIPE_SELECT;\n\n \n\ntypedef enum OTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT {\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_LOGIC0 = 0x00000000,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_GENERICA_PIN = 0x00000001,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_GENERICB_PIN = 0x00000002,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_GENERICC_PIN = 0x00000003,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_GENERICD_PIN = 0x00000004,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_GENERICE_PIN = 0x00000005,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_GENERICF_PIN = 0x00000006,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_SWAPLOCKA_PIN = 0x00000007,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_SWAPLOCKB_PIN = 0x00000008,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_GENLK_CLK_PIN = 0x00000009,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_GENLK_VSYNC_PIN = 0x0000000a,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_HPD1 = 0x0000000b,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_HPD2 = 0x0000000c,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_BLON_Y_PIN = 0x0000000d,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_RESERVED14 = 0x0000000e,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_UPDATE_LOCK = 0x0000000f,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_GSL_ALLOW_FLIP = 0x00000010,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_UPDATE_PENDING = 0x00000011,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_OTG_SOF = 0x00000012,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_HSYNC = 0x00000013,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_VSYNC = 0x00000014,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_OTG_TRIG_MANUAL_CONTROL = 0x00000015,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_MANUAL_FLOW_CONTROL = 0x00000016,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_LOGIC1 = 0x00000017,\nOTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT_FLIP_PENDING = 0x00000018,\n} OTG_TRIGB_CNTL_OTG_TRIGB_SOURCE_SELECT;\n\n \n\ntypedef enum OTG_TRIGB_FALLING_EDGE_DETECT_CNTL {\nOTG_TRIGB_FALLING_EDGE_DETECT_CNTL_0     = 0x00000000,\nOTG_TRIGB_FALLING_EDGE_DETECT_CNTL_1     = 0x00000001,\nOTG_TRIGB_FALLING_EDGE_DETECT_CNTL_2     = 0x00000002,\nOTG_TRIGB_FALLING_EDGE_DETECT_CNTL_3     = 0x00000003,\n} OTG_TRIGB_FALLING_EDGE_DETECT_CNTL;\n\n \n\ntypedef enum OTG_TRIGB_FREQUENCY_SELECT {\nOTG_TRIGB_FREQUENCY_SELECT_0             = 0x00000000,\nOTG_TRIGB_FREQUENCY_SELECT_1             = 0x00000001,\nOTG_TRIGB_FREQUENCY_SELECT_2             = 0x00000002,\nOTG_TRIGB_FREQUENCY_SELECT_3             = 0x00000003,\n} OTG_TRIGB_FREQUENCY_SELECT;\n\n \n\ntypedef enum OTG_TRIGB_RISING_EDGE_DETECT_CNTL {\nOTG_TRIGB_RISING_EDGE_DETECT_CNTL_0      = 0x00000000,\nOTG_TRIGB_RISING_EDGE_DETECT_CNTL_1      = 0x00000001,\nOTG_TRIGB_RISING_EDGE_DETECT_CNTL_2      = 0x00000002,\nOTG_TRIGB_RISING_EDGE_DETECT_CNTL_3      = 0x00000003,\n} OTG_TRIGB_RISING_EDGE_DETECT_CNTL;\n\n \n\ntypedef enum OTG_UPDATE_LOCK_OTG_UPDATE_LOCK {\nOTG_UPDATE_LOCK_OTG_UPDATE_LOCK_FALSE    = 0x00000000,\nOTG_UPDATE_LOCK_OTG_UPDATE_LOCK_TRUE     = 0x00000001,\n} OTG_UPDATE_LOCK_OTG_UPDATE_LOCK;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_CLEAR {\nOTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_CLEAR_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_CLEAR_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_CLEAR;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_INT_ENABLE {\nOTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_INT_ENABLE_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_INT_ENABLE_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_INT_ENABLE;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_INT_TYPE {\nOTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_INT_TYPE_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_INT_TYPE_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_INT_TYPE;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_OUTPUT_POLARITY {\nOTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT0_CONTROL_OTG_VERTICAL_INTERRUPT0_OUTPUT_POLARITY;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_CLEAR {\nOTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_CLEAR_CLEAR_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_CLEAR_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_CLEAR;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_INT_ENABLE {\nOTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_INT_ENABLE_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_INT_ENABLE_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_INT_ENABLE;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_INT_TYPE {\nOTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_INT_TYPE_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_INT_TYPE_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT1_CONTROL_OTG_VERTICAL_INTERRUPT1_INT_TYPE;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_CLEAR {\nOTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_CLEAR_CLEAR_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_CLEAR_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_CLEAR;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_INT_ENABLE {\nOTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_INT_ENABLE_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_INT_ENABLE_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_INT_ENABLE;\n\n \n\ntypedef enum OTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_INT_TYPE {\nOTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_INT_TYPE_FALSE = 0x00000000,\nOTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_INT_TYPE_TRUE = 0x00000001,\n} OTG_VERTICAL_INTERRUPT2_CONTROL_OTG_VERTICAL_INTERRUPT2_INT_TYPE;\n\n \n\ntypedef enum OTG_VERT_SYNC_CONTROL_OTG_AUTO_FORCE_VSYNC_MODE {\nOTG_VERT_SYNC_CONTROL_OTG_AUTO_FORCE_VSYNC_MODE_DISABLE = 0x00000000,\nOTG_VERT_SYNC_CONTROL_OTG_AUTO_FORCE_VSYNC_MODE_TRIGGERA = 0x00000001,\nOTG_VERT_SYNC_CONTROL_OTG_AUTO_FORCE_VSYNC_MODE_TRIGGERB = 0x00000002,\nOTG_VERT_SYNC_CONTROL_OTG_AUTO_FORCE_VSYNC_MODE_RESERVED = 0x00000003,\n} OTG_VERT_SYNC_CONTROL_OTG_AUTO_FORCE_VSYNC_MODE;\n\n \n\ntypedef enum OTG_VERT_SYNC_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_CLEAR {\nOTG_VERT_SYNC_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_CLEAR_FALSE = 0x00000000,\nOTG_VERT_SYNC_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_CLEAR_TRUE = 0x00000001,\n} OTG_VERT_SYNC_CONTROL_OTG_FORCE_VSYNC_NEXT_LINE_CLEAR;\n\n \n\ntypedef enum OTG_VSYNC_NOM_INT_STATUS_OTG_VSYNC_NOM_INT_CLEAR {\nOTG_VSYNC_NOM_INT_STATUS_OTG_VSYNC_NOM_INT_CLEAR_FALSE = 0x00000000,\nOTG_VSYNC_NOM_INT_STATUS_OTG_VSYNC_NOM_INT_CLEAR_TRUE = 0x00000001,\n} OTG_VSYNC_NOM_INT_STATUS_OTG_VSYNC_NOM_INT_CLEAR;\n\n \n\ntypedef enum OTG_VUPDATE_BLOCK_DISABLE {\nOTG_VUPDATE_BLOCK_DISABLE_OFF            = 0x00000000,\nOTG_VUPDATE_BLOCK_DISABLE_ON             = 0x00000001,\n} OTG_VUPDATE_BLOCK_DISABLE;\n\n \n\ntypedef enum OTG_V_SYNC_A_POL {\nOTG_V_SYNC_A_POL_HIGH                    = 0x00000000,\nOTG_V_SYNC_A_POL_LOW                     = 0x00000001,\n} OTG_V_SYNC_A_POL;\n\n \n\ntypedef enum OTG_V_SYNC_MODE {\nOTG_V_SYNC_MODE_HSYNC                    = 0x00000000,\nOTG_V_SYNC_MODE_HBLANK                   = 0x00000001,\n} OTG_V_SYNC_MODE;\n\n \n\ntypedef enum OTG_V_TOTAL_CONTROL_OTG_DRR_EVENT_ACTIVE_PERIOD {\nOTG_V_TOTAL_CONTROL_OTG_DRR_EVENT_ACTIVE_PERIOD_0 = 0x00000000,\nOTG_V_TOTAL_CONTROL_OTG_DRR_EVENT_ACTIVE_PERIOD_1 = 0x00000001,\n} OTG_V_TOTAL_CONTROL_OTG_DRR_EVENT_ACTIVE_PERIOD;\n\n \n\ntypedef enum OTG_V_TOTAL_CONTROL_OTG_FORCE_LOCK_ON_EVENT {\nOTG_V_TOTAL_CONTROL_OTG_FORCE_LOCK_ON_EVENT_DISABLE = 0x00000000,\nOTG_V_TOTAL_CONTROL_OTG_FORCE_LOCK_ON_EVENT_ENABLE = 0x00000001,\n} OTG_V_TOTAL_CONTROL_OTG_FORCE_LOCK_ON_EVENT;\n\n \n\ntypedef enum OTG_V_TOTAL_CONTROL_OTG_FORCE_LOCK_TO_MASTER_VSYNC {\nOTG_V_TOTAL_CONTROL_OTG_FORCE_LOCK_TO_MASTER_VSYNC_DISABLE = 0x00000000,\nOTG_V_TOTAL_CONTROL_OTG_FORCE_LOCK_TO_MASTER_VSYNC_ENABLE = 0x00000001,\n} OTG_V_TOTAL_CONTROL_OTG_FORCE_LOCK_TO_MASTER_VSYNC;\n\n \n\ntypedef enum OTG_V_TOTAL_CONTROL_OTG_V_TOTAL_MAX_SEL {\nOTG_V_TOTAL_CONTROL_OTG_V_TOTAL_MAX_SEL_FALSE = 0x00000000,\nOTG_V_TOTAL_CONTROL_OTG_V_TOTAL_MAX_SEL_TRUE = 0x00000001,\n} OTG_V_TOTAL_CONTROL_OTG_V_TOTAL_MAX_SEL;\n\n \n\ntypedef enum OTG_V_TOTAL_CONTROL_OTG_V_TOTAL_MIN_SEL {\nOTG_V_TOTAL_CONTROL_OTG_V_TOTAL_MIN_SEL_FALSE = 0x00000000,\nOTG_V_TOTAL_CONTROL_OTG_V_TOTAL_MIN_SEL_TRUE = 0x00000001,\n} OTG_V_TOTAL_CONTROL_OTG_V_TOTAL_MIN_SEL;\n\n \n\ntypedef enum OTG_V_TOTAL_INT_STATUS_OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_ACK {\nOTG_V_TOTAL_INT_STATUS_OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_ACK_FALSE = 0x00000000,\nOTG_V_TOTAL_INT_STATUS_OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_ACK_TRUE = 0x00000001,\n} OTG_V_TOTAL_INT_STATUS_OTG_SET_V_TOTAL_MIN_EVENT_OCCURRED_ACK;\n\n \n\n \n\ntypedef enum OPTC_GSL_SOURCE_SELECT_GSL_TIMING_SYNC_SEL {\nOPTC_GSL_SOURCE_SELECT_GSL_TIMING_SYNC_SEL_OTG0 = 0x00000000,\nOPTC_GSL_SOURCE_SELECT_GSL_TIMING_SYNC_SEL_OTG1 = 0x00000001,\nOPTC_GSL_SOURCE_SELECT_GSL_TIMING_SYNC_SEL_OTG2 = 0x00000002,\nOPTC_GSL_SOURCE_SELECT_GSL_TIMING_SYNC_SEL_OTG3 = 0x00000003,\nOPTC_GSL_SOURCE_SELECT_GSL_TIMING_SYNC_SEL_RESERVED4 = 0x00000004,\nOPTC_GSL_SOURCE_SELECT_GSL_TIMING_SYNC_SEL_RESERVED5 = 0x00000005,\n} OPTC_GSL_SOURCE_SELECT_GSL_TIMING_SYNC_SEL;\n\n \n\n \n\ntypedef enum DC_DMCUB_INT_TYPE {\nINT_LEVEL                                = 0x00000000,\nINT_PULSE                                = 0x00000001,\n} DC_DMCUB_INT_TYPE;\n\n \n\ntypedef enum DC_DMCUB_TIMER_WINDOW {\nBITS_31_0                                = 0x00000000,\nBITS_32_1                                = 0x00000001,\nBITS_33_2                                = 0x00000002,\nBITS_34_3                                = 0x00000003,\nBITS_35_4                                = 0x00000004,\nBITS_36_5                                = 0x00000005,\nBITS_37_6                                = 0x00000006,\nBITS_38_7                                = 0x00000007,\n} DC_DMCUB_TIMER_WINDOW;\n\n \n\n \n\ntypedef enum INVALID_REG_ACCESS_TYPE {\nREG_UNALLOCATED_ADDR_WRITE               = 0x00000000,\nREG_UNALLOCATED_ADDR_READ                = 0x00000001,\nREG_VIRTUAL_WRITE                        = 0x00000002,\nREG_VIRTUAL_READ                         = 0x00000003,\nREG_SECURE_VIOLATE_WRITE                 = 0x00000004,\nREG_SECURE_VIOLATE_READ                  = 0x00000005,\n} INVALID_REG_ACCESS_TYPE;\n\n \n\n \n\ntypedef enum DMU_DC_GPU_TIMER_READ_SELECT {\nDMU_GPU_TIMER_READ_SELECT_LOWER_D1_V_UPDATE_0 = 0x00000000,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D1_V_UPDATE_1 = 0x00000001,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D2_V_UPDATE_2 = 0x00000002,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D2_V_UPDATE_3 = 0x00000003,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D3_V_UPDATE_4 = 0x00000004,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE_5 = 0x00000005,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D4_V_UPDATE_6 = 0x00000006,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D4_V_UPDATE_7 = 0x00000007,\nRESERVED_8                               = 0x00000008,\nRESERVED_9                               = 0x00000009,\nRESERVED_10                              = 0x0000000a,\nRESERVED_11                              = 0x0000000b,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D1_V_STARTUP_12 = 0x0000000c,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D1_V_STARTUP_13 = 0x0000000d,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D2_V_STARTUP_14 = 0x0000000e,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D2_V_STARTUP_15 = 0x0000000f,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D3_V_STARTUP_16 = 0x00000010,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D3_V_STARTUP_17 = 0x00000011,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D4_V_STARTUP_18 = 0x00000012,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D4_V_STARTUP_19 = 0x00000013,\nRESERVED_20                              = 0x00000014,\nRESERVED_21                              = 0x00000015,\nRESERVED_22                              = 0x00000016,\nRESERVED_23                              = 0x00000017,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D1_VSYNC_NOM_24 = 0x00000018,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D1_VSYNC_NOM_25 = 0x00000019,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D2_VSYNC_NOM_26 = 0x0000001a,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D2_VSYNC_NOM_27 = 0x0000001b,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D3_VSYNC_NOM_28 = 0x0000001c,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D3_VSYNC_NOM_29 = 0x0000001d,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D4_VSYNC_NOM_30 = 0x0000001e,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D4_VSYNC_NOM_31 = 0x0000001f,\nRESERVED_32                              = 0x00000020,\nRESERVED_33                              = 0x00000021,\nRESERVED_34                              = 0x00000022,\nRESERVED_35                              = 0x00000023,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D1_VREADY_36 = 0x00000024,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D1_VREADY_37 = 0x00000025,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D2_VREADY_38 = 0x00000026,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D2_VREADY_39 = 0x00000027,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D3_VREADY_40 = 0x00000028,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D3_VREADY_41 = 0x00000029,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D4_VREADY_42 = 0x0000002a,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D4_VREADY_43 = 0x0000002b,\nRESERVED_44                              = 0x0000002c,\nRESERVED_45                              = 0x0000002d,\nRESERVED_46                              = 0x0000002e,\nRESERVED_47                              = 0x0000002f,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D1_FLIP_48 = 0x00000030,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D1_FLIP_49 = 0x00000031,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D2_FLIP_50 = 0x00000032,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D2_FLIP_51 = 0x00000033,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D3_FLIP_52 = 0x00000034,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D3_FLIP_53 = 0x00000035,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D4_FLIP_54 = 0x00000036,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D4_FLIP_55 = 0x00000037,\nRESERVED_56                              = 0x00000038,\nRESERVED_57                              = 0x00000039,\nRESERVED_58                              = 0x0000003a,\nRESERVED_59                              = 0x0000003b,\nRESERVED_60                              = 0x0000003c,\nRESERVED_61                              = 0x0000003d,\nRESERVED_62                              = 0x0000003e,\nRESERVED_63                              = 0x0000003f,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D1_V_UPDATE_NO_LOCK_64 = 0x00000040,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D1_V_UPDATE_NO_LOCK_65 = 0x00000041,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D2_V_UPDATE_NO_LOCK_66 = 0x00000042,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D2_V_UPDATE_NO_LOCK_67 = 0x00000043,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D3_V_UPDATE_NO_LOCK_68 = 0x00000044,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE_NO_LOCK_69 = 0x00000045,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D4_V_UPDATE_NO_LOCK_70 = 0x00000046,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D4_V_UPDATE_NO_LOCK_71 = 0x00000047,\nRESERVED_72                              = 0x00000048,\nRESERVED_73                              = 0x00000049,\nRESERVED_74                              = 0x0000004a,\nRESERVED_75                              = 0x0000004b,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D1_FLIP_AWAY_76 = 0x0000004c,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D1_FLIP_AWAY_77 = 0x0000004d,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D2_FLIP_AWAY_78 = 0x0000004e,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D2_FLIP_AWAY_79 = 0x0000004f,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D3_FLIP_AWAY_80 = 0x00000050,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D3_FLIP_AWAY_81 = 0x00000051,\nDMU_GPU_TIMER_READ_SELECT_LOWER_D4_FLIP_AWAY_82 = 0x00000052,\nDMU_GPU_TIMER_READ_SELECT_UPPER_D4_FLIP_AWAY_83 = 0x00000053,\nRESERVED_84                              = 0x00000054,\nRESERVED_85                              = 0x00000055,\nRESERVED_86                              = 0x00000056,\nRESERVED_87                              = 0x00000057,\nRESERVED_88                              = 0x00000058,\nRESERVED_89                              = 0x00000059,\nRESERVED_90                              = 0x0000005a,\nRESERVED_91                              = 0x0000005b,\n} DMU_DC_GPU_TIMER_READ_SELECT;\n\n \n\ntypedef enum DMU_DC_GPU_TIMER_START_POSITION {\nDMU_GPU_TIMER_START_0_END_27             = 0x00000000,\nDMU_GPU_TIMER_START_1_END_28             = 0x00000001,\nDMU_GPU_TIMER_START_2_END_29             = 0x00000002,\nDMU_GPU_TIMER_START_3_END_30             = 0x00000003,\nDMU_GPU_TIMER_START_4_END_31             = 0x00000004,\nDMU_GPU_TIMER_START_6_END_33             = 0x00000005,\nDMU_GPU_TIMER_START_8_END_35             = 0x00000006,\nDMU_GPU_TIMER_START_10_END_37            = 0x00000007,\n} DMU_DC_GPU_TIMER_START_POSITION;\n\n \n\ntypedef enum IHC_INTERRUPT_DEST {\nINTERRUPT_SENT_TO_IH                     = 0x00000000,\nINTERRUPT_SENT_TO_DMCUB                  = 0x00000001,\n} IHC_INTERRUPT_DEST;\n\n \n\ntypedef enum IHC_INTERRUPT_LINE_STATUS {\nINTERRUPT_LINE_NOT_ASSERTED              = 0x00000000,\nINTERRUPT_LINE_ASSERTED                  = 0x00000001,\n} IHC_INTERRUPT_LINE_STATUS;\n\n \n\n \n\ntypedef enum DC_SMU_INTERRUPT_ENABLE {\nDISABLE_THE_INTERRUPT                    = 0x00000000,\nENABLE_THE_INTERRUPT                     = 0x00000001,\n} DC_SMU_INTERRUPT_ENABLE;\n\n \n\ntypedef enum DMU_CLOCK_ON {\nDMU_CLOCK_STATUS_ON                      = 0x00000000,\nDMU_CLOCK_STATUS_OFF                     = 0x00000001,\n} DMU_CLOCK_ON;\n\n \n\ntypedef enum SMU_INTR {\nSMU_MSG_INTR_NOOP                        = 0x00000000,\nSET_SMU_MSG_INTR                         = 0x00000001,\n} SMU_INTR;\n\n \n\n \n\ntypedef enum ALLOW_SR_ON_TRANS_REQ {\nALLOW_SR_ON_TRANS_REQ_ENABLE             = 0x00000000,\nALLOW_SR_ON_TRANS_REQ_DISABLE            = 0x00000001,\n} ALLOW_SR_ON_TRANS_REQ;\n\n \n\ntypedef enum AMCLOCK_ENABLE {\nENABLE_AMCLK0                            = 0x00000000,\nENABLE_AMCLK1                            = 0x00000001,\n} AMCLOCK_ENABLE;\n\n \n\ntypedef enum CLEAR_SMU_INTR {\nSMU_INTR_STATUS_NOOP                     = 0x00000000,\nSMU_INTR_STATUS_CLEAR                    = 0x00000001,\n} CLEAR_SMU_INTR;\n\n \n\ntypedef enum CLOCK_BRANCH_SOFT_RESET {\nCLOCK_BRANCH_SOFT_RESET_NOOP             = 0x00000000,\nCLOCK_BRANCH_SOFT_RESET_FORCE            = 0x00000001,\n} CLOCK_BRANCH_SOFT_RESET;\n\n \n\ntypedef enum DCCG_AUDIO_DTO0_SOURCE_SEL {\nDCCG_AUDIO_DTO0_SOURCE_SEL_OTG0          = 0x00000000,\nDCCG_AUDIO_DTO0_SOURCE_SEL_OTG1          = 0x00000001,\nDCCG_AUDIO_DTO0_SOURCE_SEL_OTG2          = 0x00000002,\nDCCG_AUDIO_DTO0_SOURCE_SEL_OTG3          = 0x00000003,\nDCCG_AUDIO_DTO0_SOURCE_SEL_RESERVED      = 0x00000004,\n} DCCG_AUDIO_DTO0_SOURCE_SEL;\n\n \n\ntypedef enum DCCG_AUDIO_DTO2_SOURCE_SEL {\nDCCG_AUDIO_DTO2_SOURCE_SEL_AMCLK0        = 0x00000000,\nDCCG_AUDIO_DTO2_SOURCE_SEL_AMCLK0_DIV2   = 0x00000001,\n} DCCG_AUDIO_DTO2_SOURCE_SEL;\n\n \n\ntypedef enum DCCG_AUDIO_DTO_SEL {\nDCCG_AUDIO_DTO_SEL_AUDIO_DTO0            = 0x00000000,\nDCCG_AUDIO_DTO_SEL_AUDIO_DTO1            = 0x00000001,\nDCCG_AUDIO_DTO_SEL_NO_AUDIO_DTO          = 0x00000002,\nDCCG_AUDIO_DTO_SEL_AUDIO_DTO_DTBCLK      = 0x00000003,\n} DCCG_AUDIO_DTO_SEL;\n\n \n\ntypedef enum DCCG_AUDIO_DTO_USE_512FBR_DTO {\nDCCG_AUDIO_DTO_USE_128FBR_FOR_DP         = 0x00000000,\nDCCG_AUDIO_DTO_USE_512FBR_FOR_DP         = 0x00000001,\n} DCCG_AUDIO_DTO_USE_512FBR_DTO;\n\n \n\ntypedef enum DCCG_DBG_BLOCK_SEL {\nDCCG_DBG_BLOCK_SEL_DCCG                  = 0x00000000,\nDCCG_DBG_BLOCK_SEL_PMON                  = 0x00000001,\nDCCG_DBG_BLOCK_SEL_PMON2                 = 0x00000002,\n} DCCG_DBG_BLOCK_SEL;\n\n \n\ntypedef enum DCCG_DBG_EN {\nDCCG_DBG_EN_DISABLE                      = 0x00000000,\nDCCG_DBG_EN_ENABLE                       = 0x00000001,\n} DCCG_DBG_EN;\n\n \n\ntypedef enum DCCG_DEEP_COLOR_CNTL {\nDCCG_DEEP_COLOR_DTO_DISABLE              = 0x00000000,\nDCCG_DEEP_COLOR_DTO_5_4_RATIO            = 0x00000001,\nDCCG_DEEP_COLOR_DTO_3_2_RATIO            = 0x00000002,\nDCCG_DEEP_COLOR_DTO_2_1_RATIO            = 0x00000003,\n} DCCG_DEEP_COLOR_CNTL;\n\n \n\ntypedef enum DCCG_FIFO_ERRDET_OVR_EN {\nDCCG_FIFO_ERRDET_OVR_DISABLE             = 0x00000000,\nDCCG_FIFO_ERRDET_OVR_ENABLE              = 0x00000001,\n} DCCG_FIFO_ERRDET_OVR_EN;\n\n \n\ntypedef enum DCCG_FIFO_ERRDET_RESET {\nDCCG_FIFO_ERRDET_RESET_NOOP              = 0x00000000,\nDCCG_FIFO_ERRDET_RESET_FORCE             = 0x00000001,\n} DCCG_FIFO_ERRDET_RESET;\n\n \n\ntypedef enum DCCG_FIFO_ERRDET_STATE {\nDCCG_FIFO_ERRDET_STATE_CALIBRATION       = 0x00000000,\nDCCG_FIFO_ERRDET_STATE_DETECTION         = 0x00000001,\n} DCCG_FIFO_ERRDET_STATE;\n\n \n\ntypedef enum DCCG_PERF_MODE_HSYNC {\nDCCG_PERF_MODE_HSYNC_NOOP                = 0x00000000,\nDCCG_PERF_MODE_HSYNC_START               = 0x00000001,\n} DCCG_PERF_MODE_HSYNC;\n\n \n\ntypedef enum DCCG_PERF_MODE_VSYNC {\nDCCG_PERF_MODE_VSYNC_NOOP                = 0x00000000,\nDCCG_PERF_MODE_VSYNC_START               = 0x00000001,\n} DCCG_PERF_MODE_VSYNC;\n\n \n\ntypedef enum DCCG_PERF_OTG_SELECT {\nDCCG_PERF_SEL_OTG0                       = 0x00000000,\nDCCG_PERF_SEL_OTG1                       = 0x00000001,\nDCCG_PERF_SEL_OTG2                       = 0x00000002,\nDCCG_PERF_SEL_OTG3                       = 0x00000003,\nDCCG_PERF_SEL_RESERVED                   = 0x00000004,\n} DCCG_PERF_OTG_SELECT;\n\n \n\ntypedef enum DCCG_PERF_RUN {\nDCCG_PERF_RUN_NOOP                       = 0x00000000,\nDCCG_PERF_RUN_START                      = 0x00000001,\n} DCCG_PERF_RUN;\n\n \n\ntypedef enum DC_MEM_GLOBAL_PWR_REQ_DIS {\nDC_MEM_GLOBAL_PWR_REQ_ENABLE             = 0x00000000,\nDC_MEM_GLOBAL_PWR_REQ_DISABLE            = 0x00000001,\n} DC_MEM_GLOBAL_PWR_REQ_DIS;\n\n \n\ntypedef enum DIO_FIFO_ERROR {\nDIO_FIFO_ERROR_00                        = 0x00000000,\nDIO_FIFO_ERROR_01                        = 0x00000001,\nDIO_FIFO_ERROR_10                        = 0x00000002,\nDIO_FIFO_ERROR_11                        = 0x00000003,\n} DIO_FIFO_ERROR;\n\n \n\ntypedef enum DISABLE_CLOCK_GATING {\nCLOCK_GATING_ENABLED                     = 0x00000000,\nCLOCK_GATING_DISABLED                    = 0x00000001,\n} DISABLE_CLOCK_GATING;\n\n \n\ntypedef enum DISABLE_CLOCK_GATING_IN_DCO {\nCLOCK_GATING_ENABLED_IN_DCO              = 0x00000000,\nCLOCK_GATING_DISABLED_IN_DCO             = 0x00000001,\n} DISABLE_CLOCK_GATING_IN_DCO;\n\n \n\ntypedef enum DISPCLK_CHG_FWD_CORR_DISABLE {\nDISPCLK_CHG_FWD_CORR_ENABLE_AT_BEGINNING = 0x00000000,\nDISPCLK_CHG_FWD_CORR_DISABLE_AT_BEGINNING = 0x00000001,\n} DISPCLK_CHG_FWD_CORR_DISABLE;\n\n \n\ntypedef enum DISPCLK_FREQ_RAMP_DONE {\nDISPCLK_FREQ_RAMP_IN_PROGRESS            = 0x00000000,\nDISPCLK_FREQ_RAMP_COMPLETED              = 0x00000001,\n} DISPCLK_FREQ_RAMP_DONE;\n\n \n\ntypedef enum DPREFCLK_SRC_SEL {\nDPREFCLK_SRC_SEL_CK                      = 0x00000000,\nDPREFCLK_SRC_SEL_P0PLL                   = 0x00000001,\nDPREFCLK_SRC_SEL_P1PLL                   = 0x00000002,\nDPREFCLK_SRC_SEL_P2PLL                   = 0x00000003,\n} DPREFCLK_SRC_SEL;\n\n \n\ntypedef enum DP_DTO_DS_DISABLE {\nDP_DTO_DESPREAD_DISABLE                  = 0x00000000,\nDP_DTO_DESPREAD_ENABLE                   = 0x00000001,\n} DP_DTO_DS_DISABLE;\n\n \n\ntypedef enum DS_HW_CAL_ENABLE {\nDS_HW_CAL_DIS                            = 0x00000000,\nDS_HW_CAL_EN                             = 0x00000001,\n} DS_HW_CAL_ENABLE;\n\n \n\ntypedef enum DS_JITTER_COUNT_SRC_SEL {\nDS_JITTER_COUNT_SRC_SEL0                 = 0x00000000,\nDS_JITTER_COUNT_SRC_SEL1                 = 0x00000001,\n} DS_JITTER_COUNT_SRC_SEL;\n\n \n\ntypedef enum DS_REF_SRC {\nDS_REF_IS_XTALIN                         = 0x00000000,\nDS_REF_IS_EXT_GENLOCK                    = 0x00000001,\nDS_REF_IS_PCIE                           = 0x00000002,\n} DS_REF_SRC;\n\n \n\ntypedef enum DVOACLKC_IN_PHASE {\nDVOACLKC_IN_OPPOSITE_PHASE_WITH_PCLK_DVO = 0x00000000,\nDVOACLKC_IN_PHASE_WITH_PCLK_DVO          = 0x00000001,\n} DVOACLKC_IN_PHASE;\n\n \n\ntypedef enum DVOACLKC_MVP_IN_PHASE {\nDVOACLKC_MVP_IN_OPPOSITE_PHASE_WITH_PCLK_DVO = 0x00000000,\nDVOACLKC_MVP_IN_PHASE_WITH_PCLK_DVO      = 0x00000001,\n} DVOACLKC_MVP_IN_PHASE;\n\n \n\ntypedef enum DVOACLKC_MVP_SKEW_PHASE_OVERRIDE {\nDVOACLKC_MVP_SKEW_PHASE_OVERRIDE_DISABLE = 0x00000000,\nDVOACLKC_MVP_SKEW_PHASE_OVERRIDE_ENABLE  = 0x00000001,\n} DVOACLKC_MVP_SKEW_PHASE_OVERRIDE;\n\n \n\ntypedef enum DVOACLKD_IN_PHASE {\nDVOACLKD_IN_OPPOSITE_PHASE_WITH_PCLK_DVO = 0x00000000,\nDVOACLKD_IN_PHASE_WITH_PCLK_DVO          = 0x00000001,\n} DVOACLKD_IN_PHASE;\n\n \n\ntypedef enum DVOACLK_COARSE_SKEW_CNTL {\nDVOACLK_COARSE_SKEW_CNTL_NO_ADJUSTMENT   = 0x00000000,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_1_STEP    = 0x00000001,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_2_STEPS   = 0x00000002,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_3_STEPS   = 0x00000003,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_4_STEPS   = 0x00000004,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_5_STEPS   = 0x00000005,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_6_STEPS   = 0x00000006,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_7_STEPS   = 0x00000007,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_8_STEPS   = 0x00000008,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_9_STEPS   = 0x00000009,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_10_STEPS  = 0x0000000a,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_11_STEPS  = 0x0000000b,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_12_STEPS  = 0x0000000c,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_13_STEPS  = 0x0000000d,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_14_STEPS  = 0x0000000e,\nDVOACLK_COARSE_SKEW_CNTL_DELAY_15_STEPS  = 0x0000000f,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_1_STEP    = 0x00000010,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_2_STEPS   = 0x00000011,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_3_STEPS   = 0x00000012,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_4_STEPS   = 0x00000013,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_5_STEPS   = 0x00000014,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_6_STEPS   = 0x00000015,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_7_STEPS   = 0x00000016,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_8_STEPS   = 0x00000017,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_9_STEPS   = 0x00000018,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_10_STEPS  = 0x00000019,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_11_STEPS  = 0x0000001a,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_12_STEPS  = 0x0000001b,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_13_STEPS  = 0x0000001c,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_14_STEPS  = 0x0000001d,\nDVOACLK_COARSE_SKEW_CNTL_EARLY_15_STEPS  = 0x0000001e,\n} DVOACLK_COARSE_SKEW_CNTL;\n\n \n\ntypedef enum DVOACLK_FINE_SKEW_CNTL {\nDVOACLK_FINE_SKEW_CNTL_NO_ADJUSTMENT     = 0x00000000,\nDVOACLK_FINE_SKEW_CNTL_DELAY_1_STEP      = 0x00000001,\nDVOACLK_FINE_SKEW_CNTL_DELAY_2_STEPS     = 0x00000002,\nDVOACLK_FINE_SKEW_CNTL_DELAY_3_STEPS     = 0x00000003,\nDVOACLK_FINE_SKEW_CNTL_EARLY_1_STEP      = 0x00000004,\nDVOACLK_FINE_SKEW_CNTL_EARLY_2_STEPS     = 0x00000005,\nDVOACLK_FINE_SKEW_CNTL_EARLY_3_STEPS     = 0x00000006,\nDVOACLK_FINE_SKEW_CNTL_EARLY_4_STEPS     = 0x00000007,\n} DVOACLK_FINE_SKEW_CNTL;\n\n \n\ntypedef enum DVO_ENABLE_RST {\nDVO_ENABLE_RST_DISABLE                   = 0x00000000,\nDVO_ENABLE_RST_ENABLE                    = 0x00000001,\n} DVO_ENABLE_RST;\n\n \n\ntypedef enum ENABLE {\nDISABLE_THE_FEATURE                      = 0x00000000,\nENABLE_THE_FEATURE                       = 0x00000001,\n} ENABLE;\n\n \n\ntypedef enum ENABLE_CLOCK {\nENABLE_THE_REFCLK                        = 0x00000000,\nENABLE_THE_FUNC_CLOCK                    = 0x00000001,\n} ENABLE_CLOCK;\n\n \n\ntypedef enum FORCE_DISABLE_CLOCK {\nNOT_FORCE_THE_CLOCK_DISABLED             = 0x00000000,\nFORCE_THE_CLOCK_DISABLED                 = 0x00000001,\n} FORCE_DISABLE_CLOCK;\n\n \n\ntypedef enum HDMICHARCLK_SRC_SEL {\nHDMICHARCLK_SRC_SEL_UNIPHYA              = 0x00000000,\nHDMICHARCLK_SRC_SEL_UNIPHYB              = 0x00000001,\nHDMICHARCLK_SRC_SEL_UNIPHYC              = 0x00000002,\nHDMICHARCLK_SRC_SEL_UNIPHYD              = 0x00000003,\nHDMICHARCLK_SRC_SEL_UNIPHYE              = 0x00000004,\nHDMICHARCLK_SRC_SEL_SRC_RESERVED         = 0x00000005,\n} HDMICHARCLK_SRC_SEL;\n\n \n\ntypedef enum HDMISTREAMCLK_DTO_FORCE_DIS {\nDTO_FORCE_NO_BYPASS                      = 0x00000000,\nDTO_FORCE_BYPASS                         = 0x00000001,\n} HDMISTREAMCLK_DTO_FORCE_DIS;\n\n \n\ntypedef enum HDMISTREAMCLK_SRC_SEL {\nSEL_REFCLK0                              = 0x00000000,\nSEL_DTBCLK0                              = 0x00000001,\nSEL_DTBCLK1                              = 0x00000002,\n} HDMISTREAMCLK_SRC_SEL;\n\n \n\ntypedef enum JITTER_REMOVE_DISABLE {\nENABLE_JITTER_REMOVAL                    = 0x00000000,\nDISABLE_JITTER_REMOVAL                   = 0x00000001,\n} JITTER_REMOVE_DISABLE;\n\n \n\ntypedef enum MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL {\nMICROSECOND_TIME_BASE_CLOCK_IS_XTALIN    = 0x00000000,\nMICROSECOND_TIME_BASE_CLOCK_IS_DCCGREFCLK = 0x00000001,\n} MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL;\n\n \n\ntypedef enum MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL {\nMILLISECOND_TIME_BASE_CLOCK_IS_XTALIN    = 0x00000000,\nMILLISECOND_TIME_BASE_CLOCK_IS_DCCGREFCLK = 0x00000001,\n} MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL;\n\n \n\ntypedef enum OTG_ADD_PIXEL {\nOTG_ADD_PIXEL_NOOP                       = 0x00000000,\nOTG_ADD_PIXEL_FORCE                      = 0x00000001,\n} OTG_ADD_PIXEL;\n\n \n\ntypedef enum OTG_DROP_PIXEL {\nOTG_DROP_PIXEL_NOOP                      = 0x00000000,\nOTG_DROP_PIXEL_FORCE                     = 0x00000001,\n} OTG_DROP_PIXEL;\n\n \n\ntypedef enum PHYSYMCLK_FORCE_EN {\nPHYSYMCLK_FORCE_EN_DISABLE               = 0x00000000,\nPHYSYMCLK_FORCE_EN_ENABLE                = 0x00000001,\n} PHYSYMCLK_FORCE_EN;\n\n \n\ntypedef enum PHYSYMCLK_FORCE_SRC_SEL {\nPHYSYMCLK_FORCE_SRC_SYMCLK               = 0x00000000,\nPHYSYMCLK_FORCE_SRC_PHYD18CLK            = 0x00000001,\nPHYSYMCLK_FORCE_SRC_PHYD32CLK            = 0x00000002,\n} PHYSYMCLK_FORCE_SRC_SEL;\n\n \n\ntypedef enum PIPE_PHYPLL_PIXEL_RATE_SOURCE {\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYA    = 0x00000000,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYB    = 0x00000001,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYC    = 0x00000002,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_UNIPHYD    = 0x00000003,\nPIPE_PHYPLL_PIXEL_RATE_SOURCE_RESERVED   = 0x00000004,\n} PIPE_PHYPLL_PIXEL_RATE_SOURCE;\n\n \n\ntypedef enum PIPE_PIXEL_RATE_PLL_SOURCE {\nPIPE_PIXEL_RATE_PLL_SOURCE_PHYPLL        = 0x00000000,\nPIPE_PIXEL_RATE_PLL_SOURCE_DISPPLL       = 0x00000001,\n} PIPE_PIXEL_RATE_PLL_SOURCE;\n\n \n\ntypedef enum PIPE_PIXEL_RATE_SOURCE {\nPIPE_PIXEL_RATE_SOURCE_P0PLL             = 0x00000000,\nPIPE_PIXEL_RATE_SOURCE_P1PLL             = 0x00000001,\nPIPE_PIXEL_RATE_SOURCE_P2PLL             = 0x00000002,\n} PIPE_PIXEL_RATE_SOURCE;\n\n \n\ntypedef enum PLL_CFG_IF_SOFT_RESET {\nPLL_CFG_IF_SOFT_RESET_NOOP               = 0x00000000,\nPLL_CFG_IF_SOFT_RESET_FORCE              = 0x00000001,\n} PLL_CFG_IF_SOFT_RESET;\n\n \n\ntypedef enum SYMCLK_FE_FORCE_EN {\nSYMCLK_FE_FORCE_EN_DISABLE               = 0x00000000,\nSYMCLK_FE_FORCE_EN_ENABLE                = 0x00000001,\n} SYMCLK_FE_FORCE_EN;\n\n \n\ntypedef enum SYMCLK_FE_FORCE_SRC {\nSYMCLK_FE_FORCE_SRC_UNIPHYA              = 0x00000000,\nSYMCLK_FE_FORCE_SRC_UNIPHYB              = 0x00000001,\nSYMCLK_FE_FORCE_SRC_UNIPHYC              = 0x00000002,\nSYMCLK_FE_FORCE_SRC_UNIPHYD              = 0x00000003,\nSYMCLK_FE_FORCE_SRC_RESERVED             = 0x00000004,\n} SYMCLK_FE_FORCE_SRC;\n\n \n\ntypedef enum TEST_CLK_DIV_SEL {\nNO_DIV                                   = 0x00000000,\nDIV_2                                    = 0x00000001,\nDIV_4                                    = 0x00000002,\nDIV_8                                    = 0x00000003,\n} TEST_CLK_DIV_SEL;\n\n \n\ntypedef enum VSYNC_CNT_LATCH_MASK {\nVSYNC_CNT_LATCH_MASK_0                   = 0x00000000,\nVSYNC_CNT_LATCH_MASK_1                   = 0x00000001,\n} VSYNC_CNT_LATCH_MASK;\n\n \n\ntypedef enum VSYNC_CNT_RESET_SEL {\nVSYNC_CNT_RESET_SEL_0                    = 0x00000000,\nVSYNC_CNT_RESET_SEL_1                    = 0x00000001,\n} VSYNC_CNT_RESET_SEL;\n\n \n\ntypedef enum XTAL_REF_CLOCK_SOURCE_SEL {\nXTAL_REF_CLOCK_SOURCE_SEL_XTALIN         = 0x00000000,\nXTAL_REF_CLOCK_SOURCE_SEL_DCCGREFCLK     = 0x00000001,\n} XTAL_REF_CLOCK_SOURCE_SEL;\n\n \n\ntypedef enum XTAL_REF_SEL {\nXTAL_REF_SEL_1X                          = 0x00000000,\nXTAL_REF_SEL_2X                          = 0x00000001,\n} XTAL_REF_SEL;\n\n \n\n \n\ntypedef enum HPD_INT_CONTROL_ACK {\nHPD_INT_CONTROL_ACK_0                    = 0x00000000,\nHPD_INT_CONTROL_ACK_1                    = 0x00000001,\n} HPD_INT_CONTROL_ACK;\n\n \n\ntypedef enum HPD_INT_CONTROL_POLARITY {\nHPD_INT_CONTROL_GEN_INT_ON_DISCON        = 0x00000000,\nHPD_INT_CONTROL_GEN_INT_ON_CON           = 0x00000001,\n} HPD_INT_CONTROL_POLARITY;\n\n \n\ntypedef enum HPD_INT_CONTROL_RX_INT_ACK {\nHPD_INT_CONTROL_RX_INT_ACK_0             = 0x00000000,\nHPD_INT_CONTROL_RX_INT_ACK_1             = 0x00000001,\n} HPD_INT_CONTROL_RX_INT_ACK;\n\n \n\n \n\ntypedef enum DPHY_8B10B_CUR_DISP {\nDPHY_8B10B_CUR_DISP_ZERO                 = 0x00000000,\nDPHY_8B10B_CUR_DISP_ONE                  = 0x00000001,\n} DPHY_8B10B_CUR_DISP;\n\n \n\ntypedef enum DPHY_8B10B_RESET {\nDPHY_8B10B_NOT_RESET                     = 0x00000000,\nDPHY_8B10B_RESETET                       = 0x00000001,\n} DPHY_8B10B_RESET;\n\n \n\ntypedef enum DPHY_ALT_SCRAMBLER_RESET_EN {\nDPHY_ALT_SCRAMBLER_REGULAR_RESET_VALUE   = 0x00000000,\nDPHY_ALT_SCRAMBLER_INTERNAL_RESET_SOLUTION = 0x00000001,\n} DPHY_ALT_SCRAMBLER_RESET_EN;\n\n \n\ntypedef enum DPHY_ALT_SCRAMBLER_RESET_SEL {\nDPHY_ALT_SCRAMBLER_RESET_SEL_EDP_RESET_VALUE = 0x00000000,\nDPHY_ALT_SCRAMBLER_RESET_SEL_CUSTOM_RESET_VALUE = 0x00000001,\n} DPHY_ALT_SCRAMBLER_RESET_SEL;\n\n \n\ntypedef enum DPHY_ATEST_SEL_LANE0 {\nDPHY_ATEST_LANE0_PRBS_PATTERN            = 0x00000000,\nDPHY_ATEST_LANE0_REG_PATTERN             = 0x00000001,\n} DPHY_ATEST_SEL_LANE0;\n\n \n\ntypedef enum DPHY_ATEST_SEL_LANE1 {\nDPHY_ATEST_LANE1_PRBS_PATTERN            = 0x00000000,\nDPHY_ATEST_LANE1_REG_PATTERN             = 0x00000001,\n} DPHY_ATEST_SEL_LANE1;\n\n \n\ntypedef enum DPHY_ATEST_SEL_LANE2 {\nDPHY_ATEST_LANE2_PRBS_PATTERN            = 0x00000000,\nDPHY_ATEST_LANE2_REG_PATTERN             = 0x00000001,\n} DPHY_ATEST_SEL_LANE2;\n\n \n\ntypedef enum DPHY_ATEST_SEL_LANE3 {\nDPHY_ATEST_LANE3_PRBS_PATTERN            = 0x00000000,\nDPHY_ATEST_LANE3_REG_PATTERN             = 0x00000001,\n} DPHY_ATEST_SEL_LANE3;\n\n \n\ntypedef enum DPHY_BYPASS {\nDPHY_8B10B_OUTPUT                        = 0x00000000,\nDPHY_DBG_OUTPUT                          = 0x00000001,\n} DPHY_BYPASS;\n\n \n\ntypedef enum DPHY_CRC_CONT_EN {\nDPHY_CRC_ONE_SHOT                        = 0x00000000,\nDPHY_CRC_CONTINUOUS                      = 0x00000001,\n} DPHY_CRC_CONT_EN;\n\n \n\ntypedef enum DPHY_CRC_EN {\nDPHY_CRC_DISABLED                        = 0x00000000,\nDPHY_CRC_ENABLED                         = 0x00000001,\n} DPHY_CRC_EN;\n\n \n\ntypedef enum DPHY_CRC_FIELD {\nDPHY_CRC_START_FROM_TOP_FIELD            = 0x00000000,\nDPHY_CRC_START_FROM_BOTTOM_FIELD         = 0x00000001,\n} DPHY_CRC_FIELD;\n\n \n\ntypedef enum DPHY_CRC_MST_PHASE_ERROR_ACK {\nDPHY_CRC_MST_PHASE_ERROR_NO_ACK          = 0x00000000,\nDPHY_CRC_MST_PHASE_ERROR_ACKED           = 0x00000001,\n} DPHY_CRC_MST_PHASE_ERROR_ACK;\n\n \n\ntypedef enum DPHY_CRC_SEL {\nDPHY_CRC_LANE0_SELECTED                  = 0x00000000,\nDPHY_CRC_LANE1_SELECTED                  = 0x00000001,\nDPHY_CRC_LANE2_SELECTED                  = 0x00000002,\nDPHY_CRC_LANE3_SELECTED                  = 0x00000003,\n} DPHY_CRC_SEL;\n\n \n\ntypedef enum DPHY_FEC_ENABLE {\nDPHY_FEC_DISABLED                        = 0x00000000,\nDPHY_FEC_ENABLED                         = 0x00000001,\n} DPHY_FEC_ENABLE;\n\n \n\ntypedef enum DPHY_FEC_READY {\nDPHY_FEC_READY_EN                        = 0x00000000,\nDPHY_FEC_READY_DIS                       = 0x00000001,\n} DPHY_FEC_READY;\n\n \n\ntypedef enum DPHY_LOAD_BS_COUNT_START {\nDPHY_LOAD_BS_COUNT_STARTED               = 0x00000000,\nDPHY_LOAD_BS_COUNT_NOT_STARTED           = 0x00000001,\n} DPHY_LOAD_BS_COUNT_START;\n\n \n\ntypedef enum DPHY_PRBS_EN {\nDPHY_PRBS_DISABLE                        = 0x00000000,\nDPHY_PRBS_ENABLE                         = 0x00000001,\n} DPHY_PRBS_EN;\n\n \n\ntypedef enum DPHY_PRBS_SEL {\nDPHY_PRBS7_SELECTED                      = 0x00000000,\nDPHY_PRBS23_SELECTED                     = 0x00000001,\nDPHY_PRBS11_SELECTED                     = 0x00000002,\n} DPHY_PRBS_SEL;\n\n \n\ntypedef enum DPHY_RX_FAST_TRAINING_CAPABLE {\nDPHY_FAST_TRAINING_NOT_CAPABLE_0         = 0x00000000,\nDPHY_FAST_TRAINING_CAPABLE               = 0x00000001,\n} DPHY_RX_FAST_TRAINING_CAPABLE;\n\n \n\ntypedef enum DPHY_SCRAMBLER_ADVANCE {\nDPHY_DPHY_SCRAMBLER_ADVANCE_ON_DATA_SYMBOL_ONLY = 0x00000000,\nDPHY_SCRAMBLER_ADVANCE_ON_BOTH_DATA_AND_CTRL = 0x00000001,\n} DPHY_SCRAMBLER_ADVANCE;\n\n \n\ntypedef enum DPHY_SCRAMBLER_DIS {\nDPHY_SCR_ENABLED                         = 0x00000000,\nDPHY_SCR_DISABLED                        = 0x00000001,\n} DPHY_SCRAMBLER_DIS;\n\n \n\ntypedef enum DPHY_SCRAMBLER_KCODE {\nDPHY_SCRAMBLER_KCODE_DISABLED            = 0x00000000,\nDPHY_SCRAMBLER_KCODE_ENABLED             = 0x00000001,\n} DPHY_SCRAMBLER_KCODE;\n\n \n\ntypedef enum DPHY_SCRAMBLER_SEL {\nDPHY_SCRAMBLER_SEL_LANE_DATA             = 0x00000000,\nDPHY_SCRAMBLER_SEL_DBG_DATA              = 0x00000001,\n} DPHY_SCRAMBLER_SEL;\n\n \n\ntypedef enum DPHY_SKEW_BYPASS {\nDPHY_WITH_SKEW                           = 0x00000000,\nDPHY_NO_SKEW                             = 0x00000001,\n} DPHY_SKEW_BYPASS;\n\n \n\ntypedef enum DPHY_STREAM_RESET_DURING_FAST_TRAINING_ENUM {\nDPHY_STREAM_RESET_DURING_FAST_TRAINING_RESET = 0x00000000,\nDPHY_STREAM_RESET_DURING_FAST_TRAINING_NOT_RESET = 0x00000001,\n} DPHY_STREAM_RESET_DURING_FAST_TRAINING_ENUM;\n\n \n\ntypedef enum DPHY_SW_FAST_TRAINING_START {\nDPHY_SW_FAST_TRAINING_NOT_STARTED        = 0x00000000,\nDPHY_SW_FAST_TRAINING_STARTED            = 0x00000001,\n} DPHY_SW_FAST_TRAINING_START;\n\n \n\ntypedef enum DPHY_TRAINING_PATTERN_SEL {\nDPHY_TRAINING_PATTERN_1                  = 0x00000000,\nDPHY_TRAINING_PATTERN_2                  = 0x00000001,\nDPHY_TRAINING_PATTERN_3                  = 0x00000002,\nDPHY_TRAINING_PATTERN_4                  = 0x00000003,\n} DPHY_TRAINING_PATTERN_SEL;\n\n \n\ntypedef enum DP_COMPONENT_DEPTH {\nDP_COMPONENT_DEPTH_6BPC                  = 0x00000000,\nDP_COMPONENT_DEPTH_8BPC                  = 0x00000001,\nDP_COMPONENT_DEPTH_10BPC                 = 0x00000002,\nDP_COMPONENT_DEPTH_12BPC                 = 0x00000003,\nDP_COMPONENT_DEPTH_16BPC                 = 0x00000004,\n} DP_COMPONENT_DEPTH;\n\n \n\ntypedef enum DP_CP_ENCRYPTION_TYPE {\nDP_CP_ENCRYPTION_TYPE_0                  = 0x00000000,\nDP_CP_ENCRYPTION_TYPE_1                  = 0x00000001,\n} DP_CP_ENCRYPTION_TYPE;\n\n \n\ntypedef enum DP_DPHY_8B10B_EXT_DISP {\nDP_DPHY_8B10B_EXT_DISP_ZERO              = 0x00000000,\nDP_DPHY_8B10B_EXT_DISP_ONE               = 0x00000001,\n} DP_DPHY_8B10B_EXT_DISP;\n\n \n\ntypedef enum DP_DPHY_FAST_TRAINING_COMPLETE_ACK {\nDP_DPHY_FAST_TRAINING_COMPLETE_NOT_ACKED = 0x00000000,\nDP_DPHY_FAST_TRAINING_COMPLETE_ACKED     = 0x00000001,\n} DP_DPHY_FAST_TRAINING_COMPLETE_ACK;\n\n \n\ntypedef enum DP_DPHY_FAST_TRAINING_COMPLETE_MASK {\nDP_DPHY_FAST_TRAINING_COMPLETE_MASKED    = 0x00000000,\nDP_DPHY_FAST_TRAINING_COMPLETE_NOT_MASKED = 0x00000001,\n} DP_DPHY_FAST_TRAINING_COMPLETE_MASK;\n\n \n\ntypedef enum DP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN {\nDP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_DISABLED = 0x00000000,\nDP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_ENABLED = 0x00000001,\n} DP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN;\n\n \n\ntypedef enum DP_DPHY_HBR2_PATTERN_CONTROL_MODE {\nDP_DPHY_HBR2_PASS_THROUGH                = 0x00000000,\nDP_DPHY_HBR2_PATTERN_1                   = 0x00000001,\nDP_DPHY_HBR2_PATTERN_2_NEG               = 0x00000002,\nDP_DPHY_HBR2_PATTERN_3                   = 0x00000003,\nDP_DPHY_HBR2_PATTERN_2_POS               = 0x00000006,\n} DP_DPHY_HBR2_PATTERN_CONTROL_MODE;\n\n \n\ntypedef enum DP_DSC_MODE {\nDP_DSC_DISABLE                           = 0x00000000,\nDP_DSC_444_SIMPLE_422                    = 0x00000001,\nDP_DSC_NATIVE_422_420                    = 0x00000002,\n} DP_DSC_MODE;\n\n \n\ntypedef enum DP_EMBEDDED_PANEL_MODE {\nDP_EXTERNAL_PANEL                        = 0x00000000,\nDP_EMBEDDED_PANEL                        = 0x00000001,\n} DP_EMBEDDED_PANEL_MODE;\n\n \n\ntypedef enum DP_LINK_TRAINING_COMPLETE {\nDP_LINK_TRAINING_NOT_COMPLETE            = 0x00000000,\nDP_LINK_TRAINING_ALREADY_COMPLETE        = 0x00000001,\n} DP_LINK_TRAINING_COMPLETE;\n\n \n\ntypedef enum DP_LINK_TRAINING_SWITCH_MODE {\nDP_LINK_TRAINING_SWITCH_TO_IDLE          = 0x00000000,\nDP_LINK_TRAINING_SWITCH_TO_VIDEO         = 0x00000001,\n} DP_LINK_TRAINING_SWITCH_MODE;\n\n \n\ntypedef enum DP_ML_PHY_SEQ_MODE {\nDP_ML_PHY_SEQ_LINE_NUM                   = 0x00000000,\nDP_ML_PHY_SEQ_IMMEDIATE                  = 0x00000001,\n} DP_ML_PHY_SEQ_MODE;\n\n \n\ntypedef enum DP_MSA_V_TIMING_OVERRIDE_EN {\nMSA_V_TIMING_OVERRIDE_DISABLED           = 0x00000000,\nMSA_V_TIMING_OVERRIDE_ENABLED            = 0x00000001,\n} DP_MSA_V_TIMING_OVERRIDE_EN;\n\n \n\ntypedef enum DP_MSE_BLANK_CODE {\nDP_MSE_BLANK_CODE_SF_FILLED              = 0x00000000,\nDP_MSE_BLANK_CODE_ZERO_FILLED            = 0x00000001,\n} DP_MSE_BLANK_CODE;\n\n \n\ntypedef enum DP_MSE_LINK_LINE {\nDP_MSE_LINK_LINE_32_MTP_LONG             = 0x00000000,\nDP_MSE_LINK_LINE_64_MTP_LONG             = 0x00000001,\nDP_MSE_LINK_LINE_128_MTP_LONG            = 0x00000002,\nDP_MSE_LINK_LINE_256_MTP_LONG            = 0x00000003,\n} DP_MSE_LINK_LINE;\n\n \n\ntypedef enum DP_MSE_SAT_ENCRYPT0 {\nDP_MSE_SAT_ENCRYPT0_DISABLED             = 0x00000000,\nDP_MSE_SAT_ENCRYPT0_ENABLED              = 0x00000001,\n} DP_MSE_SAT_ENCRYPT0;\n\n \n\ntypedef enum DP_MSE_SAT_ENCRYPT1 {\nDP_MSE_SAT_ENCRYPT1_DISABLED             = 0x00000000,\nDP_MSE_SAT_ENCRYPT1_ENABLED              = 0x00000001,\n} DP_MSE_SAT_ENCRYPT1;\n\n \n\ntypedef enum DP_MSE_SAT_ENCRYPT2 {\nDP_MSE_SAT_ENCRYPT2_DISABLED             = 0x00000000,\nDP_MSE_SAT_ENCRYPT2_ENABLED              = 0x00000001,\n} DP_MSE_SAT_ENCRYPT2;\n\n \n\ntypedef enum DP_MSE_SAT_ENCRYPT3 {\nDP_MSE_SAT_ENCRYPT3_DISABLED             = 0x00000000,\nDP_MSE_SAT_ENCRYPT3_ENABLED              = 0x00000001,\n} DP_MSE_SAT_ENCRYPT3;\n\n \n\ntypedef enum DP_MSE_SAT_ENCRYPT4 {\nDP_MSE_SAT_ENCRYPT4_DISABLED             = 0x00000000,\nDP_MSE_SAT_ENCRYPT4_ENABLED              = 0x00000001,\n} DP_MSE_SAT_ENCRYPT4;\n\n \n\ntypedef enum DP_MSE_SAT_ENCRYPT5 {\nDP_MSE_SAT_ENCRYPT5_DISABLED             = 0x00000000,\nDP_MSE_SAT_ENCRYPT5_ENABLED              = 0x00000001,\n} DP_MSE_SAT_ENCRYPT5;\n\n \n\ntypedef enum DP_MSE_SAT_UPDATE_ACT {\nDP_MSE_SAT_UPDATE_NO_ACTION              = 0x00000000,\nDP_MSE_SAT_UPDATE_WITH_TRIGGER           = 0x00000001,\nDP_MSE_SAT_UPDATE_WITHOUT_TRIGGER        = 0x00000002,\n} DP_MSE_SAT_UPDATE_ACT;\n\n \n\ntypedef enum DP_MSE_TIMESTAMP_MODE {\nDP_MSE_TIMESTAMP_CALC_BASED_ON_LINK_RATE = 0x00000000,\nDP_MSE_TIMESTAMP_CALC_BASED_ON_VC_RATE   = 0x00000001,\n} DP_MSE_TIMESTAMP_MODE;\n\n \n\ntypedef enum DP_MSE_ZERO_ENCODER {\nDP_MSE_NOT_ZERO_FE_ENCODER               = 0x00000000,\nDP_MSE_ZERO_FE_ENCODER                   = 0x00000001,\n} DP_MSE_ZERO_ENCODER;\n\n \n\ntypedef enum DP_MSO_NUM_OF_SST_LINKS {\nDP_MSO_ONE_SSTLINK                       = 0x00000000,\nDP_MSO_TWO_SSTLINK                       = 0x00000001,\nDP_MSO_FOUR_SSTLINK                      = 0x00000002,\n} DP_MSO_NUM_OF_SST_LINKS;\n\n \n\ntypedef enum DP_PIXEL_ENCODING {\nDP_PIXEL_ENCODING_RGB444                 = 0x00000000,\nDP_PIXEL_ENCODING_YCBCR422               = 0x00000001,\nDP_PIXEL_ENCODING_YCBCR444               = 0x00000002,\nDP_PIXEL_ENCODING_RGB_WIDE_GAMUT         = 0x00000003,\nDP_PIXEL_ENCODING_Y_ONLY                 = 0x00000004,\nDP_PIXEL_ENCODING_YCBCR420               = 0x00000005,\n} DP_PIXEL_ENCODING;\n\n \n\ntypedef enum DP_PIXEL_PER_CYCLE_PROCESSING_NUM {\nDP_ONE_PIXEL_PER_CYCLE                   = 0x00000000,\nDP_TWO_PIXEL_PER_CYCLE                   = 0x00000001,\n} DP_PIXEL_PER_CYCLE_PROCESSING_NUM;\n\n \n\ntypedef enum DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE {\nDP_SEC_ASP_CHANNEL_COUNT_FROM_AZ         = 0x00000000,\nDP_SEC_ASP_CHANNEL_COUNT_OVERRIDE_ENABLED = 0x00000001,\n} DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE;\n\n \n\ntypedef enum DP_SEC_ASP_PRIORITY {\nDP_SEC_ASP_LOW_PRIORITY                  = 0x00000000,\nDP_SEC_ASP_HIGH_PRIORITY                 = 0x00000001,\n} DP_SEC_ASP_PRIORITY;\n\n \n\ntypedef enum DP_SEC_AUDIO_MUTE {\nDP_SEC_AUDIO_MUTE_HW_CTRL                = 0x00000000,\nDP_SEC_AUDIO_MUTE_SW_CTRL                = 0x00000001,\n} DP_SEC_AUDIO_MUTE;\n\n \n\ntypedef enum DP_SEC_COLLISION_ACK {\nDP_SEC_COLLISION_ACK_NO_EFFECT           = 0x00000000,\nDP_SEC_COLLISION_ACK_CLR_FLAG            = 0x00000001,\n} DP_SEC_COLLISION_ACK;\n\n \n\ntypedef enum DP_SEC_GSP0_PRIORITY {\nSEC_GSP0_PRIORITY_LOW                    = 0x00000000,\nSEC_GSP0_PRIORITY_HIGH                   = 0x00000001,\n} DP_SEC_GSP0_PRIORITY;\n\n \n\ntypedef enum DP_SEC_GSP_SEND {\nNOT_SENT                                 = 0x00000000,\nFORCE_SENT                               = 0x00000001,\n} DP_SEC_GSP_SEND;\n\n \n\ntypedef enum DP_SEC_GSP_SEND_ANY_LINE {\nSEND_AT_LINK_NUMBER                      = 0x00000000,\nSEND_AT_EARLIEST_TIME                    = 0x00000001,\n} DP_SEC_GSP_SEND_ANY_LINE;\n\n \n\ntypedef enum DP_SEC_GSP_SEND_PPS {\nSEND_NORMAL_PACKET                       = 0x00000000,\nSEND_PPS_PACKET                          = 0x00000001,\n} DP_SEC_GSP_SEND_PPS;\n\n \n\ntypedef enum DP_SEC_LINE_REFERENCE {\nREFER_TO_DP_SOF                          = 0x00000000,\nREFER_TO_OTG_SOF                         = 0x00000001,\n} DP_SEC_LINE_REFERENCE;\n\n \n\ntypedef enum DP_SEC_TIMESTAMP_MODE {\nDP_SEC_TIMESTAMP_PROGRAMMABLE_MODE       = 0x00000000,\nDP_SEC_TIMESTAMP_AUTO_CALC_MODE          = 0x00000001,\n} DP_SEC_TIMESTAMP_MODE;\n\n \n\ntypedef enum DP_STEER_OVERFLOW_ACK {\nDP_STEER_OVERFLOW_ACK_NO_EFFECT          = 0x00000000,\nDP_STEER_OVERFLOW_ACK_CLR_INTERRUPT      = 0x00000001,\n} DP_STEER_OVERFLOW_ACK;\n\n \n\ntypedef enum DP_STEER_OVERFLOW_MASK {\nDP_STEER_OVERFLOW_MASKED                 = 0x00000000,\nDP_STEER_OVERFLOW_UNMASK                 = 0x00000001,\n} DP_STEER_OVERFLOW_MASK;\n\n \n\ntypedef enum DP_SYNC_POLARITY {\nDP_SYNC_POLARITY_ACTIVE_HIGH             = 0x00000000,\nDP_SYNC_POLARITY_ACTIVE_LOW              = 0x00000001,\n} DP_SYNC_POLARITY;\n\n \n\ntypedef enum DP_TU_OVERFLOW_ACK {\nDP_TU_OVERFLOW_ACK_NO_EFFECT             = 0x00000000,\nDP_TU_OVERFLOW_ACK_CLR_INTERRUPT         = 0x00000001,\n} DP_TU_OVERFLOW_ACK;\n\n \n\ntypedef enum DP_UDI_LANES {\nDP_UDI_1_LANE                            = 0x00000000,\nDP_UDI_2_LANES                           = 0x00000001,\nDP_UDI_LANES_RESERVED                    = 0x00000002,\nDP_UDI_4_LANES                           = 0x00000003,\n} DP_UDI_LANES;\n\n \n\ntypedef enum DP_VID_ENHANCED_FRAME_MODE {\nVID_NORMAL_FRAME_MODE                    = 0x00000000,\nVID_ENHANCED_MODE                        = 0x00000001,\n} DP_VID_ENHANCED_FRAME_MODE;\n\n \n\ntypedef enum DP_VID_M_N_DOUBLE_BUFFER_MODE {\nDP_VID_M_N_DOUBLE_BUFFER_AFTER_VID_M_UPDATE = 0x00000000,\nDP_VID_M_N_DOUBLE_BUFFER_AT_FRAME_START  = 0x00000001,\n} DP_VID_M_N_DOUBLE_BUFFER_MODE;\n\n \n\ntypedef enum DP_VID_M_N_GEN_EN {\nDP_VID_M_N_PROGRAMMED_VIA_REG            = 0x00000000,\nDP_VID_M_N_CALC_AUTO                     = 0x00000001,\n} DP_VID_M_N_GEN_EN;\n\n \n\ntypedef enum DP_VID_N_MUL {\nDP_VID_M_1X_INPUT_PIXEL_RATE             = 0x00000000,\nDP_VID_M_2X_INPUT_PIXEL_RATE             = 0x00000001,\nDP_VID_M_4X_INPUT_PIXEL_RATE             = 0x00000002,\nDP_VID_M_8X_INPUT_PIXEL_RATE             = 0x00000003,\n} DP_VID_N_MUL;\n\n \n\ntypedef enum DP_VID_STREAM_DISABLE_ACK {\nID_STREAM_DISABLE_NO_ACK                 = 0x00000000,\nID_STREAM_DISABLE_ACKED                  = 0x00000001,\n} DP_VID_STREAM_DISABLE_ACK;\n\n \n\ntypedef enum DP_VID_STREAM_DISABLE_MASK {\nVID_STREAM_DISABLE_MASKED                = 0x00000000,\nVID_STREAM_DISABLE_UNMASK                = 0x00000001,\n} DP_VID_STREAM_DISABLE_MASK;\n\n \n\ntypedef enum DP_VID_STREAM_DIS_DEFER {\nDP_VID_STREAM_DIS_NO_DEFER               = 0x00000000,\nDP_VID_STREAM_DIS_DEFER_TO_HBLANK        = 0x00000001,\nDP_VID_STREAM_DIS_DEFER_TO_VBLANK        = 0x00000002,\n} DP_VID_STREAM_DIS_DEFER;\n\n \n\ntypedef enum DP_VID_VBID_FIELD_POL {\nDP_VID_VBID_FIELD_POL_NORMAL             = 0x00000000,\nDP_VID_VBID_FIELD_POL_INV                = 0x00000001,\n} DP_VID_VBID_FIELD_POL;\n\n \n\ntypedef enum FEC_ACTIVE_STATUS {\nDPHY_FEC_NOT_ACTIVE                      = 0x00000000,\nDPHY_FEC_ACTIVE                          = 0x00000001,\n} FEC_ACTIVE_STATUS;\n\n \n\n \n\ntypedef enum DIG_BE_CNTL_HPD_SELECT {\nDIG_BE_CNTL_HPD1                         = 0x00000000,\nDIG_BE_CNTL_HPD2                         = 0x00000001,\nDIG_BE_CNTL_HPD3                         = 0x00000002,\nDIG_BE_CNTL_HPD4                         = 0x00000003,\nDIG_BE_CNTL_HPD5                         = 0x00000004,\nDIG_BE_CNTL_NO_HPD                       = 0x00000005,\n} DIG_BE_CNTL_HPD_SELECT;\n\n \n\ntypedef enum DIG_BE_CNTL_MODE {\nDIG_BE_DP_SST_MODE                       = 0x00000000,\nDIG_BE_RESERVED1                         = 0x00000001,\nDIG_BE_TMDS_DVI_MODE                     = 0x00000002,\nDIG_BE_TMDS_HDMI_MODE                    = 0x00000003,\nDIG_BE_RESERVED4                         = 0x00000004,\nDIG_BE_DP_MST_MODE                       = 0x00000005,\nDIG_BE_RESERVED2                         = 0x00000006,\nDIG_BE_RESERVED3                         = 0x00000007,\n} DIG_BE_CNTL_MODE;\n\n \n\ntypedef enum DIG_DIGITAL_BYPASS_ENABLE {\nDIG_DIGITAL_BYPASS_OFF                   = 0x00000000,\nDIG_DIGITAL_BYPASS_ON                    = 0x00000001,\n} DIG_DIGITAL_BYPASS_ENABLE;\n\n \n\ntypedef enum DIG_DIGITAL_BYPASS_SEL {\nDIG_DIGITAL_BYPASS_SEL_BYPASS            = 0x00000000,\nDIG_DIGITAL_BYPASS_SEL_36BPP             = 0x00000001,\nDIG_DIGITAL_BYPASS_SEL_48BPP_LSB         = 0x00000002,\nDIG_DIGITAL_BYPASS_SEL_48BPP_MSB         = 0x00000003,\nDIG_DIGITAL_BYPASS_SEL_10BPP_LSB         = 0x00000004,\nDIG_DIGITAL_BYPASS_SEL_12BPC_LSB         = 0x00000005,\nDIG_DIGITAL_BYPASS_SEL_ALPHA             = 0x00000006,\n} DIG_DIGITAL_BYPASS_SEL;\n\n \n\ntypedef enum DIG_FE_CNTL_SOURCE_SELECT {\nDIG_FE_SOURCE_FROM_OTG0                  = 0x00000000,\nDIG_FE_SOURCE_FROM_OTG1                  = 0x00000001,\nDIG_FE_SOURCE_FROM_OTG2                  = 0x00000002,\nDIG_FE_SOURCE_FROM_OTG3                  = 0x00000003,\nDIG_FE_SOURCE_RESERVED                   = 0x00000004,\n} DIG_FE_CNTL_SOURCE_SELECT;\n\n \n\ntypedef enum DIG_FE_CNTL_STEREOSYNC_SELECT {\nDIG_FE_STEREOSYNC_FROM_OTG0              = 0x00000000,\nDIG_FE_STEREOSYNC_FROM_OTG1              = 0x00000001,\nDIG_FE_STEREOSYNC_FROM_OTG2              = 0x00000002,\nDIG_FE_STEREOSYNC_FROM_OTG3              = 0x00000003,\nDIG_FE_STEREOSYNC_RESERVED               = 0x00000004,\n} DIG_FE_CNTL_STEREOSYNC_SELECT;\n\n \n\ntypedef enum DIG_FIFO_CTRL_FORCE_RECOMP_MINMAX {\nDIG_FIFO_NOT_FORCE_RECOMP_MINMAX         = 0x00000000,\nDIG_FIFO_FORCE_RECOMP_MINMAX             = 0x00000001,\n} DIG_FIFO_CTRL_FORCE_RECOMP_MINMAX;\n\n \n\ntypedef enum DIG_FIFO_CTRL_USE_OVERWRITE_LEVEL {\nDIG_FIFO_USE_OVERWRITE_LEVEL             = 0x00000000,\nDIG_FIFO_USE_CAL_AVERAGE_LEVEL           = 0x00000001,\n} DIG_FIFO_CTRL_USE_OVERWRITE_LEVEL;\n\n \n\ntypedef enum DIG_FIFO_FORCE_RECAL_AVERAGE {\nDIG_FIFO_NOT_FORCE_RECAL_AVERAGE         = 0x00000000,\nDIG_FIFO_FORCE_RECAL_AVERAGE_LEVEL       = 0x00000001,\n} DIG_FIFO_FORCE_RECAL_AVERAGE;\n\n \n\ntypedef enum DIG_FIFO_OUTPUT_PROCESSING_MODE {\nDIG_FIFO_1_PIX_PER_CYCLE                 = 0x00000000,\nDIG_FIFO_2_PIX_PER_CYCLE                 = 0x00000001,\n} DIG_FIFO_OUTPUT_PROCESSING_MODE;\n\n \n\ntypedef enum DIG_FIFO_OVERFLOW_UNDERFLOW_ERROR {\nDIG_FIFO_NO_ERROR_OCCURRED               = 0x00000000,\nDIG_FIFO_UNDERFLOW_OCCURRED              = 0x00000001,\nDIG_FIFO_OVERFLOW_OCCURRED               = 0x00000002,\n} DIG_FIFO_OVERFLOW_UNDERFLOW_ERROR;\n\n \n\ntypedef enum DIG_FIFO_READ_CLOCK_SRC {\nDIG_FIFO_READ_CLOCK_SRC_FROM_DCCG        = 0x00000000,\nDIG_FIFO_READ_CLOCK_SRC_FROM_DISPLAY_PIPE = 0x00000001,\n} DIG_FIFO_READ_CLOCK_SRC;\n\n \n\ntypedef enum DIG_INPUT_PIXEL_SEL {\nDIG_ALL_PIXEL                            = 0x00000000,\nDIG_EVEN_PIXEL_ONLY                      = 0x00000001,\nDIG_ODD_PIXEL_ONLY                       = 0x00000002,\n} DIG_INPUT_PIXEL_SEL;\n\n \n\ntypedef enum DIG_OUTPUT_CRC_CNTL_LINK_SEL {\nDIG_OUTPUT_CRC_ON_LINK0                  = 0x00000000,\nDIG_OUTPUT_CRC_ON_LINK1                  = 0x00000001,\n} DIG_OUTPUT_CRC_CNTL_LINK_SEL;\n\n \n\ntypedef enum DIG_OUTPUT_CRC_DATA_SEL {\nDIG_OUTPUT_CRC_FOR_FULLFRAME             = 0x00000000,\nDIG_OUTPUT_CRC_FOR_ACTIVEONLY            = 0x00000001,\nDIG_OUTPUT_CRC_FOR_VBI                   = 0x00000002,\nDIG_OUTPUT_CRC_FOR_AUDIO                 = 0x00000003,\n} DIG_OUTPUT_CRC_DATA_SEL;\n\n \n\ntypedef enum DIG_RANDOM_PATTERN_SEED_RAN_PAT {\nDIG_RANDOM_PATTERN_SEED_RAN_PAT_ALL_PIXELS = 0x00000000,\nDIG_RANDOM_PATTERN_SEED_RAN_PAT_DE_HIGH  = 0x00000001,\n} DIG_RANDOM_PATTERN_SEED_RAN_PAT;\n\n \n\ntypedef enum DIG_SL_PIXEL_GROUPING {\nDIG_SINGLETON_PIXELS                     = 0x00000000,\nDIG_PAIR_PIXELS                          = 0x00000001,\n} DIG_SL_PIXEL_GROUPING;\n\n \n\ntypedef enum DIG_TEST_PATTERN_EXTERNAL_RESET_EN {\nDIG_TEST_PATTERN_EXTERNAL_RESET_ENABLE   = 0x00000000,\nDIG_TEST_PATTERN_EXTERNAL_RESET_BY_EXT_SIG = 0x00000001,\n} DIG_TEST_PATTERN_EXTERNAL_RESET_EN;\n\n \n\ntypedef enum DIG_TEST_PATTERN_HALF_CLOCK_PATTERN_SEL {\nDIG_10BIT_TEST_PATTERN                   = 0x00000000,\nDIG_ALTERNATING_TEST_PATTERN             = 0x00000001,\n} DIG_TEST_PATTERN_HALF_CLOCK_PATTERN_SEL;\n\n \n\ntypedef enum DIG_TEST_PATTERN_RANDOM_PATTERN_OUT_EN {\nDIG_TEST_PATTERN_NORMAL                  = 0x00000000,\nDIG_TEST_PATTERN_RANDOM                  = 0x00000001,\n} DIG_TEST_PATTERN_RANDOM_PATTERN_OUT_EN;\n\n \n\ntypedef enum DIG_TEST_PATTERN_RANDOM_PATTERN_RESET {\nDIG_RANDOM_PATTERN_ENABLED               = 0x00000000,\nDIG_RANDOM_PATTERN_RESETED               = 0x00000001,\n} DIG_TEST_PATTERN_RANDOM_PATTERN_RESET;\n\n \n\ntypedef enum DIG_TEST_PATTERN_TEST_PATTERN_OUT_EN {\nDIG_IN_NORMAL_OPERATION                  = 0x00000000,\nDIG_IN_DEBUG_MODE                        = 0x00000001,\n} DIG_TEST_PATTERN_TEST_PATTERN_OUT_EN;\n\n \n\ntypedef enum DOLBY_VISION_ENABLE {\nDOLBY_VISION_DISABLED                    = 0x00000000,\nDOLBY_VISION_ENABLED                     = 0x00000001,\n} DOLBY_VISION_ENABLE;\n\n \n\ntypedef enum HDMI_ACP_SEND {\nHDMI_ACP_NOT_SEND                        = 0x00000000,\nHDMI_ACP_PKT_SEND                        = 0x00000001,\n} HDMI_ACP_SEND;\n\n \n\ntypedef enum HDMI_ACR_AUDIO_PRIORITY {\nHDMI_ACR_PKT_HIGH_PRIORITY_THAN_AUDIO_SAMPLE = 0x00000000,\nHDMI_AUDIO_SAMPLE_HIGH_PRIORITY_THAN_ACR_PKT = 0x00000001,\n} HDMI_ACR_AUDIO_PRIORITY;\n\n \n\ntypedef enum HDMI_ACR_CONT {\nHDMI_ACR_CONT_DISABLE                    = 0x00000000,\nHDMI_ACR_CONT_ENABLE                     = 0x00000001,\n} HDMI_ACR_CONT;\n\n \n\ntypedef enum HDMI_ACR_N_MULTIPLE {\nHDMI_ACR_0_MULTIPLE_RESERVED             = 0x00000000,\nHDMI_ACR_1_MULTIPLE                      = 0x00000001,\nHDMI_ACR_2_MULTIPLE                      = 0x00000002,\nHDMI_ACR_3_MULTIPLE_RESERVED             = 0x00000003,\nHDMI_ACR_4_MULTIPLE                      = 0x00000004,\nHDMI_ACR_5_MULTIPLE_RESERVED             = 0x00000005,\nHDMI_ACR_6_MULTIPLE_RESERVED             = 0x00000006,\nHDMI_ACR_7_MULTIPLE_RESERVED             = 0x00000007,\n} HDMI_ACR_N_MULTIPLE;\n\n \n\ntypedef enum HDMI_ACR_SELECT {\nHDMI_ACR_SELECT_HW                       = 0x00000000,\nHDMI_ACR_SELECT_32K                      = 0x00000001,\nHDMI_ACR_SELECT_44K                      = 0x00000002,\nHDMI_ACR_SELECT_48K                      = 0x00000003,\n} HDMI_ACR_SELECT;\n\n \n\ntypedef enum HDMI_ACR_SEND {\nHDMI_ACR_NOT_SEND                        = 0x00000000,\nHDMI_ACR_PKT_SEND                        = 0x00000001,\n} HDMI_ACR_SEND;\n\n \n\ntypedef enum HDMI_ACR_SOURCE {\nHDMI_ACR_SOURCE_HW                       = 0x00000000,\nHDMI_ACR_SOURCE_SW                       = 0x00000001,\n} HDMI_ACR_SOURCE;\n\n \n\ntypedef enum HDMI_AUDIO_DELAY_EN {\nHDMI_AUDIO_DELAY_DISABLE                 = 0x00000000,\nHDMI_AUDIO_DELAY_58CLK                   = 0x00000001,\nHDMI_AUDIO_DELAY_56CLK                   = 0x00000002,\nHDMI_AUDIO_DELAY_RESERVED                = 0x00000003,\n} HDMI_AUDIO_DELAY_EN;\n\n \n\ntypedef enum HDMI_AUDIO_INFO_CONT {\nHDMI_AUDIO_INFO_CONT_DISABLE             = 0x00000000,\nHDMI_AUDIO_INFO_CONT_ENABLE              = 0x00000001,\n} HDMI_AUDIO_INFO_CONT;\n\n \n\ntypedef enum HDMI_AUDIO_INFO_SEND {\nHDMI_AUDIO_INFO_NOT_SEND                 = 0x00000000,\nHDMI_AUDIO_INFO_PKT_SEND                 = 0x00000001,\n} HDMI_AUDIO_INFO_SEND;\n\n \n\ntypedef enum HDMI_CLOCK_CHANNEL_RATE {\nHDMI_CLOCK_CHANNEL_FREQ_EQUAL_TO_CHAR_RATE = 0x00000000,\nHDMI_CLOCK_CHANNEL_FREQ_QUARTER_TO_CHAR_RATE = 0x00000001,\n} HDMI_CLOCK_CHANNEL_RATE;\n\n \n\ntypedef enum HDMI_DATA_SCRAMBLE_EN {\nHDMI_DATA_SCRAMBLE_DISABLE               = 0x00000000,\nHDMI_DATA_SCRAMBLE_ENABLE                = 0x00000001,\n} HDMI_DATA_SCRAMBLE_EN;\n\n \n\ntypedef enum HDMI_DEEP_COLOR_DEPTH {\nHDMI_DEEP_COLOR_DEPTH_24BPP              = 0x00000000,\nHDMI_DEEP_COLOR_DEPTH_30BPP              = 0x00000001,\nHDMI_DEEP_COLOR_DEPTH_36BPP              = 0x00000002,\nHDMI_DEEP_COLOR_DEPTH_48BPP              = 0x00000003,\n} HDMI_DEEP_COLOR_DEPTH;\n\n \n\ntypedef enum HDMI_DEFAULT_PAHSE {\nHDMI_DEFAULT_PHASE_IS_0                  = 0x00000000,\nHDMI_DEFAULT_PHASE_IS_1                  = 0x00000001,\n} HDMI_DEFAULT_PAHSE;\n\n \n\ntypedef enum HDMI_ERROR_ACK {\nHDMI_ERROR_ACK_INT                       = 0x00000000,\nHDMI_ERROR_NOT_ACK                       = 0x00000001,\n} HDMI_ERROR_ACK;\n\n \n\ntypedef enum HDMI_ERROR_MASK {\nHDMI_ERROR_MASK_INT                      = 0x00000000,\nHDMI_ERROR_NOT_MASK                      = 0x00000001,\n} HDMI_ERROR_MASK;\n\n \n\ntypedef enum HDMI_GC_AVMUTE {\nHDMI_GC_AVMUTE_SET                       = 0x00000000,\nHDMI_GC_AVMUTE_UNSET                     = 0x00000001,\n} HDMI_GC_AVMUTE;\n\n \n\ntypedef enum HDMI_GC_AVMUTE_CONT {\nHDMI_GC_AVMUTE_CONT_DISABLE              = 0x00000000,\nHDMI_GC_AVMUTE_CONT_ENABLE               = 0x00000001,\n} HDMI_GC_AVMUTE_CONT;\n\n \n\ntypedef enum HDMI_GC_CONT {\nHDMI_GC_CONT_DISABLE                     = 0x00000000,\nHDMI_GC_CONT_ENABLE                      = 0x00000001,\n} HDMI_GC_CONT;\n\n \n\ntypedef enum HDMI_GC_SEND {\nHDMI_GC_NOT_SEND                         = 0x00000000,\nHDMI_GC_PKT_SEND                         = 0x00000001,\n} HDMI_GC_SEND;\n\n \n\ntypedef enum HDMI_GENERIC_CONT {\nHDMI_GENERIC_CONT_DISABLE                = 0x00000000,\nHDMI_GENERIC_CONT_ENABLE                 = 0x00000001,\n} HDMI_GENERIC_CONT;\n\n \n\ntypedef enum HDMI_GENERIC_SEND {\nHDMI_GENERIC_NOT_SEND                    = 0x00000000,\nHDMI_GENERIC_PKT_SEND                    = 0x00000001,\n} HDMI_GENERIC_SEND;\n\n \n\ntypedef enum HDMI_ISRC_CONT {\nHDMI_ISRC_CONT_DISABLE                   = 0x00000000,\nHDMI_ISRC_CONT_ENABLE                    = 0x00000001,\n} HDMI_ISRC_CONT;\n\n \n\ntypedef enum HDMI_ISRC_SEND {\nHDMI_ISRC_NOT_SEND                       = 0x00000000,\nHDMI_ISRC_PKT_SEND                       = 0x00000001,\n} HDMI_ISRC_SEND;\n\n \n\ntypedef enum HDMI_KEEPOUT_MODE {\nHDMI_KEEPOUT_0_650PIX_AFTER_VSYNC        = 0x00000000,\nHDMI_KEEPOUT_509_650PIX_AFTER_VSYNC      = 0x00000001,\n} HDMI_KEEPOUT_MODE;\n\n \n\ntypedef enum HDMI_METADATA_ENABLE {\nHDMI_METADATA_NOT_SEND                   = 0x00000000,\nHDMI_METADATA_PKT_SEND                   = 0x00000001,\n} HDMI_METADATA_ENABLE;\n\n \n\ntypedef enum HDMI_MPEG_INFO_CONT {\nHDMI_MPEG_INFO_CONT_DISABLE              = 0x00000000,\nHDMI_MPEG_INFO_CONT_ENABLE               = 0x00000001,\n} HDMI_MPEG_INFO_CONT;\n\n \n\ntypedef enum HDMI_MPEG_INFO_SEND {\nHDMI_MPEG_INFO_NOT_SEND                  = 0x00000000,\nHDMI_MPEG_INFO_PKT_SEND                  = 0x00000001,\n} HDMI_MPEG_INFO_SEND;\n\n \n\ntypedef enum HDMI_NO_EXTRA_NULL_PACKET_FILLED {\nHDMI_EXTRA_NULL_PACKET_FILLED_ENABLE     = 0x00000000,\nHDMI_EXTRA_NULL_PACKET_FILLED_DISABLE    = 0x00000001,\n} HDMI_NO_EXTRA_NULL_PACKET_FILLED;\n\n \n\ntypedef enum HDMI_NULL_SEND {\nHDMI_NULL_NOT_SEND                       = 0x00000000,\nHDMI_NULL_PKT_SEND                       = 0x00000001,\n} HDMI_NULL_SEND;\n\n \n\ntypedef enum HDMI_PACKET_GEN_VERSION {\nHDMI_PACKET_GEN_VERSION_OLD              = 0x00000000,\nHDMI_PACKET_GEN_VERSION_NEW              = 0x00000001,\n} HDMI_PACKET_GEN_VERSION;\n\n \n\ntypedef enum HDMI_PACKET_LINE_REFERENCE {\nHDMI_PKT_LINE_REF_VSYNC                  = 0x00000000,\nHDMI_PKT_LINE_REF_OTGSOF                 = 0x00000001,\n} HDMI_PACKET_LINE_REFERENCE;\n\n \n\ntypedef enum HDMI_PACKING_PHASE_OVERRIDE {\nHDMI_PACKING_PHASE_SET_BY_HW             = 0x00000000,\nHDMI_PACKING_PHASE_SET_BY_SW             = 0x00000001,\n} HDMI_PACKING_PHASE_OVERRIDE;\n\n \n\ntypedef enum LVTMA_RANDOM_PATTERN_SEED_RAN_PAT {\nLVTMA_RANDOM_PATTERN_SEED_ALL_PIXELS     = 0x00000000,\nLVTMA_RANDOM_PATTERN_SEED_ONLY_DE_HIGH   = 0x00000001,\n} LVTMA_RANDOM_PATTERN_SEED_RAN_PAT;\n\n \n\ntypedef enum TMDS_COLOR_FORMAT {\nTMDS_COLOR_FORMAT__24BPP__TWIN30BPP_MSB__DUAL48BPP = 0x00000000,\nTMDS_COLOR_FORMAT_TWIN30BPP_LSB          = 0x00000001,\nTMDS_COLOR_FORMAT_DUAL30BPP              = 0x00000002,\nTMDS_COLOR_FORMAT_RESERVED               = 0x00000003,\n} TMDS_COLOR_FORMAT;\n\n \n\ntypedef enum TMDS_CTL0_DATA_INVERT {\nTMDS_CTL0_DATA_NORMAL                    = 0x00000000,\nTMDS_CTL0_DATA_INVERT_EN                 = 0x00000001,\n} TMDS_CTL0_DATA_INVERT;\n\n \n\ntypedef enum TMDS_CTL0_DATA_MODULATION {\nTMDS_CTL0_DATA_MODULATION_DISABLE        = 0x00000000,\nTMDS_CTL0_DATA_MODULATION_BIT0           = 0x00000001,\nTMDS_CTL0_DATA_MODULATION_BIT1           = 0x00000002,\nTMDS_CTL0_DATA_MODULATION_BIT2           = 0x00000003,\n} TMDS_CTL0_DATA_MODULATION;\n\n \n\ntypedef enum TMDS_CTL0_DATA_SEL {\nTMDS_CTL0_DATA_SEL0_RESERVED             = 0x00000000,\nTMDS_CTL0_DATA_SEL1_DISPLAY_ENABLE       = 0x00000001,\nTMDS_CTL0_DATA_SEL2_VSYNC                = 0x00000002,\nTMDS_CTL0_DATA_SEL3_RESERVED             = 0x00000003,\nTMDS_CTL0_DATA_SEL4_HSYNC                = 0x00000004,\nTMDS_CTL0_DATA_SEL5_SEL7_RESERVED        = 0x00000005,\nTMDS_CTL0_DATA_SEL8_RANDOM_DATA          = 0x00000006,\nTMDS_CTL0_DATA_SEL9_SEL15_RANDOM_DATA    = 0x00000007,\n} TMDS_CTL0_DATA_SEL;\n\n \n\ntypedef enum TMDS_CTL0_PATTERN_OUT_EN {\nTMDS_CTL0_PATTERN_OUT_DISABLE            = 0x00000000,\nTMDS_CTL0_PATTERN_OUT_ENABLE             = 0x00000001,\n} TMDS_CTL0_PATTERN_OUT_EN;\n\n \n\ntypedef enum TMDS_CTL1_DATA_INVERT {\nTMDS_CTL1_DATA_NORMAL                    = 0x00000000,\nTMDS_CTL1_DATA_INVERT_EN                 = 0x00000001,\n} TMDS_CTL1_DATA_INVERT;\n\n \n\ntypedef enum TMDS_CTL1_DATA_MODULATION {\nTMDS_CTL1_DATA_MODULATION_DISABLE        = 0x00000000,\nTMDS_CTL1_DATA_MODULATION_BIT0           = 0x00000001,\nTMDS_CTL1_DATA_MODULATION_BIT1           = 0x00000002,\nTMDS_CTL1_DATA_MODULATION_BIT2           = 0x00000003,\n} TMDS_CTL1_DATA_MODULATION;\n\n \n\ntypedef enum TMDS_CTL1_DATA_SEL {\nTMDS_CTL1_DATA_SEL0_RESERVED             = 0x00000000,\nTMDS_CTL1_DATA_SEL1_DISPLAY_ENABLE       = 0x00000001,\nTMDS_CTL1_DATA_SEL2_VSYNC                = 0x00000002,\nTMDS_CTL1_DATA_SEL3_RESERVED             = 0x00000003,\nTMDS_CTL1_DATA_SEL4_HSYNC                = 0x00000004,\nTMDS_CTL1_DATA_SEL5_SEL7_RESERVED        = 0x00000005,\nTMDS_CTL1_DATA_SEL8_BLANK_TIME           = 0x00000006,\nTMDS_CTL1_DATA_SEL9_SEL15_RESERVED       = 0x00000007,\n} TMDS_CTL1_DATA_SEL;\n\n \n\ntypedef enum TMDS_CTL1_PATTERN_OUT_EN {\nTMDS_CTL1_PATTERN_OUT_DISABLE            = 0x00000000,\nTMDS_CTL1_PATTERN_OUT_ENABLE             = 0x00000001,\n} TMDS_CTL1_PATTERN_OUT_EN;\n\n \n\ntypedef enum TMDS_CTL2_DATA_INVERT {\nTMDS_CTL2_DATA_NORMAL                    = 0x00000000,\nTMDS_CTL2_DATA_INVERT_EN                 = 0x00000001,\n} TMDS_CTL2_DATA_INVERT;\n\n \n\ntypedef enum TMDS_CTL2_DATA_MODULATION {\nTMDS_CTL2_DATA_MODULATION_DISABLE        = 0x00000000,\nTMDS_CTL2_DATA_MODULATION_BIT0           = 0x00000001,\nTMDS_CTL2_DATA_MODULATION_BIT1           = 0x00000002,\nTMDS_CTL2_DATA_MODULATION_BIT2           = 0x00000003,\n} TMDS_CTL2_DATA_MODULATION;\n\n \n\ntypedef enum TMDS_CTL2_DATA_SEL {\nTMDS_CTL2_DATA_SEL0_RESERVED             = 0x00000000,\nTMDS_CTL2_DATA_SEL1_DISPLAY_ENABLE       = 0x00000001,\nTMDS_CTL2_DATA_SEL2_VSYNC                = 0x00000002,\nTMDS_CTL2_DATA_SEL3_RESERVED             = 0x00000003,\nTMDS_CTL2_DATA_SEL4_HSYNC                = 0x00000004,\nTMDS_CTL2_DATA_SEL5_SEL7_RESERVED        = 0x00000005,\nTMDS_CTL2_DATA_SEL8_BLANK_TIME           = 0x00000006,\nTMDS_CTL2_DATA_SEL9_SEL15_RESERVED       = 0x00000007,\n} TMDS_CTL2_DATA_SEL;\n\n \n\ntypedef enum TMDS_CTL2_PATTERN_OUT_EN {\nTMDS_CTL2_PATTERN_OUT_DISABLE            = 0x00000000,\nTMDS_CTL2_PATTERN_OUT_ENABLE             = 0x00000001,\n} TMDS_CTL2_PATTERN_OUT_EN;\n\n \n\ntypedef enum TMDS_CTL3_DATA_INVERT {\nTMDS_CTL3_DATA_NORMAL                    = 0x00000000,\nTMDS_CTL3_DATA_INVERT_EN                 = 0x00000001,\n} TMDS_CTL3_DATA_INVERT;\n\n \n\ntypedef enum TMDS_CTL3_DATA_MODULATION {\nTMDS_CTL3_DATA_MODULATION_DISABLE        = 0x00000000,\nTMDS_CTL3_DATA_MODULATION_BIT0           = 0x00000001,\nTMDS_CTL3_DATA_MODULATION_BIT1           = 0x00000002,\nTMDS_CTL3_DATA_MODULATION_BIT2           = 0x00000003,\n} TMDS_CTL3_DATA_MODULATION;\n\n \n\ntypedef enum TMDS_CTL3_DATA_SEL {\nTMDS_CTL3_DATA_SEL0_RESERVED             = 0x00000000,\nTMDS_CTL3_DATA_SEL1_DISPLAY_ENABLE       = 0x00000001,\nTMDS_CTL3_DATA_SEL2_VSYNC                = 0x00000002,\nTMDS_CTL3_DATA_SEL3_RESERVED             = 0x00000003,\nTMDS_CTL3_DATA_SEL4_HSYNC                = 0x00000004,\nTMDS_CTL3_DATA_SEL5_SEL7_RESERVED        = 0x00000005,\nTMDS_CTL3_DATA_SEL8_BLANK_TIME           = 0x00000006,\nTMDS_CTL3_DATA_SEL9_SEL15_RESERVED       = 0x00000007,\n} TMDS_CTL3_DATA_SEL;\n\n \n\ntypedef enum TMDS_CTL3_PATTERN_OUT_EN {\nTMDS_CTL3_PATTERN_OUT_DISABLE            = 0x00000000,\nTMDS_CTL3_PATTERN_OUT_ENABLE             = 0x00000001,\n} TMDS_CTL3_PATTERN_OUT_EN;\n\n \n\ntypedef enum TMDS_DATA_SYNCHRONIZATION_DSINTSEL {\nTMDS_DATA_SYNCHRONIZATION_DSINTSEL_PCLK_TMDS = 0x00000000,\nTMDS_DATA_SYNCHRONIZATION_DSINTSEL_TMDS_PLL = 0x00000001,\n} TMDS_DATA_SYNCHRONIZATION_DSINTSEL;\n\n \n\ntypedef enum TMDS_PIXEL_ENCODING {\nTMDS_PIXEL_ENCODING_444_OR_420           = 0x00000000,\nTMDS_PIXEL_ENCODING_422                  = 0x00000001,\n} TMDS_PIXEL_ENCODING;\n\n \n\ntypedef enum TMDS_REG_TEST_OUTPUTA_CNTLA {\nTMDS_REG_TEST_OUTPUTA_CNTLA_OTDATA0      = 0x00000000,\nTMDS_REG_TEST_OUTPUTA_CNTLA_OTDATA1      = 0x00000001,\nTMDS_REG_TEST_OUTPUTA_CNTLA_OTDATA2      = 0x00000002,\nTMDS_REG_TEST_OUTPUTA_CNTLA_NA           = 0x00000003,\n} TMDS_REG_TEST_OUTPUTA_CNTLA;\n\n \n\ntypedef enum TMDS_REG_TEST_OUTPUTB_CNTLB {\nTMDS_REG_TEST_OUTPUTB_CNTLB_OTDATB0      = 0x00000000,\nTMDS_REG_TEST_OUTPUTB_CNTLB_OTDATB1      = 0x00000001,\nTMDS_REG_TEST_OUTPUTB_CNTLB_OTDATB2      = 0x00000002,\nTMDS_REG_TEST_OUTPUTB_CNTLB_NA           = 0x00000003,\n} TMDS_REG_TEST_OUTPUTB_CNTLB;\n\n \n\ntypedef enum TMDS_STEREOSYNC_CTL_SEL_REG {\nTMDS_STEREOSYNC_CTL0                     = 0x00000000,\nTMDS_STEREOSYNC_CTL1                     = 0x00000001,\nTMDS_STEREOSYNC_CTL2                     = 0x00000002,\nTMDS_STEREOSYNC_CTL3                     = 0x00000003,\n} TMDS_STEREOSYNC_CTL_SEL_REG;\n\n \n\ntypedef enum TMDS_SYNC_PHASE {\nTMDS_NOT_SYNC_PHASE_ON_FRAME_START       = 0x00000000,\nTMDS_SYNC_PHASE_ON_FRAME_START           = 0x00000001,\n} TMDS_SYNC_PHASE;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_BYPASS_PLLA {\nTMDS_TRANSMITTER_BYPASS_PLLA_COHERENT    = 0x00000000,\nTMDS_TRANSMITTER_BYPASS_PLLA_INCOHERENT  = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_BYPASS_PLLA;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_BYPASS_PLLB {\nTMDS_TRANSMITTER_BYPASS_PLLB_COHERENT    = 0x00000000,\nTMDS_TRANSMITTER_BYPASS_PLLB_INCOHERENT  = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_BYPASS_PLLB;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_IDSCKSELA {\nTMDS_TRANSMITTER_IDSCKSELA_USE_IPIXCLK   = 0x00000000,\nTMDS_TRANSMITTER_IDSCKSELA_USE_IDCLK     = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_IDSCKSELA;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_IDSCKSELB {\nTMDS_TRANSMITTER_IDSCKSELB_USE_IPIXCLK   = 0x00000000,\nTMDS_TRANSMITTER_IDSCKSELB_USE_IDCLK     = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_IDSCKSELB;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLLSEL_OVERWRITE_EN {\nTMDS_TRANSMITTER_PLLSEL_BY_HW            = 0x00000000,\nTMDS_TRANSMITTER_PLLSEL_OVERWRITE_BY_SW  = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_PLLSEL_OVERWRITE_EN;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLL_ENABLE_HPD_MASK {\nTMDS_TRANSMITTER_HPD_NOT_OVERRIDE_PLL_ENABLE = 0x00000000,\nTMDS_TRANSMITTER_HPD_OVERRIDE_PLL_ENABLE_ON_DISCON = 0x00000001,\nTMDS_TRANSMITTER_HPD_OVERRIDE_PLL_ENABLE_ON_CON = 0x00000002,\nTMDS_TRANSMITTER_HPD_OVERRIDE_PLL_ENABLE = 0x00000003,\n} TMDS_TRANSMITTER_CONTROL_PLL_ENABLE_HPD_MASK;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN {\nTMDS_TRANSMITTER_PLL_PWRUP_SEQ_DISABLE   = 0x00000000,\nTMDS_TRANSMITTER_PLL_PWRUP_SEQ_ENABLE    = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLL_RESET_HPD_MASK {\nTMDS_TRANSMITTER_PLL_NOT_RST_ON_HPD      = 0x00000000,\nTMDS_TRANSMITTER_PLL_RST_ON_HPD          = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_PLL_RESET_HPD_MASK;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_TDCLK_FROM_PADS {\nTMDS_TRANSMITTER_TDCLK_FROM_TMDS_TDCLK   = 0x00000000,\nTMDS_TRANSMITTER_TDCLK_FROM_PADS         = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_TDCLK_FROM_PADS;\n\n \n\ntypedef enum TMDS_TRANSMITTER_CONTROL_TMCLK_FROM_PADS {\nTMDS_TRANSMITTER_TMCLK_FROM_TMDS_TMCLK   = 0x00000000,\nTMDS_TRANSMITTER_TMCLK_FROM_PADS         = 0x00000001,\n} TMDS_TRANSMITTER_CONTROL_TMCLK_FROM_PADS;\n\n \n\ntypedef enum TMDS_TRANSMITTER_ENABLE_HPD_MASK {\nTMDS_TRANSMITTER_HPD_MASK_NOT_OVERRIDE   = 0x00000000,\nTMDS_TRANSMITTER_HPD_MASK_OVERRIDE       = 0x00000001,\n} TMDS_TRANSMITTER_ENABLE_HPD_MASK;\n\n \n\ntypedef enum TMDS_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK {\nTMDS_TRANSMITTER_LNKCEN_HPD_MASK_NOT_OVERRIDE = 0x00000000,\nTMDS_TRANSMITTER_LNKCEN_HPD_MASK_OVERRIDE = 0x00000001,\n} TMDS_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK;\n\n \n\ntypedef enum TMDS_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK {\nTMDS_TRANSMITTER_LNKDEN_HPD_MASK_NOT_OVERRIDE = 0x00000000,\nTMDS_TRANSMITTER_LNKDEN_HPD_MASK_OVERRIDE = 0x00000001,\n} TMDS_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK;\n\n \n\n \n\ntypedef enum DP_AUX_ARB_CONTROL_ARB_PRIORITY {\nDP_AUX_ARB_CONTROL_ARB_PRIORITY__GTC_LS_SW = 0x00000000,\nDP_AUX_ARB_CONTROL_ARB_PRIORITY__LS_GTC_SW = 0x00000001,\nDP_AUX_ARB_CONTROL_ARB_PRIORITY__SW_LS_GTC = 0x00000002,\nDP_AUX_ARB_CONTROL_ARB_PRIORITY__SW_GTC_LS = 0x00000003,\n} DP_AUX_ARB_CONTROL_ARB_PRIORITY;\n\n \n\ntypedef enum DP_AUX_ARB_CONTROL_DONE_USING_AUX_REG {\nDP_AUX_ARB_CONTROL__DONE_NOT_USING_AUX_REG = 0x00000000,\nDP_AUX_ARB_CONTROL__DONE_USING_AUX_REG   = 0x00000001,\n} DP_AUX_ARB_CONTROL_DONE_USING_AUX_REG;\n\n \n\ntypedef enum DP_AUX_ARB_CONTROL_USE_AUX_REG_REQ {\nDP_AUX_ARB_CONTROL__NOT_USE_AUX_REG_REQ  = 0x00000000,\nDP_AUX_ARB_CONTROL__USE_AUX_REG_REQ      = 0x00000001,\n} DP_AUX_ARB_CONTROL_USE_AUX_REG_REQ;\n\n \n\ntypedef enum DP_AUX_ARB_STATUS {\nDP_AUX_IDLE                              = 0x00000000,\nDP_AUX_IN_USE_LS                         = 0x00000001,\nDP_AUX_IN_USE_GTC                        = 0x00000002,\nDP_AUX_IN_USE_SW                         = 0x00000003,\nDP_AUX_IN_USE_PHYWAKE                    = 0x00000004,\n} DP_AUX_ARB_STATUS;\n\n \n\ntypedef enum DP_AUX_CONTROL_HPD_SEL {\nDP_AUX_CONTROL_HPD1_SELECTED             = 0x00000000,\nDP_AUX_CONTROL_HPD2_SELECTED             = 0x00000001,\nDP_AUX_CONTROL_HPD3_SELECTED             = 0x00000002,\nDP_AUX_CONTROL_HPD4_SELECTED             = 0x00000003,\nDP_AUX_CONTROL_HPD5_SELECTED             = 0x00000004,\nDP_AUX_CONTROL_NO_HPD_SELECTED           = 0x00000005,\n} DP_AUX_CONTROL_HPD_SEL;\n\n \n\ntypedef enum DP_AUX_CONTROL_TEST_MODE {\nDP_AUX_CONTROL_TEST_MODE_DISABLE         = 0x00000000,\nDP_AUX_CONTROL_TEST_MODE_ENABLE          = 0x00000001,\n} DP_AUX_CONTROL_TEST_MODE;\n\n \n\ntypedef enum DP_AUX_DEFINITE_ERR_REACHED_ACK {\nALPHA_DP_AUX_DEFINITE_ERR_REACHED_NOT_ACK = 0x00000000,\nALPHA_DP_AUX_DEFINITE_ERR_REACHED_ACK    = 0x00000001,\n} DP_AUX_DEFINITE_ERR_REACHED_ACK;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_PHASE_DETECT {\nDP_AUX_DPHY_RX_CONTROL__NOT_ALLOW_BELOW_THRESHOLD_PHASE_DETECT = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL__ALLOW_BELOW_THRESHOLD_PHASE_DETECT = 0x00000001,\n} DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_PHASE_DETECT;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_START {\nDP_AUX_DPHY_RX_CONTROL__NOT_ALLOW_BELOW_THRESHOLD_START = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL__ALLOW_BELOW_THRESHOLD_START = 0x00000001,\n} DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_START;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_STOP {\nDP_AUX_DPHY_RX_CONTROL__NOT_ALLOW_BELOW_THRESHOLD_STOP = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL__ALLOW_BELOW_THRESHOLD_STOP = 0x00000001,\n} DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_STOP;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN {\nDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__6_EDGES = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__10_EDGES = 0x00000001,\nDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__18_EDGES = 0x00000002,\nDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__RESERVED = 0x00000003,\n} DP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN {\nDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__2_HALF_SYMBOLS = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__4_HALF_SYMBOLS = 0x00000001,\nDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__6_HALF_SYMBOLS = 0x00000002,\nDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__8_HALF_SYMBOLS = 0x00000003,\n} DP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW {\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO2_PERIOD = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO4_PERIOD = 0x00000001,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO8_PERIOD = 0x00000002,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO16_PERIOD = 0x00000003,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO32_PERIOD = 0x00000004,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO64_PERIOD = 0x00000005,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO128_PERIOD = 0x00000006,\nDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO256_PERIOD = 0x00000007,\n} DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_CONTROL_START_WINDOW {\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO2_PERIOD = 0x00000000,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO4_PERIOD = 0x00000001,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO8_PERIOD = 0x00000002,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO16_PERIOD = 0x00000003,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO32_PERIOD = 0x00000004,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO64_PERIOD = 0x00000005,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO128_PERIOD = 0x00000006,\nDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO256_PERIOD = 0x00000007,\n} DP_AUX_DPHY_RX_CONTROL_START_WINDOW;\n\n \n\ntypedef enum DP_AUX_DPHY_RX_DETECTION_THRESHOLD {\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__1to2 = 0x00000000,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__3to4 = 0x00000001,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__7to8 = 0x00000002,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__15to16 = 0x00000003,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__31to32 = 0x00000004,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__63to64 = 0x00000005,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__127to128 = 0x00000006,\nDP_AUX_DPHY_RX_DETECTION_THRESHOLD__255to256 = 0x00000007,\n} DP_AUX_DPHY_RX_DETECTION_THRESHOLD;\n\n \n\ntypedef enum DP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY {\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__0 = 0x00000000,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__16US = 0x00000001,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__32US = 0x00000002,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__64US = 0x00000003,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__128US = 0x00000004,\nDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__256US = 0x00000005,\n} DP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY;\n\n \n\ntypedef enum DP_AUX_DPHY_TX_REF_CONTROL_TX_RATE {\nDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__1MHZ = 0x00000000,\nDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__2MHZ = 0x00000001,\nDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__4MHZ = 0x00000002,\nDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__8MHZ = 0x00000003,\n} DP_AUX_DPHY_TX_REF_CONTROL_TX_RATE;\n\n \n\ntypedef enum DP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL {\nDP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL__DIVIDED_SYM_CLK = 0x00000000,\nDP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL__FROM_DCCG_MICROSECOND_REF = 0x00000001,\n} DP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL;\n\n \n\ntypedef enum DP_AUX_ERR_OCCURRED_ACK {\nDP_AUX_ERR_OCCURRED__NOT_ACK             = 0x00000000,\nDP_AUX_ERR_OCCURRED__ACK                 = 0x00000001,\n} DP_AUX_ERR_OCCURRED_ACK;\n\n \n\ntypedef enum DP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_BLOCK_REQ {\nDP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_ALLOW_REQ_FROM_OTHER_AUX = 0x00000000,\nDP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_BLOCK_REQ_FROM_OTHER_AUX = 0x00000001,\n} DP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_BLOCK_REQ;\n\n \n\ntypedef enum DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW {\nDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__300US = 0x00000000,\nDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__400US = 0x00000001,\nDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__500US = 0x00000002,\nDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__600US = 0x00000003,\n} DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW;\n\n \n\ntypedef enum DP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT {\nDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__4_ATTAMPS = 0x00000000,\nDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__8_ATTAMPS = 0x00000001,\nDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__16_ATTAMPS = 0x00000002,\nDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__RESERVED = 0x00000003,\n} DP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT;\n\n \n\ntypedef enum DP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN {\nDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__0 = 0x00000000,\nDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__64 = 0x00000001,\nDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__128 = 0x00000002,\nDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__256 = 0x00000003,\n} DP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN;\n\n \n\ntypedef enum DP_AUX_INT_ACK {\nDP_AUX_INT__NOT_ACK                      = 0x00000000,\nDP_AUX_INT__ACK                          = 0x00000001,\n} DP_AUX_INT_ACK;\n\n \n\ntypedef enum DP_AUX_LS_UPDATE_ACK {\nDP_AUX_INT_LS_UPDATE_NOT_ACK             = 0x00000000,\nDP_AUX_INT_LS_UPDATE_ACK                 = 0x00000001,\n} DP_AUX_LS_UPDATE_ACK;\n\n \n\ntypedef enum DP_AUX_PHY_WAKE_PRIORITY {\nDP_AUX_PHY_WAKE_HIGH_PRIORITY            = 0x00000000,\nDP_AUX_PHY_WAKE_LOW_PRIORITY             = 0x00000001,\n} DP_AUX_PHY_WAKE_PRIORITY;\n\n \n\ntypedef enum DP_AUX_POTENTIAL_ERR_REACHED_ACK {\nDP_AUX_POTENTIAL_ERR_REACHED__NOT_ACK    = 0x00000000,\nDP_AUX_POTENTIAL_ERR_REACHED__ACK        = 0x00000001,\n} DP_AUX_POTENTIAL_ERR_REACHED_ACK;\n\n \n\ntypedef enum DP_AUX_RESET {\nDP_AUX_RESET_DEASSERTED                  = 0x00000000,\nDP_AUX_RESET_ASSERTED                    = 0x00000001,\n} DP_AUX_RESET;\n\n \n\ntypedef enum DP_AUX_RESET_DONE {\nDP_AUX_RESET_SEQUENCE_NOT_DONE           = 0x00000000,\nDP_AUX_RESET_SEQUENCE_DONE               = 0x00000001,\n} DP_AUX_RESET_DONE;\n\n \n\ntypedef enum DP_AUX_RX_TIMEOUT_LEN_MUL {\nDP_AUX_RX_TIMEOUT_LEN_NO_MUL             = 0x00000000,\nDP_AUX_RX_TIMEOUT_LEN_MUL_2              = 0x00000001,\nDP_AUX_RX_TIMEOUT_LEN_MUL_4              = 0x00000002,\nDP_AUX_RX_TIMEOUT_LEN_MUL_8              = 0x00000003,\n} DP_AUX_RX_TIMEOUT_LEN_MUL;\n\n \n\ntypedef enum DP_AUX_SW_CONTROL_LS_READ_TRIG {\nDP_AUX_SW_CONTROL_LS_READ__NOT_TRIG      = 0x00000000,\nDP_AUX_SW_CONTROL_LS_READ__TRIG          = 0x00000001,\n} DP_AUX_SW_CONTROL_LS_READ_TRIG;\n\n \n\ntypedef enum DP_AUX_SW_CONTROL_SW_GO {\nDP_AUX_SW_CONTROL_SW__NOT_GO             = 0x00000000,\nDP_AUX_SW_CONTROL_SW__GO                 = 0x00000001,\n} DP_AUX_SW_CONTROL_SW_GO;\n\n \n\ntypedef enum DP_AUX_TX_PRECHARGE_LEN_MUL {\nDP_AUX_TX_PRECHARGE_LEN_NO_MUL           = 0x00000000,\nDP_AUX_TX_PRECHARGE_LEN_MUL_2            = 0x00000001,\nDP_AUX_TX_PRECHARGE_LEN_MUL_4            = 0x00000002,\nDP_AUX_TX_PRECHARGE_LEN_MUL_8            = 0x00000003,\n} DP_AUX_TX_PRECHARGE_LEN_MUL;\n\n \n\n \n\ntypedef enum DOUT_I2C_ACK {\nDOUT_I2C_NO_ACK                          = 0x00000000,\nDOUT_I2C_ACK_TO_CLEAN                    = 0x00000001,\n} DOUT_I2C_ACK;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_ABORT_XFER {\nDOUT_I2C_ARBITRATION_NOT_ABORT_CURRENT_TRANSFER = 0x00000000,\nDOUT_I2C_ARBITRATION_ABORT_CURRENT_TRANSFER = 0x00000001,\n} DOUT_I2C_ARBITRATION_ABORT_XFER;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_DONE_USING_I2C_REG {\nDOUT_I2C_ARBITRATION_DONE__NOT_USING_I2C_REG = 0x00000000,\nDOUT_I2C_ARBITRATION_DONE__USING_I2C_REG = 0x00000001,\n} DOUT_I2C_ARBITRATION_DONE_USING_I2C_REG;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_NO_QUEUED_SW_GO {\nDOUT_I2C_ARBITRATION_SW_QUEUE_ENABLED    = 0x00000000,\nDOUT_I2C_ARBITRATION_SW_QUEUE_DISABLED   = 0x00000001,\n} DOUT_I2C_ARBITRATION_NO_QUEUED_SW_GO;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_SW_PRIORITY {\nDOUT_I2C_ARBITRATION_SW_PRIORITY_NORMAL  = 0x00000000,\nDOUT_I2C_ARBITRATION_SW_PRIORITY_HIGH    = 0x00000001,\nDOUT_I2C_ARBITRATION_SW_PRIORITY_0_RESERVED = 0x00000002,\nDOUT_I2C_ARBITRATION_SW_PRIORITY_1_RESERVED = 0x00000003,\n} DOUT_I2C_ARBITRATION_SW_PRIORITY;\n\n \n\ntypedef enum DOUT_I2C_ARBITRATION_USE_I2C_REG_REQ {\nDOUT_I2C_ARBITRATION__NOT_USE_I2C_REG_REQ = 0x00000000,\nDOUT_I2C_ARBITRATION__USE_I2C_REG_REQ    = 0x00000001,\n} DOUT_I2C_ARBITRATION_USE_I2C_REG_REQ;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_DBG_REF_SEL {\nDOUT_I2C_CONTROL_NORMAL_DEBUG            = 0x00000000,\nDOUT_I2C_CONTROL_FAST_REFERENCE_DEBUG    = 0x00000001,\n} DOUT_I2C_CONTROL_DBG_REF_SEL;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_DDC_SELECT {\nDOUT_I2C_CONTROL_SELECT_DDC1             = 0x00000000,\nDOUT_I2C_CONTROL_SELECT_DDC2             = 0x00000001,\nDOUT_I2C_CONTROL_SELECT_DDC3             = 0x00000002,\nDOUT_I2C_CONTROL_SELECT_DDC4             = 0x00000003,\nDOUT_I2C_CONTROL_SELECT_DDC5             = 0x00000004,\nDOUT_I2C_CONTROL_SELECT_DDCVGA           = 0x00000005,\n} DOUT_I2C_CONTROL_DDC_SELECT;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_GO {\nDOUT_I2C_CONTROL_STOP_TRANSFER           = 0x00000000,\nDOUT_I2C_CONTROL_START_TRANSFER          = 0x00000001,\n} DOUT_I2C_CONTROL_GO;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_SEND_RESET {\nDOUT_I2C_CONTROL__NOT_SEND_RESET         = 0x00000000,\nDOUT_I2C_CONTROL__SEND_RESET             = 0x00000001,\n} DOUT_I2C_CONTROL_SEND_RESET;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_SEND_RESET_LENGTH {\nDOUT_I2C_CONTROL__SEND_RESET_LENGTH_9    = 0x00000000,\nDOUT_I2C_CONTROL__SEND_RESET_LENGTH_10   = 0x00000001,\n} DOUT_I2C_CONTROL_SEND_RESET_LENGTH;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_SOFT_RESET {\nDOUT_I2C_CONTROL_NOT_RESET_I2C_CONTROLLER = 0x00000000,\nDOUT_I2C_CONTROL_RESET_I2C_CONTROLLER    = 0x00000001,\n} DOUT_I2C_CONTROL_SOFT_RESET;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_SW_STATUS_RESET {\nDOUT_I2C_CONTROL_NOT_RESET_SW_STATUS     = 0x00000000,\nDOUT_I2C_CONTROL_RESET_SW_STATUS         = 0x00000001,\n} DOUT_I2C_CONTROL_SW_STATUS_RESET;\n\n \n\ntypedef enum DOUT_I2C_CONTROL_TRANSACTION_COUNT {\nDOUT_I2C_CONTROL_TRANS0                  = 0x00000000,\nDOUT_I2C_CONTROL_TRANS0_TRANS1           = 0x00000001,\nDOUT_I2C_CONTROL_TRANS0_TRANS1_TRANS2    = 0x00000002,\nDOUT_I2C_CONTROL_TRANS0_TRANS1_TRANS2_TRANS3 = 0x00000003,\n} DOUT_I2C_CONTROL_TRANSACTION_COUNT;\n\n \n\ntypedef enum DOUT_I2C_DATA_INDEX_WRITE {\nDOUT_I2C_DATA__NOT_INDEX_WRITE           = 0x00000000,\nDOUT_I2C_DATA__INDEX_WRITE               = 0x00000001,\n} DOUT_I2C_DATA_INDEX_WRITE;\n\n \n\ntypedef enum DOUT_I2C_DDC_SETUP_CLK_DRIVE_EN {\nDOUT_I2C_DDC_SETUP_CLK_DRIVE_BY_EXTERNAL_RESISTOR = 0x00000000,\nDOUT_I2C_DDC_SETUP_I2C_PAD_DRIVE_SCL     = 0x00000001,\n} DOUT_I2C_DDC_SETUP_CLK_DRIVE_EN;\n\n \n\ntypedef enum DOUT_I2C_DDC_SETUP_DATA_DRIVE_EN {\nDOUT_I2C_DDC_SETUP_DATA_DRIVE_BY_EXTERNAL_RESISTOR = 0x00000000,\nDOUT_I2C_DDC_SETUP_I2C_PAD_DRIVE_SDA     = 0x00000001,\n} DOUT_I2C_DDC_SETUP_DATA_DRIVE_EN;\n\n \n\ntypedef enum DOUT_I2C_DDC_SETUP_DATA_DRIVE_SEL {\nDOUT_I2C_DDC_SETUP_DATA_DRIVE_FOR_10MCLKS = 0x00000000,\nDOUT_I2C_DDC_SETUP_DATA_DRIVE_FOR_20MCLKS = 0x00000001,\n} DOUT_I2C_DDC_SETUP_DATA_DRIVE_SEL;\n\n \n\ntypedef enum DOUT_I2C_DDC_SETUP_EDID_DETECT_MODE {\nDOUT_I2C_DDC_SETUP_EDID_DETECT_CONNECT   = 0x00000000,\nDOUT_I2C_DDC_SETUP_EDID_DETECT_DISCONNECT = 0x00000001,\n} DOUT_I2C_DDC_SETUP_EDID_DETECT_MODE;\n\n \n\ntypedef enum DOUT_I2C_DDC_SPEED_THRESHOLD {\nDOUT_I2C_DDC_SPEED_THRESHOLD_BIG_THAN_ZERO = 0x00000000,\nDOUT_I2C_DDC_SPEED_THRESHOLD_QUATER_OF_TOTAL_SAMPLE = 0x00000001,\nDOUT_I2C_DDC_SPEED_THRESHOLD_HALF_OF_TOTAL_SAMPLE = 0x00000002,\nDOUT_I2C_DDC_SPEED_THRESHOLD_THREE_QUATERS_OF_TOTAL_SAMPLE = 0x00000003,\n} DOUT_I2C_DDC_SPEED_THRESHOLD;\n\n \n\ntypedef enum DOUT_I2C_EDID_DETECT_CTRL_SEND_RESET {\nDOUT_I2C_EDID_NOT_SEND_RESET_BEFORE_EDID_READ_TRACTION = 0x00000000,\nDOUT_I2C_EDID_SEND_RESET_BEFORE_EDID_READ_TRACTION = 0x00000001,\n} DOUT_I2C_EDID_DETECT_CTRL_SEND_RESET;\n\n \n\ntypedef enum DOUT_I2C_READ_REQUEST_INTERRUPT_TYPE {\nDOUT_I2C_READ_REQUEST_INTERRUPT_TYPE__LEVEL = 0x00000000,\nDOUT_I2C_READ_REQUEST_INTERRUPT_TYPE__PULSE = 0x00000001,\n} DOUT_I2C_READ_REQUEST_INTERRUPT_TYPE;\n\n \n\ntypedef enum DOUT_I2C_TRANSACTION_STOP_ON_NACK {\nDOUT_I2C_TRANSACTION_STOP_CURRENT_TRANS  = 0x00000000,\nDOUT_I2C_TRANSACTION_STOP_ALL_TRANS      = 0x00000001,\n} DOUT_I2C_TRANSACTION_STOP_ON_NACK;\n\n \n\n \n\ntypedef enum CLOCK_GATING_EN {\nCLOCK_GATING_ENABLE                      = 0x00000000,\nCLOCK_GATING_DISABLE                     = 0x00000001,\n} CLOCK_GATING_EN;\n\n \n\ntypedef enum DAC_MUX_SELECT {\nDAC_MUX_SELECT_DACA                      = 0x00000000,\nDAC_MUX_SELECT_DACB                      = 0x00000001,\n} DAC_MUX_SELECT;\n\n \n\ntypedef enum DIOMEM_PWR_DIS_CTRL {\nDIOMEM_ENABLE_MEM_PWR_CTRL               = 0x00000000,\nDIOMEM_DISABLE_MEM_PWR_CTRL              = 0x00000001,\n} DIOMEM_PWR_DIS_CTRL;\n\n \n\ntypedef enum DIOMEM_PWR_FORCE_CTRL {\nDIOMEM_NO_FORCE_REQUEST                  = 0x00000000,\nDIOMEM_FORCE_LIGHT_SLEEP_REQUEST         = 0x00000001,\nDIOMEM_FORCE_DEEP_SLEEP_REQUEST          = 0x00000002,\nDIOMEM_FORCE_SHUT_DOWN_REQUEST           = 0x00000003,\n} DIOMEM_PWR_FORCE_CTRL;\n\n \n\ntypedef enum DIOMEM_PWR_FORCE_CTRL2 {\nDIOMEM_NO_FORCE_REQ                      = 0x00000000,\nDIOMEM_FORCE_LIGHT_SLEEP_REQ             = 0x00000001,\n} DIOMEM_PWR_FORCE_CTRL2;\n\n \n\ntypedef enum DIOMEM_PWR_SEL_CTRL {\nDIOMEM_DYNAMIC_SHUT_DOWN_ENABLE          = 0x00000000,\nDIOMEM_DYNAMIC_DEEP_SLEEP_ENABLE         = 0x00000001,\nDIOMEM_DYNAMIC_LIGHT_SLEEP_ENABLE        = 0x00000002,\n} DIOMEM_PWR_SEL_CTRL;\n\n \n\ntypedef enum DIOMEM_PWR_SEL_CTRL2 {\nDIOMEM_DYNAMIC_DEEP_SLEEP_EN             = 0x00000000,\nDIOMEM_DYNAMIC_LIGHT_SLEEP_EN            = 0x00000001,\n} DIOMEM_PWR_SEL_CTRL2;\n\n \n\ntypedef enum DIO_DBG_BLOCK_SEL {\nDIO_DBG_BLOCK_SEL_DIO                    = 0x00000000,\nDIO_DBG_BLOCK_SEL_DIGFE_A                = 0x0000000b,\nDIO_DBG_BLOCK_SEL_DIGFE_B                = 0x0000000c,\nDIO_DBG_BLOCK_SEL_DIGFE_C                = 0x0000000d,\nDIO_DBG_BLOCK_SEL_DIGFE_D                = 0x0000000e,\nDIO_DBG_BLOCK_SEL_DIGFE_E                = 0x0000000f,\nDIO_DBG_BLOCK_SEL_DIGA                   = 0x00000012,\nDIO_DBG_BLOCK_SEL_DIGB                   = 0x00000013,\nDIO_DBG_BLOCK_SEL_DIGC                   = 0x00000014,\nDIO_DBG_BLOCK_SEL_DIGD                   = 0x00000015,\nDIO_DBG_BLOCK_SEL_DIGE                   = 0x00000016,\nDIO_DBG_BLOCK_SEL_DPFE_A                 = 0x00000019,\nDIO_DBG_BLOCK_SEL_DPFE_B                 = 0x0000001a,\nDIO_DBG_BLOCK_SEL_DPFE_C                 = 0x0000001b,\nDIO_DBG_BLOCK_SEL_DPFE_D                 = 0x0000001c,\nDIO_DBG_BLOCK_SEL_DPFE_E                 = 0x0000001d,\nDIO_DBG_BLOCK_SEL_DPA                    = 0x00000020,\nDIO_DBG_BLOCK_SEL_DPB                    = 0x00000021,\nDIO_DBG_BLOCK_SEL_DPC                    = 0x00000022,\nDIO_DBG_BLOCK_SEL_DPD                    = 0x00000023,\nDIO_DBG_BLOCK_SEL_DPE                    = 0x00000024,\nDIO_DBG_BLOCK_SEL_AUX0                   = 0x00000027,\nDIO_DBG_BLOCK_SEL_AUX1                   = 0x00000028,\nDIO_DBG_BLOCK_SEL_AUX2                   = 0x00000029,\nDIO_DBG_BLOCK_SEL_AUX3                   = 0x0000002a,\nDIO_DBG_BLOCK_SEL_AUX4                   = 0x0000002b,\nDIO_DBG_BLOCK_SEL_PERFMON_DIO            = 0x0000002d,\nDIO_DBG_BLOCK_SEL_RESERVED               = 0x0000002e,\n} DIO_DBG_BLOCK_SEL;\n\n \n\ntypedef enum DIO_HDMI_RXSTATUS_TIMER_CONTROL_DIO_HDMI_RXSTATUS_TIMER_TYPE {\nDIO_HDMI_RXSTATUS_TIMER_TYPE_LEVEL       = 0x00000000,\nDIO_HDMI_RXSTATUS_TIMER_TYPE_PULSE       = 0x00000001,\n} DIO_HDMI_RXSTATUS_TIMER_CONTROL_DIO_HDMI_RXSTATUS_TIMER_TYPE;\n\n \n\ntypedef enum DX_PROTECTION_DX_PIPE_ENC_REQUIRED_TYPE {\nDX_PROTECTION_DX_PIPE_ENC_REQUIRED_TYPE_0 = 0x00000000,\nDX_PROTECTION_DX_PIPE_ENC_REQUIRED_TYPE_1 = 0x00000001,\n} DX_PROTECTION_DX_PIPE_ENC_REQUIRED_TYPE;\n\n \n\ntypedef enum ENUM_DIO_DCN_ACTIVE_STATUS {\nENUM_DCN_NOT_ACTIVE                      = 0x00000000,\nENUM_DCN_ACTIVE                          = 0x00000001,\n} ENUM_DIO_DCN_ACTIVE_STATUS;\n\n \n\ntypedef enum GENERIC_STEREOSYNC_SEL {\nGENERIC_STEREOSYNC_SEL_D1                = 0x00000000,\nGENERIC_STEREOSYNC_SEL_D2                = 0x00000001,\nGENERIC_STEREOSYNC_SEL_D3                = 0x00000002,\nGENERIC_STEREOSYNC_SEL_D4                = 0x00000003,\nGENERIC_STEREOSYNC_SEL_RESERVED          = 0x00000004,\n} GENERIC_STEREOSYNC_SEL;\n\n \n\ntypedef enum PM_ASSERT_RESET {\nPM_ASSERT_RESET_0                        = 0x00000000,\nPM_ASSERT_RESET_1                        = 0x00000001,\n} PM_ASSERT_RESET;\n\n \n\ntypedef enum SOFT_RESET {\nSOFT_RESET_0                             = 0x00000000,\nSOFT_RESET_1                             = 0x00000001,\n} SOFT_RESET;\n\n \n\ntypedef enum TMDS_MUX_SELECT {\nTMDS_MUX_SELECT_B                        = 0x00000000,\nTMDS_MUX_SELECT_G                        = 0x00000001,\nTMDS_MUX_SELECT_R                        = 0x00000002,\nTMDS_MUX_SELECT_RESERVED                 = 0x00000003,\n} TMDS_MUX_SELECT;\n\n \n\n \n\ntypedef enum DME_MEM_POWER_STATE_ENUM {\nDME_MEM_POWER_STATE_ENUM_ON              = 0x00000000,\nDME_MEM_POWER_STATE_ENUM_LS              = 0x00000001,\nDME_MEM_POWER_STATE_ENUM_DS              = 0x00000002,\nDME_MEM_POWER_STATE_ENUM_SD              = 0x00000003,\n} DME_MEM_POWER_STATE_ENUM;\n\n \n\ntypedef enum DME_MEM_PWR_DIS_CTRL {\nDME_MEM_ENABLE_MEM_PWR_CTRL              = 0x00000000,\nDME_MEM_DISABLE_MEM_PWR_CTRL             = 0x00000001,\n} DME_MEM_PWR_DIS_CTRL;\n\n \n\ntypedef enum DME_MEM_PWR_FORCE_CTRL {\nDME_MEM_NO_FORCE_REQUEST                 = 0x00000000,\nDME_MEM_FORCE_LIGHT_SLEEP_REQUEST        = 0x00000001,\nDME_MEM_FORCE_DEEP_SLEEP_REQUEST         = 0x00000002,\nDME_MEM_FORCE_SHUT_DOWN_REQUEST          = 0x00000003,\n} DME_MEM_PWR_FORCE_CTRL;\n\n \n\ntypedef enum METADATA_HUBP_SEL {\nMETADATA_HUBP_SEL_0                      = 0x00000000,\nMETADATA_HUBP_SEL_1                      = 0x00000001,\nMETADATA_HUBP_SEL_2                      = 0x00000002,\nMETADATA_HUBP_SEL_3                      = 0x00000003,\nMETADATA_HUBP_SEL_RESERVED               = 0x00000004,\n} METADATA_HUBP_SEL;\n\n \n\ntypedef enum METADATA_STREAM_TYPE_SEL {\nMETADATA_STREAM_DP                       = 0x00000000,\nMETADATA_STREAM_DVE                      = 0x00000001,\n} METADATA_STREAM_TYPE_SEL;\n\n \n\n \n\ntypedef enum VPG_MEM_PWR_DIS_CTRL {\nVPG_MEM_ENABLE_MEM_PWR_CTRL              = 0x00000000,\nVPG_MEM_DISABLE_MEM_PWR_CTRL             = 0x00000001,\n} VPG_MEM_PWR_DIS_CTRL;\n\n \n\ntypedef enum VPG_MEM_PWR_FORCE_CTRL {\nVPG_MEM_NO_FORCE_REQ                     = 0x00000000,\nVPG_MEM_FORCE_LIGHT_SLEEP_REQ            = 0x00000001,\n} VPG_MEM_PWR_FORCE_CTRL;\n\n \n\n \n\ntypedef enum AFMT_ACP_TYPE {\nACP_TYPE_GENERIC_AUDIO                   = 0x00000000,\nACP_TYPE_ICE60958_AUDIO                  = 0x00000001,\nACP_TYPE_DVD_AUDIO                       = 0x00000002,\nACP_TYPE_SUPER_AUDIO_CD                  = 0x00000003,\n} AFMT_ACP_TYPE;\n\n \n\ntypedef enum AFMT_AUDIO_CRC_CONTROL_CH_SEL {\nAFMT_AUDIO_CRC_CH0_SIG                   = 0x00000000,\nAFMT_AUDIO_CRC_CH1_SIG                   = 0x00000001,\nAFMT_AUDIO_CRC_CH2_SIG                   = 0x00000002,\nAFMT_AUDIO_CRC_CH3_SIG                   = 0x00000003,\nAFMT_AUDIO_CRC_CH4_SIG                   = 0x00000004,\nAFMT_AUDIO_CRC_CH5_SIG                   = 0x00000005,\nAFMT_AUDIO_CRC_CH6_SIG                   = 0x00000006,\nAFMT_AUDIO_CRC_CH7_SIG                   = 0x00000007,\nAFMT_AUDIO_CRC_RESERVED_8                = 0x00000008,\nAFMT_AUDIO_CRC_RESERVED_9                = 0x00000009,\nAFMT_AUDIO_CRC_RESERVED_10               = 0x0000000a,\nAFMT_AUDIO_CRC_RESERVED_11               = 0x0000000b,\nAFMT_AUDIO_CRC_RESERVED_12               = 0x0000000c,\nAFMT_AUDIO_CRC_RESERVED_13               = 0x0000000d,\nAFMT_AUDIO_CRC_RESERVED_14               = 0x0000000e,\nAFMT_AUDIO_CRC_AUDIO_SAMPLE_COUNT        = 0x0000000f,\n} AFMT_AUDIO_CRC_CONTROL_CH_SEL;\n\n \n\ntypedef enum AFMT_AUDIO_CRC_CONTROL_CONT {\nAFMT_AUDIO_CRC_ONESHOT                   = 0x00000000,\nAFMT_AUDIO_CRC_AUTO_RESTART              = 0x00000001,\n} AFMT_AUDIO_CRC_CONTROL_CONT;\n\n \n\ntypedef enum AFMT_AUDIO_CRC_CONTROL_SOURCE {\nAFMT_AUDIO_CRC_SOURCE_FROM_FIFO_INPUT    = 0x00000000,\nAFMT_AUDIO_CRC_SOURCE_FROM_FIFO_OUTPUT   = 0x00000001,\n} AFMT_AUDIO_CRC_CONTROL_SOURCE;\n\n \n\ntypedef enum AFMT_AUDIO_PACKET_CONTROL2_AUDIO_LAYOUT_OVRD {\nAFMT_AUDIO_LAYOUT_DETERMINED_BY_AZ_AUDIO_CHANNEL_STATUS = 0x00000000,\nAFMT_AUDIO_LAYOUT_OVRD_BY_REGISTER       = 0x00000001,\n} AFMT_AUDIO_PACKET_CONTROL2_AUDIO_LAYOUT_OVRD;\n\n \n\ntypedef enum AFMT_AUDIO_PACKET_CONTROL_AUDIO_SAMPLE_SEND {\nAFMT_AUDIO_PACKET_SENT_DISABLED          = 0x00000000,\nAFMT_AUDIO_PACKET_SENT_ENABLED           = 0x00000001,\n} AFMT_AUDIO_PACKET_CONTROL_AUDIO_SAMPLE_SEND;\n\n \n\ntypedef enum AFMT_AUDIO_PACKET_CONTROL_RESET_FIFO_WHEN_AUDIO_DIS {\nAFMT_NOT_RESET_AUDIO_FIFO_WHEN_AUDIO_DISABLED_RESERVED = 0x00000000,\nAFMT_RESET_AUDIO_FIFO_WHEN_AUDIO_DISABLED = 0x00000001,\n} AFMT_AUDIO_PACKET_CONTROL_RESET_FIFO_WHEN_AUDIO_DIS;\n\n \n\ntypedef enum AFMT_AUDIO_SRC_CONTROL_SELECT {\nAFMT_AUDIO_SRC_FROM_AZ_STREAM0           = 0x00000000,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM1           = 0x00000001,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM2           = 0x00000002,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM3           = 0x00000003,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM4           = 0x00000004,\nAFMT_AUDIO_SRC_FROM_AZ_STREAM5           = 0x00000005,\n} AFMT_AUDIO_SRC_CONTROL_SELECT;\n\n \n\ntypedef enum AFMT_HDMI_AUDIO_SEND_MAX_PACKETS {\nHDMI_NOT_SEND_MAX_AUDIO_PACKETS          = 0x00000000,\nHDMI_SEND_MAX_AUDIO_PACKETS              = 0x00000001,\n} AFMT_HDMI_AUDIO_SEND_MAX_PACKETS;\n\n \n\ntypedef enum AFMT_INFOFRAME_CONTROL0_AUDIO_INFO_SOURCE {\nAFMT_INFOFRAME_SOURCE_FROM_AZALIA_BLOCK  = 0x00000000,\nAFMT_INFOFRAME_SOURCE_FROM_AFMT_REGISTERS = 0x00000001,\n} AFMT_INFOFRAME_CONTROL0_AUDIO_INFO_SOURCE;\n\n \n\ntypedef enum AFMT_INTERRUPT_STATUS_CHG_MASK {\nAFMT_INTERRUPT_DISABLE                   = 0x00000000,\nAFMT_INTERRUPT_ENABLE                    = 0x00000001,\n} AFMT_INTERRUPT_STATUS_CHG_MASK;\n\n \n\ntypedef enum AFMT_MEM_PWR_DIS_CTRL {\nAFMT_MEM_ENABLE_MEM_PWR_CTRL             = 0x00000000,\nAFMT_MEM_DISABLE_MEM_PWR_CTRL            = 0x00000001,\n} AFMT_MEM_PWR_DIS_CTRL;\n\n \n\ntypedef enum AFMT_MEM_PWR_FORCE_CTRL {\nAFMT_MEM_NO_FORCE_REQUEST                = 0x00000000,\nAFMT_MEM_FORCE_LIGHT_SLEEP_REQUEST       = 0x00000001,\nAFMT_MEM_FORCE_DEEP_SLEEP_REQUEST        = 0x00000002,\nAFMT_MEM_FORCE_SHUT_DOWN_REQUEST         = 0x00000003,\n} AFMT_MEM_PWR_FORCE_CTRL;\n\n \n\ntypedef enum AFMT_RAMP_CONTROL0_SIGN {\nAFMT_RAMP_SIGNED                         = 0x00000000,\nAFMT_RAMP_UNSIGNED                       = 0x00000001,\n} AFMT_RAMP_CONTROL0_SIGN;\n\n \n\ntypedef enum AFMT_VBI_PACKET_CONTROL_ACP_SOURCE {\nAFMT_ACP_SOURCE_FROM_AZALIA              = 0x00000000,\nAFMT_ACP_SOURCE_FROM_AFMT_REGISTERS      = 0x00000001,\n} AFMT_VBI_PACKET_CONTROL_ACP_SOURCE;\n\n \n\ntypedef enum AUDIO_LAYOUT_SELECT {\nAUDIO_LAYOUT_0                           = 0x00000000,\nAUDIO_LAYOUT_1                           = 0x00000001,\n} AUDIO_LAYOUT_SELECT;\n\n \n\n \n\ntypedef enum HPO_TOP_CLOCK_GATING_DISABLE {\nHPO_TOP_CLOCK_GATING_EN                  = 0x00000000,\nHPO_TOP_CLOCK_GATING_DIS                 = 0x00000001,\n} HPO_TOP_CLOCK_GATING_DISABLE;\n\n \n\ntypedef enum HPO_TOP_TEST_CLK_SEL {\nHPO_TOP_PERMANENT_DISPCLK                = 0x00000000,\nHPO_TOP_REGISTER_GATED_DISPCLK           = 0x00000001,\nHPO_TOP_PERMANENT_SOCCLK                 = 0x00000002,\nHPO_TOP_TEST_CLOCK_RESERVED              = 0x00000003,\nHPO_TOP_PERMANENT_HDMISTREAMCLK0         = 0x00000004,\nHPO_TOP_FEATURE_GATED_HDMISTREAMCLK0     = 0x00000005,\nHPO_TOP_REGISTER_GATED_HDMISTREAMCLK0    = 0x00000006,\nHPO_TOP_FEATURE_GATED_DISPCLK_IN_HDMISTREAMENC0 = 0x00000007,\nHPO_TOP_FEATURE_GATED_SOCCLK_IN_HDMISTREAMENC0 = 0x00000008,\nHPO_TOP_PERMANENT_HDMICHARCLK0           = 0x00000009,\nHPO_TOP_FEATURE_GATED_HDMICHARCLK0       = 0x0000000a,\nHPO_TOP_REGISTER_GATED_HDMICHARCLK0      = 0x0000000b,\n} HPO_TOP_TEST_CLK_SEL;\n\n \n\n \n\ntypedef enum DP_STREAM_MAPPER_DP_STREAM_LINK_TARGET {\nDP_STREAM_MAPPER_LINK0                   = 0x00000000,\nDP_STREAM_MAPPER_LINK1                   = 0x00000001,\nDP_STREAM_MAPPER_RESERVED                = 0x00000002,\n} DP_STREAM_MAPPER_DP_STREAM_LINK_TARGET;\n\n \n\n \n\ntypedef enum HDMI_STREAM_ENC_DB_DISABLE_CONTROL {\nHDMI_STREAM_ENC_DB_ENABLE                = 0x00000000,\nHDMI_STREAM_ENC_DB_DISABLE               = 0x00000001,\n} HDMI_STREAM_ENC_DB_DISABLE_CONTROL;\n\n \n\ntypedef enum HDMI_STREAM_ENC_DSC_MODE {\nSTREAM_DSC_DISABLE                       = 0x00000000,\nSTREAM_DSC_444_RGB                       = 0x00000001,\nSTREAM_DSC_NATIVE_422_420                = 0x00000002,\n} HDMI_STREAM_ENC_DSC_MODE;\n\n \n\ntypedef enum HDMI_STREAM_ENC_ENABLE_CONTROL {\nHDMI_STREAM_ENC_DISABLE                  = 0x00000000,\nHDMI_STREAM_ENC_ENABLE                   = 0x00000001,\n} HDMI_STREAM_ENC_ENABLE_CONTROL;\n\n \n\ntypedef enum HDMI_STREAM_ENC_ODM_COMBINE_MODE {\nSTREAM_ODM_COMBINE_1_SEGMENT             = 0x00000000,\nSTREAM_ODM_COMBINE_2_SEGMENT             = 0x00000001,\nSTREAM_ODM_COMBINE_RESERVED              = 0x00000002,\nSTREAM_ODM_COMBINE_4_SEGMENT             = 0x00000003,\n} HDMI_STREAM_ENC_ODM_COMBINE_MODE;\n\n \n\ntypedef enum HDMI_STREAM_ENC_OVERFLOW_UNDERFLOW_ERROR {\nHDMI_STREAM_ENC_NO_ERROR_OCCURRED        = 0x00000000,\nHDMI_STREAM_ENC_UNDERFLOW_OCCURRED       = 0x00000001,\nHDMI_STREAM_ENC_OVERFLOW_OCCURRED        = 0x00000002,\n} HDMI_STREAM_ENC_OVERFLOW_UNDERFLOW_ERROR;\n\n \n\ntypedef enum HDMI_STREAM_ENC_OVERWRITE_LEVEL_SELECT {\nHDMI_STREAM_ENC_HARDWARE                 = 0x00000000,\nHDMI_STREAM_ENC_PROGRAMMABLE             = 0x00000001,\n} HDMI_STREAM_ENC_OVERWRITE_LEVEL_SELECT;\n\n \n\ntypedef enum HDMI_STREAM_ENC_PIXEL_ENCODING {\nSTREAM_PIXEL_ENCODING_444_RGB            = 0x00000000,\nSTREAM_PIXEL_ENCODING_422                = 0x00000001,\nSTREAM_PIXEL_ENCODING_420                = 0x00000002,\n} HDMI_STREAM_ENC_PIXEL_ENCODING;\n\n \n\ntypedef enum HDMI_STREAM_ENC_READ_CLOCK_CONTROL {\nHDMI_STREAM_ENC_DCCG                     = 0x00000000,\nHDMI_STREAM_ENC_DISPLAY_PIPE             = 0x00000001,\n} HDMI_STREAM_ENC_READ_CLOCK_CONTROL;\n\n \n\ntypedef enum HDMI_STREAM_ENC_RESET_CONTROL {\nHDMI_STREAM_ENC_NOT_RESET                = 0x00000000,\nHDMI_STREAM_ENC_RESET                    = 0x00000001,\n} HDMI_STREAM_ENC_RESET_CONTROL;\n\n \n\ntypedef enum HDMI_STREAM_ENC_STREAM_ACTIVE {\nHDMI_STREAM_ENC_VIDEO_STREAM_NOT_ACTIVE  = 0x00000000,\nHDMI_STREAM_ENC_VIDEO_STREAM_ACTIVE      = 0x00000001,\n} HDMI_STREAM_ENC_STREAM_ACTIVE;\n\n \n\n \n\ntypedef enum BORROWBUFFER_MEM_POWER_STATE_ENUM {\nBORROWBUFFER_MEM_POWER_STATE_ENUM_ON     = 0x00000000,\nBORROWBUFFER_MEM_POWER_STATE_ENUM_LS     = 0x00000001,\nBORROWBUFFER_MEM_POWER_STATE_ENUM_DS     = 0x00000002,\nBORROWBUFFER_MEM_POWER_STATE_ENUM_SD     = 0x00000003,\n} BORROWBUFFER_MEM_POWER_STATE_ENUM;\n\n \n\ntypedef enum HDMI_BORROW_MODE {\nTB_BORROW_MODE_NONE                      = 0x00000000,\nTB_BORROW_MODE_ACTIVE                    = 0x00000001,\nTB_BORROW_MODE_BLANK                     = 0x00000002,\nTB_BORROW_MODE_RESERVED                  = 0x00000003,\n} HDMI_BORROW_MODE;\n\n \n\ntypedef enum HDMI_TB_ENC_ACP_SEND {\nTB_ACP_NOT_SEND                          = 0x00000000,\nTB_ACP_PKT_SEND                          = 0x00000001,\n} HDMI_TB_ENC_ACP_SEND;\n\n \n\ntypedef enum HDMI_TB_ENC_ACR_AUDIO_PRIORITY {\nTB_ACR_PKT_HIGH_PRIORITY_THAN_AUDIO_SAMPLE = 0x00000000,\nTB_AUDIO_SAMPLE_HIGH_PRIORITY_THAN_ACR_PKT = 0x00000001,\n} HDMI_TB_ENC_ACR_AUDIO_PRIORITY;\n\n \n\ntypedef enum HDMI_TB_ENC_ACR_CONT {\nTB_ACR_CONT_DISABLE                      = 0x00000000,\nTB_ACR_CONT_ENABLE                       = 0x00000001,\n} HDMI_TB_ENC_ACR_CONT;\n\n \n\ntypedef enum HDMI_TB_ENC_ACR_N_MULTIPLE {\nTB_ACR_0_MULTIPLE_RESERVED               = 0x00000000,\nTB_ACR_1_MULTIPLE                        = 0x00000001,\nTB_ACR_2_MULTIPLE                        = 0x00000002,\nTB_ACR_3_MULTIPLE_RESERVED               = 0x00000003,\nTB_ACR_4_MULTIPLE                        = 0x00000004,\nTB_ACR_5_MULTIPLE_RESERVED               = 0x00000005,\nTB_ACR_6_MULTIPLE_RESERVED               = 0x00000006,\nTB_ACR_7_MULTIPLE_RESERVED               = 0x00000007,\n} HDMI_TB_ENC_ACR_N_MULTIPLE;\n\n \n\ntypedef enum HDMI_TB_ENC_ACR_SELECT {\nTB_ACR_SELECT_HW                         = 0x00000000,\nTB_ACR_SELECT_32K                        = 0x00000001,\nTB_ACR_SELECT_44K                        = 0x00000002,\nTB_ACR_SELECT_48K                        = 0x00000003,\n} HDMI_TB_ENC_ACR_SELECT;\n\n \n\ntypedef enum HDMI_TB_ENC_ACR_SEND {\nTB_ACR_NOT_SEND                          = 0x00000000,\nTB_ACR_PKT_SEND                          = 0x00000001,\n} HDMI_TB_ENC_ACR_SEND;\n\n \n\ntypedef enum HDMI_TB_ENC_ACR_SOURCE {\nTB_ACR_SOURCE_HW                         = 0x00000000,\nTB_ACR_SOURCE_SW                         = 0x00000001,\n} HDMI_TB_ENC_ACR_SOURCE;\n\n \n\ntypedef enum HDMI_TB_ENC_AUDIO_INFO_CONT {\nTB_AUDIO_INFO_CONT_DISABLE               = 0x00000000,\nTB_AUDIO_INFO_CONT_ENABLE                = 0x00000001,\n} HDMI_TB_ENC_AUDIO_INFO_CONT;\n\n \n\ntypedef enum HDMI_TB_ENC_AUDIO_INFO_SEND {\nTB_AUDIO_INFO_NOT_SEND                   = 0x00000000,\nTB_AUDIO_INFO_PKT_SEND                   = 0x00000001,\n} HDMI_TB_ENC_AUDIO_INFO_SEND;\n\n \n\ntypedef enum HDMI_TB_ENC_CRC_SRC_SEL {\nTB_CRC_TB_ENC_INPUT                      = 0x00000000,\nTB_CRC_DSC_PACKER                        = 0x00000001,\nTB_CRC_DEEP_COLOR_PACKER                 = 0x00000002,\nTB_CRC_ENCRYPTOR_INPUT                   = 0x00000003,\n} HDMI_TB_ENC_CRC_SRC_SEL;\n\n \n\ntypedef enum HDMI_TB_ENC_CRC_TYPE {\nTB_CRC_ALL_TRIBYTES                      = 0x00000000,\nTB_CRC_ACTIVE_TRIBYTES                   = 0x00000001,\nTB_CRC_DATAISLAND_TRIBYTES               = 0x00000002,\nTB_CRC_ACTIVE_AND_DATAISLAND_TRIBYTES    = 0x00000003,\n} HDMI_TB_ENC_CRC_TYPE;\n\n \n\ntypedef enum HDMI_TB_ENC_DEEP_COLOR_DEPTH {\nTB_DEEP_COLOR_DEPTH_24BPP                = 0x00000000,\nTB_DEEP_COLOR_DEPTH_30BPP                = 0x00000001,\nTB_DEEP_COLOR_DEPTH_36BPP                = 0x00000002,\nTB_DEEP_COLOR_DEPTH_RESERVED             = 0x00000003,\n} HDMI_TB_ENC_DEEP_COLOR_DEPTH;\n\n \n\ntypedef enum HDMI_TB_ENC_DEFAULT_PAHSE {\nTB_DEFAULT_PHASE_IS_0                    = 0x00000000,\nTB_DEFAULT_PHASE_IS_1                    = 0x00000001,\n} HDMI_TB_ENC_DEFAULT_PAHSE;\n\n \n\ntypedef enum HDMI_TB_ENC_DSC_MODE {\nTB_DSC_DISABLE                           = 0x00000000,\nTB_DSC_444_RGB                           = 0x00000001,\nTB_DSC_NATIVE_422_420                    = 0x00000002,\n} HDMI_TB_ENC_DSC_MODE;\n\n \n\ntypedef enum HDMI_TB_ENC_ENABLE {\nTB_DISABLE                               = 0x00000000,\nTB_ENABLE                                = 0x00000001,\n} HDMI_TB_ENC_ENABLE;\n\n \n\ntypedef enum HDMI_TB_ENC_GC_AVMUTE {\nTB_GC_AVMUTE_SET                         = 0x00000000,\nTB_GC_AVMUTE_UNSET                       = 0x00000001,\n} HDMI_TB_ENC_GC_AVMUTE;\n\n \n\ntypedef enum HDMI_TB_ENC_GC_AVMUTE_CONT {\nTB_GC_AVMUTE_CONT_DISABLE                = 0x00000000,\nTB_GC_AVMUTE_CONT_ENABLE                 = 0x00000001,\n} HDMI_TB_ENC_GC_AVMUTE_CONT;\n\n \n\ntypedef enum HDMI_TB_ENC_GC_CONT {\nTB_GC_CONT_DISABLE                       = 0x00000000,\nTB_GC_CONT_ENABLE                        = 0x00000001,\n} HDMI_TB_ENC_GC_CONT;\n\n \n\ntypedef enum HDMI_TB_ENC_GC_SEND {\nTB_GC_NOT_SEND                           = 0x00000000,\nTB_GC_PKT_SEND                           = 0x00000001,\n} HDMI_TB_ENC_GC_SEND;\n\n \n\ntypedef enum HDMI_TB_ENC_GENERIC_CONT {\nTB_GENERIC_CONT_DISABLE                  = 0x00000000,\nTB_GENERIC_CONT_ENABLE                   = 0x00000001,\n} HDMI_TB_ENC_GENERIC_CONT;\n\n \n\ntypedef enum HDMI_TB_ENC_GENERIC_LOCK_EN {\nHDMI_TB_ENC_GENERIC_LOCK_DISABLE         = 0x00000000,\nHDMI_TB_ENC_GENERIC_LOCK_ENABLE          = 0x00000001,\n} HDMI_TB_ENC_GENERIC_LOCK_EN;\n\n \n\ntypedef enum HDMI_TB_ENC_GENERIC_SEND {\nTB_GENERIC_NOT_SEND                      = 0x00000000,\nTB_GENERIC_PKT_SEND                      = 0x00000001,\n} HDMI_TB_ENC_GENERIC_SEND;\n\n \n\ntypedef enum HDMI_TB_ENC_ISRC_CONT {\nTB_ISRC_CONT_DISABLE                     = 0x00000000,\nTB_ISRC_CONT_ENABLE                      = 0x00000001,\n} HDMI_TB_ENC_ISRC_CONT;\n\n \n\ntypedef enum HDMI_TB_ENC_ISRC_SEND {\nTB_ISRC_NOT_SEND                         = 0x00000000,\nTB_ISRC_PKT_SEND                         = 0x00000001,\n} HDMI_TB_ENC_ISRC_SEND;\n\n \n\ntypedef enum HDMI_TB_ENC_METADATA_ENABLE {\nTB_METADATA_NOT_SEND                     = 0x00000000,\nTB_METADATA_PKT_SEND                     = 0x00000001,\n} HDMI_TB_ENC_METADATA_ENABLE;\n\n \n\ntypedef enum HDMI_TB_ENC_PACKET_LINE_REFERENCE {\nTB_PKT_LINE_REF_END_OF_ACTIVE            = 0x00000000,\nTB_PKT_LINE_REF_OTGSOF                   = 0x00000001,\n} HDMI_TB_ENC_PACKET_LINE_REFERENCE;\n\n \n\ntypedef enum HDMI_TB_ENC_PIXEL_ENCODING {\nTB_PIXEL_ENCODING_444_RGB                = 0x00000000,\nTB_PIXEL_ENCODING_422                    = 0x00000001,\nTB_PIXEL_ENCODING_420                    = 0x00000002,\n} HDMI_TB_ENC_PIXEL_ENCODING;\n\n \n\ntypedef enum HDMI_TB_ENC_RESET {\nTB_NOT_RESET                             = 0x00000000,\nTB_RESET                                 = 0x00000001,\n} HDMI_TB_ENC_RESET;\n\n \n\ntypedef enum HDMI_TB_ENC_SYNC_PHASE {\nTB_NOT_SYNC_PHASE_ON_FRAME_START         = 0x00000000,\nTB_SYNC_PHASE_ON_FRAME_START             = 0x00000001,\n} HDMI_TB_ENC_SYNC_PHASE;\n\n \n\ntypedef enum INPUT_FIFO_ERROR_TYPE {\nTB_NO_ERROR_OCCURRED                     = 0x00000000,\nTB_OVERFLOW_OCCURRED                     = 0x00000001,\n} INPUT_FIFO_ERROR_TYPE;\n\n \n\n \n\ntypedef enum DP_STREAM_ENC_OVERFLOW_UNDERFLOW_ERROR {\nDP_STREAM_ENC_NO_ERROR_OCCURRED          = 0x00000000,\nDP_STREAM_ENC_UNDERFLOW_OCCURRED         = 0x00000001,\nDP_STREAM_ENC_OVERFLOW_OCCURRED          = 0x00000002,\n} DP_STREAM_ENC_OVERFLOW_UNDERFLOW_ERROR;\n\n \n\ntypedef enum DP_STREAM_ENC_OVERWRITE_LEVEL_SELECT {\nDP_STREAM_ENC_HARDWARE                   = 0x00000000,\nDP_STREAM_ENC_PROGRAMMABLE               = 0x00000001,\n} DP_STREAM_ENC_OVERWRITE_LEVEL_SELECT;\n\n \n\ntypedef enum DP_STREAM_ENC_READ_CLOCK_CONTROL {\nDP_STREAM_ENC_DCCG                       = 0x00000000,\nDP_STREAM_ENC_DISPLAY_PIPE               = 0x00000001,\n} DP_STREAM_ENC_READ_CLOCK_CONTROL;\n\n \n\ntypedef enum DP_STREAM_ENC_RESET_CONTROL {\nDP_STREAM_ENC_NOT_RESET                  = 0x00000000,\nDP_STREAM_ENC_RESET                      = 0x00000001,\n} DP_STREAM_ENC_RESET_CONTROL;\n\n \n\ntypedef enum DP_STREAM_ENC_STREAM_ACTIVE {\nDP_STREAM_ENC_VIDEO_STREAM_NOT_ACTIVE    = 0x00000000,\nDP_STREAM_ENC_VIDEO_STREAM_ACTIVE        = 0x00000001,\n} DP_STREAM_ENC_STREAM_ACTIVE;\n\n \n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_AUDIO_MUTE {\nDP_SYM32_ENC_SDP_AUDIO_MUTE_NOT_FORCED   = 0x00000000,\nDP_SYM32_ENC_SDP_AUDIO_MUTE_FORCED       = 0x00000001,\n} ENUM_DP_SYM32_ENC_AUDIO_MUTE;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_CONTINUOUS_MODE {\nDP_SYM32_ENC_ONE_SHOT_MODE               = 0x00000000,\nDP_SYM32_ENC_CONTINUOUS_MODE             = 0x00000001,\n} ENUM_DP_SYM32_ENC_CONTINUOUS_MODE;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_CRC_VALID {\nDP_SYM32_ENC_CRC_NOT_VALID               = 0x00000000,\nDP_SYM32_ENC_CRC_VALID                   = 0x00000001,\n} ENUM_DP_SYM32_ENC_CRC_VALID;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_DP_COMPONENT_DEPTH {\nDP_SYM32_ENC_COMPONENT_DEPTH_6BPC        = 0x00000000,\nDP_SYM32_ENC_COMPONENT_DEPTH_8BPC        = 0x00000001,\nDP_SYM32_ENC_COMPONENT_DEPTH_10BPC       = 0x00000002,\nDP_SYM32_ENC_COMPONENT_DEPTH_12BPC       = 0x00000003,\n} ENUM_DP_SYM32_ENC_DP_COMPONENT_DEPTH;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_ENABLE {\nDP_SYM32_ENC_DISABLE                     = 0x00000000,\nDP_SYM32_ENC_ENABLE                      = 0x00000001,\n} ENUM_DP_SYM32_ENC_ENABLE;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_GSP_DEADLINE_MISSED {\nDP_SYM32_ENC_GSP_DEADLINE_NOT_MISSED     = 0x00000000,\nDP_SYM32_ENC_GSP_DEADLINE_MISSED         = 0x00000001,\n} ENUM_DP_SYM32_ENC_GSP_DEADLINE_MISSED;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_GSP_ONE_SHOT_TRIGGER_POSITION {\nDP_SYM32_ENC_GSP_SEND_AT_LINE_NUMBER     = 0x00000000,\nDP_SYM32_ENC_GSP_SEND_AT_EARLIEST_TIME   = 0x00000001,\n} ENUM_DP_SYM32_ENC_GSP_ONE_SHOT_TRIGGER_POSITION;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_GSP_PAYLOAD_SIZE {\nDP_SYM32_ENC_GSP_PAYLOAD_SIZE_32         = 0x00000000,\nDP_SYM32_ENC_GSP_PAYLOAD_SIZE_RESERVED0  = 0x00000001,\nDP_SYM32_ENC_GSP_PAYLOAD_SIZE_RESERVED1  = 0x00000002,\nDP_SYM32_ENC_GSP_PAYLOAD_SIZE_128        = 0x00000003,\n} ENUM_DP_SYM32_ENC_GSP_PAYLOAD_SIZE;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_GSP_TRIGGER_PENDING {\nDP_SYM32_ENC_GSP_TRIGGER_NOT_PENDING     = 0x00000000,\nDP_SYM32_ENC_GSP_TRIGGER_PENDING         = 0x00000001,\n} ENUM_DP_SYM32_ENC_GSP_TRIGGER_PENDING;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_MEM_PWR_FORCE_ENUM {\nDP_SYM32_ENC_MEM_PWR_NO_FORCE_REQUEST    = 0x00000000,\nDP_SYM32_ENC_MEM_PWR_FORCE_LIGHT_SLEEP_REQUEST = 0x00000001,\nDP_SYM32_ENC_MEM_PWR_FORCE_DEEP_SLEEP_REQUEST = 0x00000002,\nDP_SYM32_ENC_MEM_PWR_FORCE_SHUT_DOWN_REQUEST = 0x00000003,\n} ENUM_DP_SYM32_ENC_MEM_PWR_FORCE_ENUM;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_OVERFLOW_STATUS {\nDP_SYM32_ENC_NO_OVERFLOW_OCCURRED        = 0x00000000,\nDP_SYM32_ENC_OVERFLOW_OCCURRED           = 0x00000001,\n} ENUM_DP_SYM32_ENC_OVERFLOW_STATUS;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_PENDING {\nDP_SYM32_ENC_NOT_PENDING                 = 0x00000000,\nDP_SYM32_ENC_PENDING                     = 0x00000001,\n} ENUM_DP_SYM32_ENC_PENDING;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_PIXEL_ENCODING {\nDP_SYM32_ENC_PIXEL_ENCODING_RGB_YCBCR444 = 0x00000000,\nDP_SYM32_ENC_PIXEL_ENCODING_YCBCR422     = 0x00000001,\nDP_SYM32_ENC_PIXEL_ENCODING_YCBCR420     = 0x00000002,\nDP_SYM32_ENC_PIXEL_ENCODING_Y_ONLY       = 0x00000003,\n} ENUM_DP_SYM32_ENC_PIXEL_ENCODING;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_PIXEL_ENCODING_TYPE {\nDP_SYM32_ENC_UNCOMPRESSED_FORMAT         = 0x00000000,\nDP_SYM32_ENC_COMPRESSED_FORMAT           = 0x00000001,\n} ENUM_DP_SYM32_ENC_PIXEL_ENCODING_TYPE;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_POWER_STATE_ENUM {\nDP_SYM32_ENC_POWER_STATE_ENUM_ON         = 0x00000000,\nDP_SYM32_ENC_POWER_STATE_ENUM_LS         = 0x00000001,\nDP_SYM32_ENC_POWER_STATE_ENUM_DS         = 0x00000002,\nDP_SYM32_ENC_POWER_STATE_ENUM_SD         = 0x00000003,\n} ENUM_DP_SYM32_ENC_POWER_STATE_ENUM;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_RESET {\nDP_SYM32_ENC_NOT_RESET                   = 0x00000000,\nDP_SYM32_ENC_RESET                       = 0x00000001,\n} ENUM_DP_SYM32_ENC_RESET;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_SDP_PRIORITY {\nDP_SYM32_ENC_SDP_LOW_PRIORITY            = 0x00000000,\nDP_SYM32_ENC_SDP_HIGH_PRIORITY           = 0x00000001,\n} ENUM_DP_SYM32_ENC_SDP_PRIORITY;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_SOF_REFERENCE {\nDP_SYM32_ENC_DP_SOF                      = 0x00000000,\nDP_SYM32_ENC_OTG_SOF                     = 0x00000001,\n} ENUM_DP_SYM32_ENC_SOF_REFERENCE;\n\n \n\ntypedef enum ENUM_DP_SYM32_ENC_VID_STREAM_DEFER {\nDP_SYM32_ENC_VID_STREAM_NO_DEFER         = 0x00000000,\nDP_SYM32_ENC_VID_STREAM_DEFER_TO_HBLANK  = 0x00000001,\nDP_SYM32_ENC_VID_STREAM_DEFER_TO_VBLANK  = 0x00000002,\n} ENUM_DP_SYM32_ENC_VID_STREAM_DEFER;\n\n \n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_CRC_END_EVENT {\nDP_DPHY_SYM32_CRC_END_LLCP               = 0x00000000,\nDP_DPHY_SYM32_CRC_END_PS_ONLY            = 0x00000001,\nDP_DPHY_SYM32_CRC_END_PS_LT_SR           = 0x00000002,\nDP_DPHY_SYM32_CRC_END_PS_ANY             = 0x00000003,\n} ENUM_DP_DPHY_SYM32_CRC_END_EVENT;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_CRC_START_EVENT {\nDP_DPHY_SYM32_CRC_START_LLCP             = 0x00000000,\nDP_DPHY_SYM32_CRC_START_PS_ONLY          = 0x00000001,\nDP_DPHY_SYM32_CRC_START_PS_LT_SR         = 0x00000002,\nDP_DPHY_SYM32_CRC_START_PS_POST_LT_SR    = 0x00000003,\nDP_DPHY_SYM32_CRC_START_TP_START         = 0x00000004,\n} ENUM_DP_DPHY_SYM32_CRC_START_EVENT;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_CRC_TAP_SOURCE {\nDP_DPHY_SYM32_CRC_TAP_SOURCE_SCHEDULER   = 0x00000000,\nDP_DPHY_SYM32_CRC_TAP_SOURCE_SYMBOL_HANDLER = 0x00000001,\nDP_DPHY_SYM32_CRC_TAP_SOURCE_TP_GEN_MUX  = 0x00000002,\n} ENUM_DP_DPHY_SYM32_CRC_TAP_SOURCE;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_CRC_USE_NUM_SYMBOLS {\nDP_DPHY_SYM32_CRC_USE_END_EVENT          = 0x00000000,\nDP_DPHY_SYM32_CRC_USE_NUM_SYMBOLS        = 0x00000001,\n} ENUM_DP_DPHY_SYM32_CRC_USE_NUM_SYMBOLS;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_ENABLE {\nDP_DPHY_SYM32_DISABLE                    = 0x00000000,\nDP_DPHY_SYM32_ENABLE                     = 0x00000001,\n} ENUM_DP_DPHY_SYM32_ENABLE;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_ENCRYPT_TYPE {\nDP_DPHY_SYM32_ENCRYPT_TYPE0              = 0x00000000,\nDP_DPHY_SYM32_ENCRYPT_TYPE1              = 0x00000001,\n} ENUM_DP_DPHY_SYM32_ENCRYPT_TYPE;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_MODE {\nDP_DPHY_SYM32_LT_TPS1                    = 0x00000000,\nDP_DPHY_SYM32_LT_TPS2                    = 0x00000001,\nDP_DPHY_SYM32_ACTIVE                     = 0x00000002,\nDP_DPHY_SYM32_TEST                       = 0x00000003,\n} ENUM_DP_DPHY_SYM32_MODE;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_NUM_LANES {\nDP_DPHY_SYM32_1LANE                      = 0x00000000,\nDP_DPHY_SYM32_2LANE                      = 0x00000001,\nDP_DPHY_SYM32_RESERVED                   = 0x00000002,\nDP_DPHY_SYM32_4LANE                      = 0x00000003,\n} ENUM_DP_DPHY_SYM32_NUM_LANES;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_RATE_UPDATE_PENDING {\nDP_DPHY_SYM32_NO_RATE_UPDATE_PENDING     = 0x00000000,\nDP_DPHY_SYM32_RATE_UPDATE_PENDING        = 0x00000001,\n} ENUM_DP_DPHY_SYM32_RATE_UPDATE_PENDING;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_RESET {\nDP_DPHY_SYM32_NOT_RESET                  = 0x00000000,\nDP_DPHY_SYM32_RESET                      = 0x00000001,\n} ENUM_DP_DPHY_SYM32_RESET;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_RESET_STATUS {\nDP_DPHY_SYM32_RESET_STATUS_DEASSERTED    = 0x00000000,\nDP_DPHY_SYM32_RESET_STATUS_ASSERTED      = 0x00000001,\n} ENUM_DP_DPHY_SYM32_RESET_STATUS;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_SAT_UPDATE {\nDP_DPHY_SYM32_SAT_NO_UPDATE              = 0x00000000,\nDP_DPHY_SYM32_SAT_TRIGGER_UPDATE         = 0x00000001,\nDP_DPHY_SYM32_SAT_NOTRIGGER_UPDATE       = 0x00000002,\n} ENUM_DP_DPHY_SYM32_SAT_UPDATE;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_SAT_UPDATE_PENDING {\nDP_DPHY_SYM32_SAT_NO_UPDATE_PENDING      = 0x00000000,\nDP_DPHY_SYM32_SAT_TRIGGER_UPDATE_PENDING = 0x00000001,\nDP_DPHY_SYM32_SAT_NOTRIGGER_UPDATE_PENDING = 0x00000002,\n} ENUM_DP_DPHY_SYM32_SAT_UPDATE_PENDING;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_STATUS {\nDP_DPHY_SYM32_STATUS_IDLE                = 0x00000000,\nDP_DPHY_SYM32_STATUS_ENABLED             = 0x00000001,\n} ENUM_DP_DPHY_SYM32_STATUS;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_STREAM_OVR_ENABLE {\nDP_DPHY_SYM32_STREAM_OVR_NONE            = 0x00000000,\nDP_DPHY_SYM32_STREAM_OVR_REPLACE         = 0x00000001,\nDP_DPHY_SYM32_STREAM_OVR_ALWAYS          = 0x00000002,\n} ENUM_DP_DPHY_SYM32_STREAM_OVR_ENABLE;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_STREAM_OVR_TYPE {\nDP_DPHY_SYM32_STREAM_OVR_TYPE_DATA       = 0x00000000,\nDP_DPHY_SYM32_STREAM_OVR_TYPE_CONTROL    = 0x00000001,\n} ENUM_DP_DPHY_SYM32_STREAM_OVR_TYPE;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_TP_PRBS_SEL {\nDP_DPHY_SYM32_TP_PRBS_SEL_PRBS7          = 0x00000000,\nDP_DPHY_SYM32_TP_PRBS_SEL_PRBS9          = 0x00000001,\nDP_DPHY_SYM32_TP_PRBS_SEL_PRBS11         = 0x00000002,\nDP_DPHY_SYM32_TP_PRBS_SEL_PRBS15         = 0x00000003,\nDP_DPHY_SYM32_TP_PRBS_SEL_PRBS23         = 0x00000004,\nDP_DPHY_SYM32_TP_PRBS_SEL_PRBS31         = 0x00000005,\n} ENUM_DP_DPHY_SYM32_TP_PRBS_SEL;\n\n \n\ntypedef enum ENUM_DP_DPHY_SYM32_TP_SELECT {\nDP_DPHY_SYM32_TP_SELECT_TPS1             = 0x00000000,\nDP_DPHY_SYM32_TP_SELECT_TPS2             = 0x00000001,\nDP_DPHY_SYM32_TP_SELECT_PRBS             = 0x00000002,\nDP_DPHY_SYM32_TP_SELECT_CUSTOM           = 0x00000003,\nDP_DPHY_SYM32_TP_SELECT_SQUARE           = 0x00000004,\n} ENUM_DP_DPHY_SYM32_TP_SELECT;\n\n \n\n \n\ntypedef enum APG_AUDIO_CRC_CONTROL_CH_SEL {\nAPG_AUDIO_CRC_CH0_SIG                    = 0x00000000,\nAPG_AUDIO_CRC_CH1_SIG                    = 0x00000001,\nAPG_AUDIO_CRC_CH2_SIG                    = 0x00000002,\nAPG_AUDIO_CRC_CH3_SIG                    = 0x00000003,\nAPG_AUDIO_CRC_CH4_SIG                    = 0x00000004,\nAPG_AUDIO_CRC_CH5_SIG                    = 0x00000005,\nAPG_AUDIO_CRC_CH6_SIG                    = 0x00000006,\nAPG_AUDIO_CRC_CH7_SIG                    = 0x00000007,\nAPG_AUDIO_CRC_RESERVED_8                 = 0x00000008,\nAPG_AUDIO_CRC_RESERVED_9                 = 0x00000009,\nAPG_AUDIO_CRC_RESERVED_10                = 0x0000000a,\nAPG_AUDIO_CRC_RESERVED_11                = 0x0000000b,\nAPG_AUDIO_CRC_RESERVED_12                = 0x0000000c,\nAPG_AUDIO_CRC_RESERVED_13                = 0x0000000d,\nAPG_AUDIO_CRC_RESERVED_14                = 0x0000000e,\nAPG_AUDIO_CRC_RESERVED_15                = 0x0000000f,\n} APG_AUDIO_CRC_CONTROL_CH_SEL;\n\n \n\ntypedef enum APG_AUDIO_CRC_CONTROL_CONT {\nAPG_AUDIO_CRC_ONESHOT                    = 0x00000000,\nAPG_AUDIO_CRC_CONTINUOUS                 = 0x00000001,\n} APG_AUDIO_CRC_CONTROL_CONT;\n\n \n\ntypedef enum APG_DBG_ACP_TYPE {\nAPG_ACP_TYPE_GENERIC_AUDIO               = 0x00000000,\nAPG_ACP_TYPE_ICE60958_AUDIO              = 0x00000001,\nAPG_ACP_TYPE_DVD_AUDIO                   = 0x00000002,\nAPG_ACP_TYPE_SUPER_AUDIO_CD              = 0x00000003,\n} APG_DBG_ACP_TYPE;\n\n \n\ntypedef enum APG_DBG_AUDIO_DTO_BASE {\nBASE_RATE_48KHZ                          = 0x00000000,\nBASE_RATE_44P1KHZ                        = 0x00000001,\n} APG_DBG_AUDIO_DTO_BASE;\n\n \n\ntypedef enum APG_DBG_AUDIO_DTO_DIV {\nDIVISOR_BY1                              = 0x00000000,\nDIVISOR_BY2_RESERVED                     = 0x00000001,\nDIVISOR_BY3                              = 0x00000002,\nDIVISOR_BY4_RESERVED                     = 0x00000003,\nDIVISOR_BY5_RESERVED                     = 0x00000004,\nDIVISOR_BY6_RESERVED                     = 0x00000005,\nDIVISOR_BY7_RESERVED                     = 0x00000006,\nDIVISOR_BY8_RESERVED                     = 0x00000007,\n} APG_DBG_AUDIO_DTO_DIV;\n\n \n\ntypedef enum APG_DBG_AUDIO_DTO_MULTI {\nMULTIPLE_BY1                             = 0x00000000,\nMULTIPLE_BY2                             = 0x00000001,\nMULTIPLE_BY3_RESERVED                    = 0x00000002,\nMULTIPLE_BY4                             = 0x00000003,\nMULTIPLE_RESERVED                        = 0x00000004,\n} APG_DBG_AUDIO_DTO_MULTI;\n\n \n\ntypedef enum APG_DBG_MUX_SEL {\nAPG_FUNCTIONAL_MODE                      = 0x00000000,\nAPG_DEBUG_AUDIO_MODE                     = 0x00000001,\n} APG_DBG_MUX_SEL;\n\n \n\ntypedef enum APG_DP_ASP_CHANNEL_COUNT_OVERRIDE {\nAPG_DP_ASP_CHANNEL_COUNT_FROM_AZ         = 0x00000000,\nAPG_DP_ASP_CHANNEL_COUNT_OVERRIDE_ENABLED = 0x00000001,\n} APG_DP_ASP_CHANNEL_COUNT_OVERRIDE;\n\n \n\ntypedef enum APG_MEM_POWER_STATE {\nAPG_MEM_POWER_STATE_ON                   = 0x00000000,\nAPG_MEM_POWER_STATE_LS                   = 0x00000001,\nAPG_MEM_POWER_STATE_DS                   = 0x00000002,\nAPG_MEM_POWER_STATE_SD                   = 0x00000003,\n} APG_MEM_POWER_STATE;\n\n \n\ntypedef enum APG_MEM_PWR_DIS_CTRL {\nAPG_MEM_ENABLE_MEM_PWR_CTRL              = 0x00000000,\nAPG_MEM_DISABLE_MEM_PWR_CTRL             = 0x00000001,\n} APG_MEM_PWR_DIS_CTRL;\n\n \n\ntypedef enum APG_MEM_PWR_FORCE_CTRL {\nAPG_MEM_NO_FORCE_REQUEST                 = 0x00000000,\nAPG_MEM_FORCE_LIGHT_SLEEP_REQUEST        = 0x00000001,\nAPG_MEM_FORCE_DEEP_SLEEP_REQUEST         = 0x00000002,\nAPG_MEM_FORCE_SHUT_DOWN_REQUEST          = 0x00000003,\n} APG_MEM_PWR_FORCE_CTRL;\n\n \n\ntypedef enum APG_PACKET_CONTROL_ACP_SOURCE {\nAPG_ACP_SOURCE_NO_OVERRIDE               = 0x00000000,\nAPG_ACP_OVERRIDE                         = 0x00000001,\n} APG_PACKET_CONTROL_ACP_SOURCE;\n\n \n\ntypedef enum APG_PACKET_CONTROL_AUDIO_INFO_SOURCE {\nAPG_INFOFRAME_SOURCE_NO_OVERRIDE         = 0x00000000,\nAPG_INFOFRAME_SOURCE_FROM_APG_REGISTERS  = 0x00000001,\n} APG_PACKET_CONTROL_AUDIO_INFO_SOURCE;\n\n \n\ntypedef enum APG_RAMP_CONTROL_SIGN {\nAPG_RAMP_SIGNED                          = 0x00000000,\nAPG_RAMP_UNSIGNED                        = 0x00000001,\n} APG_RAMP_CONTROL_SIGN;\n\n \n\n \n\ntypedef enum DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL {\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER1 = 0x00000000,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER2 = 0x00000001,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER3 = 0x00000002,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER4 = 0x00000003,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5 = 0x00000004,\nDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER6 = 0x00000005,\n} DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL;\n\n \n\ntypedef enum DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL {\nDCIO_TEST_CLK_SEL_DISPCLK                = 0x00000000,\nDCIO_TEST_CLK_SEL_GATED_DISPCLK          = 0x00000001,\nDCIO_TEST_CLK_SEL_SOCCLK                 = 0x00000002,\n} DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL;\n\n \n\ntypedef enum DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS {\nDCIO_DISPCLK_R_DCIO_GATE_DISABLE         = 0x00000000,\nDCIO_DISPCLK_R_DCIO_GATE_ENABLE          = 0x00000001,\n} DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS;\n\n \n\ntypedef enum DCIO_DBG_ASYNC_4BIT_SEL {\nDCIO_DBG_ASYNC_4BIT_SEL_3TO0             = 0x00000000,\nDCIO_DBG_ASYNC_4BIT_SEL_7TO4             = 0x00000001,\nDCIO_DBG_ASYNC_4BIT_SEL_11TO8            = 0x00000002,\nDCIO_DBG_ASYNC_4BIT_SEL_15TO12           = 0x00000003,\nDCIO_DBG_ASYNC_4BIT_SEL_19TO16           = 0x00000004,\nDCIO_DBG_ASYNC_4BIT_SEL_23TO20           = 0x00000005,\nDCIO_DBG_ASYNC_4BIT_SEL_27TO24           = 0x00000006,\nDCIO_DBG_ASYNC_4BIT_SEL_31TO28           = 0x00000007,\n} DCIO_DBG_ASYNC_4BIT_SEL;\n\n \n\ntypedef enum DCIO_DBG_ASYNC_BLOCK_SEL {\nDCIO_DBG_ASYNC_BLOCK_SEL_OVERRIDE        = 0x00000000,\nDCIO_DBG_ASYNC_BLOCK_SEL_DCCG            = 0x00000001,\nDCIO_DBG_ASYNC_BLOCK_SEL_DCIO            = 0x00000002,\nDCIO_DBG_ASYNC_BLOCK_SEL_DIO             = 0x00000003,\n} DCIO_DBG_ASYNC_BLOCK_SEL;\n\n \n\ntypedef enum DCIO_DCRXPHY_SOFT_RESET {\nDCIO_DCRXPHY_SOFT_RESET_DEASSERT         = 0x00000000,\nDCIO_DCRXPHY_SOFT_RESET_ASSERT           = 0x00000001,\n} DCIO_DCRXPHY_SOFT_RESET;\n\n \n\ntypedef enum DCIO_DC_GENERICA_SEL {\nDCIO_GENERICA_SEL_STEREOSYNC             = 0x00000001,\nDCIO_GENERICA_SEL_GENERICA_DCCG          = 0x0000000a,\nDCIO_GENERICA_SEL_SYNCEN                 = 0x0000000b,\n} DCIO_DC_GENERICA_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERICB_SEL {\nDCIO_GENERICB_SEL_STEREOSYNC             = 0x00000001,\nDCIO_GENERICB_SEL_GENERICB_DCCG          = 0x0000000a,\nDCIO_GENERICB_SEL_SYNCEN                 = 0x0000000b,\n} DCIO_DC_GENERICB_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL {\nDCIO_UNIPHYA_TEST_FBDIV_CLK_DIV2         = 0x00000000,\nDCIO_UNIPHYB_TEST_FBDIV_CLK_DIV2         = 0x00000001,\nDCIO_UNIPHYC_TEST_FBDIV_CLK_DIV2         = 0x00000002,\nDCIO_UNIPHYD_TEST_FBDIV_CLK_DIV2         = 0x00000003,\nDCIO_UNIPHYE_TEST_FBDIV_CLK_DIV2         = 0x00000004,\nDCIO_UNIPHYF_TEST_FBDIV_CLK_DIV2         = 0x00000005,\nDCIO_UNIPHYG_TEST_FBDIV_CLK_DIV2         = 0x00000006,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL {\nDCIO_UNIPHYA_FBDIV_CLK                   = 0x00000000,\nDCIO_UNIPHYB_FBDIV_CLK                   = 0x00000001,\nDCIO_UNIPHYC_FBDIV_CLK                   = 0x00000002,\nDCIO_UNIPHYD_FBDIV_CLK                   = 0x00000003,\nDCIO_UNIPHYE_FBDIV_CLK                   = 0x00000004,\nDCIO_UNIPHYF_FBDIV_CLK                   = 0x00000005,\nDCIO_UNIPHYG_FBDIV_CLK                   = 0x00000006,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL {\nDCIO_UNIPHYA_FBDIV_SSC_CLK               = 0x00000000,\nDCIO_UNIPHYB_FBDIV_SSC_CLK               = 0x00000001,\nDCIO_UNIPHYC_FBDIV_SSC_CLK               = 0x00000002,\nDCIO_UNIPHYD_FBDIV_SSC_CLK               = 0x00000003,\nDCIO_UNIPHYE_FBDIV_SSC_CLK               = 0x00000004,\nDCIO_UNIPHYF_FBDIV_SSC_CLK               = 0x00000005,\nDCIO_UNIPHYG_FBDIV_SSC_CLK               = 0x00000006,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL;\n\n \n\ntypedef enum DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL {\nDCIO_UNIPHYA_TEST_REFDIV_CLK             = 0x00000000,\nDCIO_UNIPHYB_TEST_REFDIV_CLK             = 0x00000001,\nDCIO_UNIPHYC_TEST_REFDIV_CLK             = 0x00000002,\nDCIO_UNIPHYD_TEST_REFDIV_CLK             = 0x00000003,\nDCIO_UNIPHYE_TEST_REFDIV_CLK             = 0x00000004,\nDCIO_UNIPHYF_TEST_REFDIV_CLK             = 0x00000005,\nDCIO_UNIPHYG_TEST_REFDIV_CLK             = 0x00000006,\n} DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL;\n\n \n\ntypedef enum DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE {\nDCIO_DPRX_LOOPBACK_ENABLE_NORMAL         = 0x00000000,\nDCIO_DPRX_LOOPBACK_ENABLE_LOOP           = 0x00000001,\n} DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE;\n\n \n\ntypedef enum DCIO_DC_GPU_TIMER_READ_SELECT {\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_V_UPDATE = 0x00000000,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_V_UPDATE = 0x00000001,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_P_FLIP = 0x00000002,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_P_FLIP = 0x00000003,\nDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_VSYNC_NOM = 0x00000004,\nDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_VSYNC_NOM = 0x00000005,\n} DCIO_DC_GPU_TIMER_READ_SELECT;\n\n \n\ntypedef enum DCIO_DC_GPU_TIMER_START_POSITION {\nDCIO_GPU_TIMER_START_0_END_27            = 0x00000000,\nDCIO_GPU_TIMER_START_1_END_28            = 0x00000001,\nDCIO_GPU_TIMER_START_2_END_29            = 0x00000002,\nDCIO_GPU_TIMER_START_3_END_30            = 0x00000003,\nDCIO_GPU_TIMER_START_4_END_31            = 0x00000004,\nDCIO_GPU_TIMER_START_6_END_33            = 0x00000005,\nDCIO_GPU_TIMER_START_8_END_35            = 0x00000006,\nDCIO_GPU_TIMER_START_10_END_37           = 0x00000007,\n} DCIO_DC_GPU_TIMER_START_POSITION;\n\n \n\ntypedef enum DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL {\nDCIO_GENLK_CLK_OUTPUT_SEL_DISABLE        = 0x00000000,\nDCIO_GENLK_CLK_OUTPUT_SEL_PPLL1          = 0x00000001,\nDCIO_GENLK_CLK_OUTPUT_SEL_PPLL2          = 0x00000002,\nDCIO_GENLK_CLK_OUTPUT_SEL_RESERVED_VALUE3 = 0x00000003,\n} DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL;\n\n \n\ntypedef enum DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL {\nDCIO_HSYNCA_OUTPUT_SEL_DISABLE           = 0x00000000,\nDCIO_HSYNCA_OUTPUT_SEL_PPLL1             = 0x00000001,\nDCIO_HSYNCA_OUTPUT_SEL_PPLL2             = 0x00000002,\nDCIO_HSYNCA_OUTPUT_SEL_RESERVED          = 0x00000003,\n} DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL;\n\n \n\ntypedef enum DCIO_DIO_EXT_VSYNC_MASK {\nDCIO_EXT_VSYNC_MASK_NONE                 = 0x00000000,\nDCIO_EXT_VSYNC_MASK_PIPE0                = 0x00000001,\nDCIO_EXT_VSYNC_MASK_PIPE1                = 0x00000002,\nDCIO_EXT_VSYNC_MASK_PIPE2                = 0x00000003,\nDCIO_EXT_VSYNC_MASK_PIPE3                = 0x00000004,\nDCIO_EXT_VSYNC_MASK_PIPE4                = 0x00000005,\nDCIO_EXT_VSYNC_MASK_PIPE5                = 0x00000006,\nDCIO_EXT_VSYNC_MASK_NONE_DUPLICATE       = 0x00000007,\n} DCIO_DIO_EXT_VSYNC_MASK;\n\n \n\ntypedef enum DCIO_DIO_OTG_EXT_VSYNC_MUX {\nDCIO_EXT_VSYNC_MUX_SWAPLOCKB             = 0x00000000,\nDCIO_EXT_VSYNC_MUX_OTG0                  = 0x00000001,\nDCIO_EXT_VSYNC_MUX_OTG1                  = 0x00000002,\nDCIO_EXT_VSYNC_MUX_OTG2                  = 0x00000003,\nDCIO_EXT_VSYNC_MUX_OTG3                  = 0x00000004,\nDCIO_EXT_VSYNC_MUX_OTG4                  = 0x00000005,\nDCIO_EXT_VSYNC_MUX_OTG5                  = 0x00000006,\nDCIO_EXT_VSYNC_MUX_GENERICB              = 0x00000007,\n} DCIO_DIO_OTG_EXT_VSYNC_MUX;\n\n \n\ntypedef enum DCIO_DPCS_INTERRUPT_MASK {\nDCIO_DPCS_INTERRUPT_DISABLE              = 0x00000000,\nDCIO_DPCS_INTERRUPT_ENABLE               = 0x00000001,\n} DCIO_DPCS_INTERRUPT_MASK;\n\n \n\ntypedef enum DCIO_DPCS_INTERRUPT_TYPE {\nDCIO_DPCS_INTERRUPT_TYPE_LEVEL_BASED     = 0x00000000,\nDCIO_DPCS_INTERRUPT_TYPE_PULSE_BASED     = 0x00000001,\n} DCIO_DPCS_INTERRUPT_TYPE;\n\n \n\ntypedef enum DCIO_DSYNC_SOFT_RESET {\nDCIO_DSYNC_SOFT_RESET_DEASSERT           = 0x00000000,\nDCIO_DSYNC_SOFT_RESET_ASSERT             = 0x00000001,\n} DCIO_DSYNC_SOFT_RESET;\n\n \n\ntypedef enum DCIO_GENLK_CLK_GSL_MASK {\nDCIO_GENLK_CLK_GSL_MASK_NO               = 0x00000000,\nDCIO_GENLK_CLK_GSL_MASK_TIMING           = 0x00000001,\nDCIO_GENLK_CLK_GSL_MASK_STEREO           = 0x00000002,\n} DCIO_GENLK_CLK_GSL_MASK;\n\n \n\ntypedef enum DCIO_GENLK_VSYNC_GSL_MASK {\nDCIO_GENLK_VSYNC_GSL_MASK_NO             = 0x00000000,\nDCIO_GENLK_VSYNC_GSL_MASK_TIMING         = 0x00000001,\nDCIO_GENLK_VSYNC_GSL_MASK_STEREO         = 0x00000002,\n} DCIO_GENLK_VSYNC_GSL_MASK;\n\n \n\ntypedef enum DCIO_GSL_SEL {\nDCIO_GSL_SEL_GROUP_0                     = 0x00000000,\nDCIO_GSL_SEL_GROUP_1                     = 0x00000001,\nDCIO_GSL_SEL_GROUP_2                     = 0x00000002,\n} DCIO_GSL_SEL;\n\n \n\ntypedef enum DCIO_PHY_HPO_ENC_SRC_SEL {\nHPO_SRC0                                 = 0x00000000,\nHPO_SRC_RESERVED                         = 0x00000001,\n} DCIO_PHY_HPO_ENC_SRC_SEL;\n\n \n\ntypedef enum DCIO_SWAPLOCK_A_GSL_MASK {\nDCIO_SWAPLOCK_A_GSL_MASK_NO              = 0x00000000,\nDCIO_SWAPLOCK_A_GSL_MASK_TIMING          = 0x00000001,\nDCIO_SWAPLOCK_A_GSL_MASK_STEREO          = 0x00000002,\n} DCIO_SWAPLOCK_A_GSL_MASK;\n\n \n\ntypedef enum DCIO_SWAPLOCK_B_GSL_MASK {\nDCIO_SWAPLOCK_B_GSL_MASK_NO              = 0x00000000,\nDCIO_SWAPLOCK_B_GSL_MASK_TIMING          = 0x00000001,\nDCIO_SWAPLOCK_B_GSL_MASK_STEREO          = 0x00000002,\n} DCIO_SWAPLOCK_B_GSL_MASK;\n\n \n\ntypedef enum DCIO_UNIPHY_CHANNEL_XBAR_SOURCE {\nDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH0      = 0x00000000,\nDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH1      = 0x00000001,\nDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH2      = 0x00000002,\nDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH3      = 0x00000003,\n} DCIO_UNIPHY_CHANNEL_XBAR_SOURCE;\n\n \n\ntypedef enum DCIO_UNIPHY_IMPCAL_SEL {\nDCIO_UNIPHY_IMPCAL_SEL_TEMPERATURE       = 0x00000000,\nDCIO_UNIPHY_IMPCAL_SEL_BINARY            = 0x00000001,\n} DCIO_UNIPHY_IMPCAL_SEL;\n\n \n\ntypedef enum DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT {\nDCIO_UNIPHY_CHANNEL_NO_INVERSION         = 0x00000000,\nDCIO_UNIPHY_CHANNEL_INVERTED             = 0x00000001,\n} DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT;\n\n \n\ntypedef enum DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK {\nDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_DISALLOW = 0x00000000,\nDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW   = 0x00000001,\nDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_DEBOUNCED = 0x00000002,\nDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_TOGGLE_FILTERED = 0x00000003,\n} DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK;\n\n \n\n \n\ntypedef enum DCIOCHIP_AUX_ALL_PWR_OK {\nDCIOCHIP_AUX_ALL_PWR_OK_0                = 0x00000000,\nDCIOCHIP_AUX_ALL_PWR_OK_1                = 0x00000001,\n} DCIOCHIP_AUX_ALL_PWR_OK;\n\n \n\ntypedef enum DCIOCHIP_AUX_CSEL0P9 {\nDCIOCHIP_AUX_CSEL_DEC1P0                 = 0x00000000,\nDCIOCHIP_AUX_CSEL_DEC0P9                 = 0x00000001,\n} DCIOCHIP_AUX_CSEL0P9;\n\n \n\ntypedef enum DCIOCHIP_AUX_CSEL1P1 {\nDCIOCHIP_AUX_CSEL_INC1P0                 = 0x00000000,\nDCIOCHIP_AUX_CSEL_INC1P1                 = 0x00000001,\n} DCIOCHIP_AUX_CSEL1P1;\n\n \n\ntypedef enum DCIOCHIP_AUX_FALLSLEWSEL {\nDCIOCHIP_AUX_FALLSLEWSEL_LOW             = 0x00000000,\nDCIOCHIP_AUX_FALLSLEWSEL_HIGH0           = 0x00000001,\nDCIOCHIP_AUX_FALLSLEWSEL_HIGH1           = 0x00000002,\nDCIOCHIP_AUX_FALLSLEWSEL_ULTRAHIGH       = 0x00000003,\n} DCIOCHIP_AUX_FALLSLEWSEL;\n\n \n\ntypedef enum DCIOCHIP_AUX_HYS_TUNE {\nDCIOCHIP_AUX_HYS_TUNE_0                  = 0x00000000,\nDCIOCHIP_AUX_HYS_TUNE_1                  = 0x00000001,\nDCIOCHIP_AUX_HYS_TUNE_2                  = 0x00000002,\nDCIOCHIP_AUX_HYS_TUNE_3                  = 0x00000003,\n} DCIOCHIP_AUX_HYS_TUNE;\n\n \n\ntypedef enum DCIOCHIP_AUX_RECEIVER_SEL {\nDCIOCHIP_AUX_RECEIVER_SEL_0              = 0x00000000,\nDCIOCHIP_AUX_RECEIVER_SEL_1              = 0x00000001,\nDCIOCHIP_AUX_RECEIVER_SEL_2              = 0x00000002,\nDCIOCHIP_AUX_RECEIVER_SEL_3              = 0x00000003,\n} DCIOCHIP_AUX_RECEIVER_SEL;\n\n \n\ntypedef enum DCIOCHIP_AUX_RSEL0P9 {\nDCIOCHIP_AUX_RSEL_DEC1P0                 = 0x00000000,\nDCIOCHIP_AUX_RSEL_DEC0P9                 = 0x00000001,\n} DCIOCHIP_AUX_RSEL0P9;\n\n \n\ntypedef enum DCIOCHIP_AUX_RSEL1P1 {\nDCIOCHIP_AUX_RSEL_INC1P0                 = 0x00000000,\nDCIOCHIP_AUX_RSEL_INC1P1                 = 0x00000001,\n} DCIOCHIP_AUX_RSEL1P1;\n\n \n\ntypedef enum DCIOCHIP_AUX_SPIKESEL {\nDCIOCHIP_AUX_SPIKESEL_50NS               = 0x00000000,\nDCIOCHIP_AUX_SPIKESEL_10NS               = 0x00000001,\n} DCIOCHIP_AUX_SPIKESEL;\n\n \n\ntypedef enum DCIOCHIP_AUX_VOD_TUNE {\nDCIOCHIP_AUX_VOD_TUNE_0                  = 0x00000000,\nDCIOCHIP_AUX_VOD_TUNE_1                  = 0x00000001,\nDCIOCHIP_AUX_VOD_TUNE_2                  = 0x00000002,\nDCIOCHIP_AUX_VOD_TUNE_3                  = 0x00000003,\n} DCIOCHIP_AUX_VOD_TUNE;\n\n \n\ntypedef enum DCIOCHIP_GPIO_MASK_EN {\nDCIOCHIP_GPIO_MASK_EN_HARDWARE           = 0x00000000,\nDCIOCHIP_GPIO_MASK_EN_SOFTWARE           = 0x00000001,\n} DCIOCHIP_GPIO_MASK_EN;\n\n \n\ntypedef enum DCIOCHIP_HPD_SEL {\nDCIOCHIP_HPD_SEL_ASYNC                   = 0x00000000,\nDCIOCHIP_HPD_SEL_CLOCKED                 = 0x00000001,\n} DCIOCHIP_HPD_SEL;\n\n \n\ntypedef enum DCIOCHIP_I2C_COMPSEL {\nDCIOCHIP_I2C_REC_SCHMIT                  = 0x00000000,\nDCIOCHIP_I2C_REC_COMPARATOR              = 0x00000001,\n} DCIOCHIP_I2C_COMPSEL;\n\n \n\ntypedef enum DCIOCHIP_I2C_FALLSLEWSEL {\nDCIOCHIP_I2C_FALLSLEWSEL_00              = 0x00000000,\nDCIOCHIP_I2C_FALLSLEWSEL_01              = 0x00000001,\nDCIOCHIP_I2C_FALLSLEWSEL_10              = 0x00000002,\nDCIOCHIP_I2C_FALLSLEWSEL_11              = 0x00000003,\n} DCIOCHIP_I2C_FALLSLEWSEL;\n\n \n\ntypedef enum DCIOCHIP_I2C_RECEIVER_SEL {\nDCIOCHIP_I2C_RECEIVER_SEL_0              = 0x00000000,\nDCIOCHIP_I2C_RECEIVER_SEL_1              = 0x00000001,\nDCIOCHIP_I2C_RECEIVER_SEL_2              = 0x00000002,\nDCIOCHIP_I2C_RECEIVER_SEL_3              = 0x00000003,\n} DCIOCHIP_I2C_RECEIVER_SEL;\n\n \n\ntypedef enum DCIOCHIP_I2C_VPH_1V2_EN {\nDCIOCHIP_I2C_VPH_1V2_EN_0                = 0x00000000,\nDCIOCHIP_I2C_VPH_1V2_EN_1                = 0x00000001,\n} DCIOCHIP_I2C_VPH_1V2_EN;\n\n \n\ntypedef enum DCIOCHIP_INVERT {\nDCIOCHIP_POL_NON_INVERT                  = 0x00000000,\nDCIOCHIP_POL_INVERT                      = 0x00000001,\n} DCIOCHIP_INVERT;\n\n \n\ntypedef enum DCIOCHIP_MASK {\nDCIOCHIP_MASK_DISABLE                    = 0x00000000,\nDCIOCHIP_MASK_ENABLE                     = 0x00000001,\n} DCIOCHIP_MASK;\n\n \n\ntypedef enum DCIOCHIP_PAD_MODE {\nDCIOCHIP_PAD_MODE_DDC                    = 0x00000000,\nDCIOCHIP_PAD_MODE_DP                     = 0x00000001,\n} DCIOCHIP_PAD_MODE;\n\n \n\ntypedef enum DCIOCHIP_PD_EN {\nDCIOCHIP_PD_EN_NOTALLOW                  = 0x00000000,\nDCIOCHIP_PD_EN_ALLOW                     = 0x00000001,\n} DCIOCHIP_PD_EN;\n\n \n\ntypedef enum DCIOCHIP_REF_27_SRC_SEL {\nDCIOCHIP_REF_27_SRC_SEL_XTAL_DIVIDER     = 0x00000000,\nDCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_DIVIDER = 0x00000001,\nDCIOCHIP_REF_27_SRC_SEL_XTAL_BYPASS      = 0x00000002,\nDCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_BYPASS = 0x00000003,\n} DCIOCHIP_REF_27_SRC_SEL;\n\n \n\n \n\ntypedef enum PWRSEQ_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE {\nPWRSEQ_BL_PWM_OVERRIDE_BL_OUT_DISABLE    = 0x00000000,\nPWRSEQ_BL_PWM_OVERRIDE_BL_OUT_ENABLE     = 0x00000001,\n} PWRSEQ_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE;\n\n \n\ntypedef enum PWRSEQ_BL_PWM_CNTL2_BL_PWM_OVERRIDE_PANEL_PWRSEQ_EN {\nPWRSEQ_BL_PWM_OVERRIDE_PANEL_PWRSEQ_EN_NORMAL = 0x00000000,\nPWRSEQ_BL_PWM_OVERRIDE_PANEL_PWRSEQ_EN_PWM = 0x00000001,\n} PWRSEQ_BL_PWM_CNTL2_BL_PWM_OVERRIDE_PANEL_PWRSEQ_EN;\n\n \n\ntypedef enum PWRSEQ_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT {\nPWRSEQ_DBG_BL_PWM_INPUT_REFCLK_SELECT_NORMAL = 0x00000000,\nPWRSEQ_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG1 = 0x00000001,\nPWRSEQ_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG2 = 0x00000002,\nPWRSEQ_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG3 = 0x00000003,\n} PWRSEQ_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT;\n\n \n\ntypedef enum PWRSEQ_BL_PWM_CNTL_BL_PWM_EN {\nPWRSEQ_BL_PWM_DISABLE                    = 0x00000000,\nPWRSEQ_BL_PWM_ENABLE                     = 0x00000001,\n} PWRSEQ_BL_PWM_CNTL_BL_PWM_EN;\n\n \n\ntypedef enum PWRSEQ_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN {\nPWRSEQ_BL_PWM_FRACTIONAL_DISABLE         = 0x00000000,\nPWRSEQ_BL_PWM_FRACTIONAL_ENABLE          = 0x00000001,\n} PWRSEQ_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN;\n\n \n\ntypedef enum PWRSEQ_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN {\nPWRSEQ_BL_PWM_GRP1_IGNORE_MASTER_LOCK_ENABLE = 0x00000000,\nPWRSEQ_BL_PWM_GRP1_IGNORE_MASTER_LOCK_DISABLE = 0x00000001,\n} PWRSEQ_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN;\n\n \n\ntypedef enum PWRSEQ_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN {\nPWRSEQ_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL_PWM = 0x00000000,\nPWRSEQ_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL1_PWM = 0x00000001,\n} PWRSEQ_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN;\n\n \n\ntypedef enum PWRSEQ_BL_PWM_GRP1_REG_LOCK {\nPWRSEQ_BL_PWM_GRP1_REG_LOCK_DISABLE      = 0x00000000,\nPWRSEQ_BL_PWM_GRP1_REG_LOCK_ENABLE       = 0x00000001,\n} PWRSEQ_BL_PWM_GRP1_REG_LOCK;\n\n \n\ntypedef enum PWRSEQ_BL_PWM_GRP1_UPDATE_AT_FRAME_START {\nPWRSEQ_BL_PWM_GRP1_UPDATE_AT_FRAME_START_DISABLE = 0x00000000,\nPWRSEQ_BL_PWM_GRP1_UPDATE_AT_FRAME_START_ENABLE = 0x00000001,\n} PWRSEQ_BL_PWM_GRP1_UPDATE_AT_FRAME_START;\n\n \n\ntypedef enum PWRSEQ_GPIO_MASK_EN {\nPWRSEQ_GPIO_MASK_EN_HARDWARE             = 0x00000000,\nPWRSEQ_GPIO_MASK_EN_SOFTWARE             = 0x00000001,\n} PWRSEQ_GPIO_MASK_EN;\n\n \n\ntypedef enum PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_BLON {\nPWRSEQ_PANEL_BLON_OFF                    = 0x00000000,\nPWRSEQ_PANEL_BLON_ON                     = 0x00000001,\n} PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_BLON;\n\n \n\ntypedef enum PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_BLON_POL {\nPWRSEQ_PANEL_BLON_POL_NON_INVERT         = 0x00000000,\nPWRSEQ_PANEL_BLON_POL_INVERT             = 0x00000001,\n} PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_BLON_POL;\n\n \n\ntypedef enum PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_DIGON {\nPWRSEQ_PANEL_DIGON_OFF                   = 0x00000000,\nPWRSEQ_PANEL_DIGON_ON                    = 0x00000001,\n} PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_DIGON;\n\n \n\ntypedef enum PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_DIGON_POL {\nPWRSEQ_PANEL_DIGON_POL_NON_INVERT        = 0x00000000,\nPWRSEQ_PANEL_DIGON_POL_INVERT            = 0x00000001,\n} PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_DIGON_POL;\n\n \n\ntypedef enum PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_SYNCEN_POL {\nPWRSEQ_PANEL_SYNCEN_POL_NON_INVERT       = 0x00000000,\nPWRSEQ_PANEL_SYNCEN_POL_INVERT           = 0x00000001,\n} PWRSEQ_PANEL_PWRSEQ_CNTL_PANEL_SYNCEN_POL;\n\n \n\ntypedef enum PWRSEQ_PANEL_PWRSEQ_CNTL_TARGET_STATE {\nPWRSEQ_PANEL_PWRSEQ_TARGET_STATE_LCD_OFF = 0x00000000,\nPWRSEQ_PANEL_PWRSEQ_TARGET_STATE_LCD_ON  = 0x00000001,\n} PWRSEQ_PANEL_PWRSEQ_CNTL_TARGET_STATE;\n\n \n\ntypedef enum PWRSEQ_PANEL_PWRSEQ_DELAY2_PANEL_VARY_BL_OVERRIDE_EN {\nPWRSEQ_PANEL_VARY_BL_OVERRIDE_EN_BLON    = 0x00000000,\nPWRSEQ_PANEL_VARY_BL_OVERRIDE_EN_SEPARATE = 0x00000001,\n} PWRSEQ_PANEL_PWRSEQ_DELAY2_PANEL_VARY_BL_OVERRIDE_EN;\n\n \n\n \n\ntypedef enum AZ_CORB_SIZE {\nAZ_CORB_SIZE_2ENTRIES_RESERVED           = 0x00000000,\nAZ_CORB_SIZE_16ENTRIES_RESERVED          = 0x00000001,\nAZ_CORB_SIZE_256ENTRIES                  = 0x00000002,\nAZ_CORB_SIZE_RESERVED                    = 0x00000003,\n} AZ_CORB_SIZE;\n\n \n\ntypedef enum AZ_GLOBAL_CAPABILITIES {\nAZ_GLOBAL_CAPABILITIES_SIXTY_FOUR_BIT_ADDRESS_NOT_SUPPORTED = 0x00000000,\nAZ_GLOBAL_CAPABILITIES_SIXTY_FOUR_BIT_ADDRESS_SUPPORTED = 0x00000001,\n} AZ_GLOBAL_CAPABILITIES;\n\n \n\ntypedef enum AZ_RIRB_SIZE {\nAZ_RIRB_SIZE_2ENTRIES_RESERVED           = 0x00000000,\nAZ_RIRB_SIZE_16ENTRIES_RESERVED          = 0x00000001,\nAZ_RIRB_SIZE_256ENTRIES                  = 0x00000002,\nAZ_RIRB_SIZE_UNDEFINED                   = 0x00000003,\n} AZ_RIRB_SIZE;\n\n \n\ntypedef enum AZ_RIRB_WRITE_POINTER_RESET {\nAZ_RIRB_WRITE_POINTER_NOT_RESET          = 0x00000000,\nAZ_RIRB_WRITE_POINTER_DO_RESET           = 0x00000001,\n} AZ_RIRB_WRITE_POINTER_RESET;\n\n \n\ntypedef enum AZ_STATE_CHANGE_STATUS {\nAZ_STATE_CHANGE_STATUS_CODEC_NOT_PRESENT = 0x00000000,\nAZ_STATE_CHANGE_STATUS_CODEC_PRESENT     = 0x00000001,\n} AZ_STATE_CHANGE_STATUS;\n\n \n\ntypedef enum CORB_READ_POINTER_RESET {\nCORB_READ_POINTER_RESET_CORB_DMA_IS_NOT_RESET = 0x00000000,\nCORB_READ_POINTER_RESET_CORB_DMA_IS_RESET = 0x00000001,\n} CORB_READ_POINTER_RESET;\n\n \n\ntypedef enum DMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE {\nDMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE_DMA_DISABLE = 0x00000000,\nDMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE_DMA_ENABLE = 0x00000001,\n} DMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE;\n\n \n\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL {\nGENERIC_AZ_CONTROLLER_REGISTER_DISABLE   = 0x00000000,\nGENERIC_AZ_CONTROLLER_REGISTER_ENABLE    = 0x00000001,\n} GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL;\n\n \n\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL_RESERVED {\nGENERIC_AZ_CONTROLLER_REGISTER_DISABLE_RESERVED = 0x00000000,\nGENERIC_AZ_CONTROLLER_REGISTER_ENABLE_RESERVED = 0x00000001,\n} GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL_RESERVED;\n\n \n\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_STATUS {\nGENERIC_AZ_CONTROLLER_REGISTER_STATUS_NOT_SET = 0x00000000,\nGENERIC_AZ_CONTROLLER_REGISTER_STATUS_SET = 0x00000001,\n} GENERIC_AZ_CONTROLLER_REGISTER_STATUS;\n\n \n\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_STATUS_RESERVED {\nGENERIC_AZ_CONTROLLER_REGISTER_STATUS_NOT_SET_RESERVED = 0x00000000,\nGENERIC_AZ_CONTROLLER_REGISTER_STATUS_SET_RESERVED = 0x00000001,\n} GENERIC_AZ_CONTROLLER_REGISTER_STATUS_RESERVED;\n\n \n\ntypedef enum GLOBAL_CONTROL_ACCEPT_UNSOLICITED_RESPONSE {\nACCEPT_UNSOLICITED_RESPONSE_NOT_ENABLE   = 0x00000000,\nACCEPT_UNSOLICITED_RESPONSE_ENABLE       = 0x00000001,\n} GLOBAL_CONTROL_ACCEPT_UNSOLICITED_RESPONSE;\n\n \n\ntypedef enum GLOBAL_CONTROL_CONTROLLER_RESET {\nCONTROLLER_RESET_AZ_CONTROLLER_IN_RESET  = 0x00000000,\nCONTROLLER_RESET_AZ_CONTROLLER_NOT_IN_RESET = 0x00000001,\n} GLOBAL_CONTROL_CONTROLLER_RESET;\n\n \n\ntypedef enum GLOBAL_CONTROL_FLUSH_CONTROL {\nFLUSH_CONTROL_FLUSH_NOT_STARTED          = 0x00000000,\nFLUSH_CONTROL_FLUSH_STARTED              = 0x00000001,\n} GLOBAL_CONTROL_FLUSH_CONTROL;\n\n \n\ntypedef enum GLOBAL_STATUS_FLUSH_STATUS {\nGLOBAL_STATUS_FLUSH_STATUS_FLUSH_NOT_ENDED = 0x00000000,\nGLOBAL_STATUS_FLUSH_STATUS_FLUSH_ENDED   = 0x00000001,\n} GLOBAL_STATUS_FLUSH_STATUS;\n\n \n\ntypedef enum IMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_BUSY {\nIMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_NOT_BUSY = 0x00000000,\nIMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_IS_BUSY = 0x00000001,\n} IMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_BUSY;\n\n \n\ntypedef enum IMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID {\nIMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID_NO_IMMEDIATE_RESPONSE_VALID = 0x00000000,\nIMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID_IMMEDIATE_RESPONSE_VALID = 0x00000001,\n} IMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID;\n\n \n\ntypedef enum RIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL {\nRIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL_INTERRUPT_DISABLED = 0x00000000,\nRIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL_INTERRUPT_ENABLED = 0x00000001,\n} RIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL;\n\n \n\ntypedef enum RIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL {\nRIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL_INTERRUPT_DISABLED = 0x00000000,\nRIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL_INTERRUPT_ENABLED = 0x00000001,\n} RIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL;\n\n \n\ntypedef enum STREAM_0_SYNCHRONIZATION {\nSTREAM_0_SYNCHRONIZATION_STEAM_NOT_STOPPED = 0x00000000,\nSTREAM_0_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_0_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_10_SYNCHRONIZATION {\nSTREAM_10_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_10_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_10_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_11_SYNCHRONIZATION {\nSTREAM_11_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_11_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_11_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_12_SYNCHRONIZATION {\nSTREAM_12_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_12_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_12_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_13_SYNCHRONIZATION {\nSTREAM_13_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_13_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_13_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_14_SYNCHRONIZATION {\nSTREAM_14_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_14_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_14_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_15_SYNCHRONIZATION {\nSTREAM_15_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_15_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_15_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_1_SYNCHRONIZATION {\nSTREAM_1_SYNCHRONIZATION_STEAM_NOT_STOPPED = 0x00000000,\nSTREAM_1_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_1_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_2_SYNCHRONIZATION {\nSTREAM_2_SYNCHRONIZATION_STEAM_NOT_STOPPED = 0x00000000,\nSTREAM_2_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_2_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_3_SYNCHRONIZATION {\nSTREAM_3_SYNCHRONIZATION_STEAM_NOT_STOPPED = 0x00000000,\nSTREAM_3_SYNCHRONIZATION_STEAM_STOPPED   = 0x00000001,\n} STREAM_3_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_4_SYNCHRONIZATION {\nSTREAM_4_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_4_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_4_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_5_SYNCHRONIZATION {\nSTREAM_5_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_5_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_5_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_6_SYNCHRONIZATION {\nSTREAM_6_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_6_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_6_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_7_SYNCHRONIZATION {\nSTREAM_7_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_7_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_7_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_8_SYNCHRONIZATION {\nSTREAM_8_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_8_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_8_SYNCHRONIZATION;\n\n \n\ntypedef enum STREAM_9_SYNCHRONIZATION {\nSTREAM_9_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED = 0x00000000,\nSTREAM_9_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x00000001,\n} STREAM_9_SYNCHRONIZATION;\n\n \n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_8_RESERVED = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_16 = 0x00000001,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_20 = 0x00000002,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_24 = 0x00000003,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_32_RESERVED = 0x00000004,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_RESERVED = 0x00000005,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_1 = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_2 = 0x00000001,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_3 = 0x00000002,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_4 = 0x00000003,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_5 = 0x00000004,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_6 = 0x00000005,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_7 = 0x00000006,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_8 = 0x00000007,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_RESERVED = 0x00000008,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY1 = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY2_RESERVED = 0x00000001,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY3 = 0x00000002,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY4_RESERVED = 0x00000003,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY5_RESERVED = 0x00000004,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY6_RESERVED = 0x00000005,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY7_RESERVED = 0x00000006,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY8_RESERVED = 0x00000007,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY1 = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY2 = 0x00000001,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY3_RESERVED = 0x00000002,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY4 = 0x00000003,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_RESERVED = 0x00000004,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_48KHZ = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_44P1KHZ = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_PCM = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_NOT_PCM = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE_SILENT_STREAM_NOT_ENABLE = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE_SILENT_STREAM_ENABLE = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY_BIT_C_IS_SET = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY_BIT_C_NOT_SET = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_DISABLED = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_ENABLED = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L_BIT7_NOT_SET = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L_BIT7_IS_SET = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO_BIT_B_NOT_SET = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO_BIT_B_IS_SET = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE_LSB_OF_D_NOT_SET = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE_LSB_OF_D_IS_SET = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO_BIT_A_NOT_SET = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO_BIT_A_IS_SET = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V_BIT28_IS_ZERO = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V_BIT28_IS_ONE = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V;\n\n \n\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VCFG {\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VALIDITY_CFG_NOT_ON = 0x00000000,\nAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VALIDITY_CFG_ON = 0x00000001,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VCFG;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE {\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_0 = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_1 = 0x00000001,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_2 = 0x00000002,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_3 = 0x00000003,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_4 = 0x00000004,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_5 = 0x00000005,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_6 = 0x00000006,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_7 = 0x00000007,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_8 = 0x00000008,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_9 = 0x00000009,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_10 = 0x0000000a,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_11 = 0x0000000b,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_12 = 0x0000000c,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_13 = 0x0000000d,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_14 = 0x0000000e,\nAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE_15 = 0x0000000f,\n} AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_FORMAT_CODE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO_DOWN_MIX_INHIBIT {\nAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_NO_INFO_OR_PERMITTED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_FORBIDDEN = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO_DOWN_MIX_INHIBIT;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE {\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_PAIR_MODE = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_SINGLE_MODE = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE {\nAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_DISABLED = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLED = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE {\nAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE_PIN_SHUT_OFF = 0x00000000,\nAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE_PIN_DRIVEN = 0x00000001,\n} AZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE;\n\n \n\n \n\ntypedef enum AZALIA_SOFT_RESET_REFCLK_SOFT_RESET {\nAZALIA_SOFT_RESET_REFCLK_SOFT_RESET_NOT_RESET = 0x00000000,\nAZALIA_SOFT_RESET_REFCLK_SOFT_RESET_RESET_REFCLK_LOGIC = 0x00000001,\n} AZALIA_SOFT_RESET_REFCLK_SOFT_RESET;\n\n \n\ntypedef enum MEM_PWR_DIS_CTRL {\nENABLE_MEM_PWR_CTRL                      = 0x00000000,\nDISABLE_MEM_PWR_CTRL                     = 0x00000001,\n} MEM_PWR_DIS_CTRL;\n\n \n\ntypedef enum MEM_PWR_FORCE_CTRL {\nNO_FORCE_REQUEST                         = 0x00000000,\nFORCE_LIGHT_SLEEP_REQUEST                = 0x00000001,\nFORCE_DEEP_SLEEP_REQUEST                 = 0x00000002,\nFORCE_SHUT_DOWN_REQUEST                  = 0x00000003,\n} MEM_PWR_FORCE_CTRL;\n\n \n\ntypedef enum MEM_PWR_FORCE_CTRL2 {\nNO_FORCE_REQ                             = 0x00000000,\nFORCE_LIGHT_SLEEP_REQ                    = 0x00000001,\n} MEM_PWR_FORCE_CTRL2;\n\n \n\ntypedef enum MEM_PWR_SEL_CTRL {\nDYNAMIC_SHUT_DOWN_ENABLE                 = 0x00000000,\nDYNAMIC_DEEP_SLEEP_ENABLE                = 0x00000001,\nDYNAMIC_LIGHT_SLEEP_ENABLE               = 0x00000002,\n} MEM_PWR_SEL_CTRL;\n\n \n\ntypedef enum MEM_PWR_SEL_CTRL2 {\nDYNAMIC_DEEP_SLEEP_EN                    = 0x00000000,\nDYNAMIC_LIGHT_SLEEP_EN                   = 0x00000001,\n} MEM_PWR_SEL_CTRL2;\n\n \n\n \n\ntypedef enum CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY {\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_ALL = 0x00000000,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_6 = 0x00000001,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_5 = 0x00000002,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_4 = 0x00000003,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_3 = 0x00000004,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_2 = 0x00000005,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_1 = 0x00000006,\nCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_0 = 0x00000007,\n} CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY;\n\n \n\ntypedef enum CC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY {\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_ALL = 0x00000000,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_6 = 0x00000001,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_5 = 0x00000002,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_4 = 0x00000003,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_3 = 0x00000004,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_2 = 0x00000005,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_1 = 0x00000006,\nCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_0 = 0x00000007,\n} CC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY;\n\n \n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_8_RESERVED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_16 = 0x00000001,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_20 = 0x00000002,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_24 = 0x00000003,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_32_RESERVED = 0x00000004,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_RESERVED = 0x00000005,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_1 = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_2 = 0x00000001,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_3 = 0x00000002,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_4 = 0x00000003,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_5 = 0x00000004,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_6 = 0x00000005,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_7 = 0x00000006,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_8 = 0x00000007,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_RESERVED = 0x00000008,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY1 = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY2_RESERVED = 0x00000001,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY3 = 0x00000002,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY4_RESERVED = 0x00000003,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY5_RESERVED = 0x00000004,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY6_RESERVED = 0x00000005,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY7_RESERVED = 0x00000006,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY8_RESERVED = 0x00000007,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY1 = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY2 = 0x00000001,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY3_RESERVED = 0x00000002,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY4 = 0x00000003,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_RESERVED = 0x00000004,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_48KHZ = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_44P1KHZ = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_PCM = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_NOT_PCM = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN {\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_DISABLED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_ENABLED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_NOT_MUTED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_DISABLED = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLED = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE;\n\n \n\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE {\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE_PIN_SHUT_OFF = 0x00000000,\nAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE_PIN_DRIVEN = 0x00000001,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE;\n\n \n\n \n\ntypedef enum AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_RESET {\nAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_NOT_RESET = 0x00000000,\nAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_DO_RESET = 0x00000001,\n} AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_RESET;\n\n \n\n \n\ntypedef enum AZ_LATENCY_COUNTER_CONTROL {\nAZ_LATENCY_COUNTER_NO_RESET              = 0x00000000,\nAZ_LATENCY_COUNTER_RESET_DONE            = 0x00000001,\n} AZ_LATENCY_COUNTER_CONTROL;\n\n \n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS_NOT_SET = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS_SET = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_STATUS_NOT_SET = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_STATUS_SET = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_ENABLE {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_DISABLED = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_ENABLED = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_ENABLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_STATUS_NOT_SET = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_STATUS_SET = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_ENABLE {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_DISABLED = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_ENABLED = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_ENABLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE_INTERRUPT_DISABLED = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE_INTERRUPT_ENABLED = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RESET {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_NOT_RESET = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_IS_RESET = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RESET;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RUN {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_NOT_RUN = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_DO_RUN = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RUN;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_TRAFFIC_PRIORITY {\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_NO_TRAFFIC_PRIORITY = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_YES_TRAFFIC_PRIORITY = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_TRAFFIC_PRIORITY;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_8_RESERVED = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_16 = 0x00000001,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_20 = 0x00000002,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_24 = 0x00000003,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_32_RESERVED = 0x00000004,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_RESERVED = 0x00000005,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_1 = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_2 = 0x00000001,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_3 = 0x00000002,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_4 = 0x00000003,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_5 = 0x00000004,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_6 = 0x00000005,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_7 = 0x00000006,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_8 = 0x00000007,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_9_RESERVED = 0x00000008,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_10_RESERVED = 0x00000009,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_11_RESERVED = 0x0000000a,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_12_RESERVED = 0x0000000b,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_13_RESERVED = 0x0000000c,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_14_RESERVED = 0x0000000d,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_15_RESERVED = 0x0000000e,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_16_RESERVED = 0x0000000f,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY1 = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY2_RESERVED = 0x00000001,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY3 = 0x00000002,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY4_RESERVED = 0x00000003,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY5_RESERVED = 0x00000004,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY6_RESERVED = 0x00000005,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY7_RESERVED = 0x00000006,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY8_RESERVED = 0x00000007,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY1 = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY2 = 0x00000001,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY3_RESERVED = 0x00000002,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY4 = 0x00000003,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_RESERVED = 0x00000004,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE;\n\n \n\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE {\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE_48KHZ = 0x00000000,\nOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE_44P1KHZ = 0x00000001,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE;\n\n \n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER_OVERRIDE = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_MONOPHONIC = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_STEREO = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_ANALOG = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_DIGITAL = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_FORMAT_OVERRIDE = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_FORMAT_OVERRIDE = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_NO_PROCESSING_CAPABILITIES = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESSING_CAPABILITIES = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_SUPPORT_STRIPING = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED = 0x00000001,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED = 0x00000002,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED = 0x00000003,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED = 0x00000004,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED = 0x00000005,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED = 0x00000006,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED = 0x00000007,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED_RESERVED = 0x00000008,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED = 0x00000009,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE {\nAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_PAIR_MODE = 0x00000000,\nAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_SINGLE_MODE = 0x00000001,\n} AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE {\nAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_NO_HBR_CAPABLILITY = 0x00000000,\nAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_HAVE_HBR_CAPABLILITY = 0x00000001,\n} AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER_OVERRIDE = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_ANALOG = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_DIGITAL = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER_PRESENT = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_NO_PROCESSING_CAPABILITIES = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESSING_CAPABILITIES = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_SUPPORT_STRIPING = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED = 0x00000001,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED = 0x00000002,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED = 0x00000003,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED = 0x00000004,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED = 0x00000005,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED = 0x00000006,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED = 0x00000007,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED_RESERVED = 0x00000008,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED = 0x00000009,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_I_O_PINS_ARE_NOT_BALANCED = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_I_O_PINS_ARE_BALANCED = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_EAPD_PIN = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_EAPD_PIN = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_HEADPHONE_DRIVE_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_HEADPHONE_DRIVE_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_IMPEDANCE_SENSE_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_IMPEDANCE_SENSE_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_INPUT_PIN = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_INPUT_PIN = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_JACK_DETECTION_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_JACK_DETECTION_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_OUTPUT_PIN = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_OUTPUT_PIN = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED {\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT = 0x00000000,\nAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT = 0x00000001,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED;\n\n \n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_MONOPHONIC = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_STEREO = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CODEC_CONVERTER0_IS_ANALOG = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CODEC_CONVERTER0_IS_DIGITAL = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_FORMAT_OVERRIDE = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_FORMAT_OVERRIDE = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_CODEC_CONVERTER0_HAVE_NO_PROCESSING_CAPABILITIES = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_CODEC_CONVERTER0_HAVE_PROCESSING_CAPABILITIES = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NOT_SUPPORT_STRIPING = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED = 0x00000001,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED = 0x00000002,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED = 0x00000003,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED = 0x00000004,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED = 0x00000005,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED = 0x00000006,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED = 0x00000007,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED = 0x00000008,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED = 0x00000009,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_NO_HBR_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_HAVE_HBR_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER_OVERRIDE = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_ANALOG = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_DIGITAL = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_NO_PROCESING_CAPABILITIES = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESING_CAPABILITIES = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_SUPPORT_STRIPING = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED = 0x00000001,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED = 0x00000002,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED = 0x00000003,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED = 0x00000004,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED = 0x00000005,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED = 0x00000006,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED = 0x00000007,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED = 0x00000008,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED = 0x00000009,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_I_O_PINS_NOT_BALANCED = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_I_O_PINS_ARE_BALANCED = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP_NOT_ENABLED = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP_ENABLED = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE_NO_EAPD_PIN = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE_HAVE_EAPD_PIN = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI_NOT_ENABLED = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI_ENABLED = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_HEADPHONE_DRIVE_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_HEADPHONE_DRIVE_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_IMPEDANCE_SENSE_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_IMPEDANCE_SENSE_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_INPUT_PIN = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_INPUT_PIN = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_JACK_PRESENCE_DETECTION_CAPABILITY = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_JACK_PRESENCE_DETECTION_CAPABILITY = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_OUTPUT_PIN = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_OUTPUT_PIN = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE;\n\n \n\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED {\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT = 0x00000000,\nAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT = 0x00000001,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED;\n\n \n\n \n\ntypedef enum DSCC_BITS_PER_COMPONENT_ENUM {\nDSCC_BITS_PER_COMPONENT_ENUM_BITS_PER_COMPONENT_8_BIT = 0x00000008,\nDSCC_BITS_PER_COMPONENT_ENUM_BITS_PER_COMPONENT_10_BIT = 0x0000000a,\nDSCC_BITS_PER_COMPONENT_ENUM_BITS_PER_COMPONENT_12_BIT = 0x0000000c,\n} DSCC_BITS_PER_COMPONENT_ENUM;\n\n \n\ntypedef enum DSCC_DSC_VERSION_MAJOR_ENUM {\nDSCC_DSC_VERSION_MAJOR_ENUM_DSC_1_X_MAJOR_VERSION = 0x00000001,\n} DSCC_DSC_VERSION_MAJOR_ENUM;\n\n \n\ntypedef enum DSCC_DSC_VERSION_MINOR_ENUM {\nDSCC_DSC_VERSION_MINOR_ENUM_DSC_X_1_MINOR_VERSION = 0x00000001,\nDSCC_DSC_VERSION_MINOR_ENUM_DSC_X_2_MINOR_VERSION = 0x00000002,\n} DSCC_DSC_VERSION_MINOR_ENUM;\n\n \n\ntypedef enum DSCC_ENABLE_ENUM {\nDSCC_ENABLE_ENUM_DISABLED                = 0x00000000,\nDSCC_ENABLE_ENUM_ENABLED                 = 0x00000001,\n} DSCC_ENABLE_ENUM;\n\n \n\ntypedef enum DSCC_ICH_RESET_ENUM {\nDSCC_ICH_RESET_ENUM_SLICE0_ICH_RESET     = 0x00000001,\nDSCC_ICH_RESET_ENUM_SLICE1_ICH_RESET     = 0x00000002,\nDSCC_ICH_RESET_ENUM_SLICE2_ICH_RESET     = 0x00000004,\nDSCC_ICH_RESET_ENUM_SLICE3_ICH_RESET     = 0x00000008,\n} DSCC_ICH_RESET_ENUM;\n\n \n\ntypedef enum DSCC_LINEBUF_DEPTH_ENUM {\nDSCC_LINEBUF_DEPTH_ENUM_LINEBUF_DEPTH_8_BIT = 0x00000008,\nDSCC_LINEBUF_DEPTH_ENUM_LINEBUF_DEPTH_9_BIT = 0x00000009,\nDSCC_LINEBUF_DEPTH_ENUM_LINEBUF_DEPTH_10_BIT = 0x0000000a,\nDSCC_LINEBUF_DEPTH_ENUM_LINEBUF_DEPTH_11_BIT = 0x0000000b,\nDSCC_LINEBUF_DEPTH_ENUM_LINEBUF_DEPTH_12_BIT = 0x0000000c,\nDSCC_LINEBUF_DEPTH_ENUM_LINEBUF_DEPTH_13_BIT = 0x0000000d,\n} DSCC_LINEBUF_DEPTH_ENUM;\n\n \n\ntypedef enum DSCC_MEM_PWR_DIS_ENUM {\nDSCC_MEM_PWR_DIS_ENUM_REQUEST_EN         = 0x00000000,\nDSCC_MEM_PWR_DIS_ENUM_REQUEST_DIS        = 0x00000001,\n} DSCC_MEM_PWR_DIS_ENUM;\n\n \n\ntypedef enum DSCC_MEM_PWR_FORCE_ENUM {\nDSCC_MEM_PWR_FORCE_ENUM_NO_FORCE_REQUEST = 0x00000000,\nDSCC_MEM_PWR_FORCE_ENUM_FORCE_LIGHT_SLEEP_REQUEST = 0x00000001,\nDSCC_MEM_PWR_FORCE_ENUM_FORCE_DEEP_SLEEP_REQUEST = 0x00000002,\nDSCC_MEM_PWR_FORCE_ENUM_FORCE_SHUT_DOWN_REQUEST = 0x00000003,\n} DSCC_MEM_PWR_FORCE_ENUM;\n\n \n\ntypedef enum POWER_STATE_ENUM {\nPOWER_STATE_ENUM_ON                      = 0x00000000,\nPOWER_STATE_ENUM_LS                      = 0x00000001,\nPOWER_STATE_ENUM_DS                      = 0x00000002,\nPOWER_STATE_ENUM_SD                      = 0x00000003,\n} POWER_STATE_ENUM;\n\n \n\n \n\ntypedef enum DSCCIF_BITS_PER_COMPONENT_ENUM {\nDSCCIF_BITS_PER_COMPONENT_ENUM_BITS_PER_COMPONENT_8_BIT = 0x00000008,\nDSCCIF_BITS_PER_COMPONENT_ENUM_BITS_PER_COMPONENT_10_BIT = 0x0000000a,\nDSCCIF_BITS_PER_COMPONENT_ENUM_BITS_PER_COMPONENT_12_BIT = 0x0000000c,\n} DSCCIF_BITS_PER_COMPONENT_ENUM;\n\n \n\ntypedef enum DSCCIF_ENABLE_ENUM {\nDSCCIF_ENABLE_ENUM_DISABLED              = 0x00000000,\nDSCCIF_ENABLE_ENUM_ENABLED               = 0x00000001,\n} DSCCIF_ENABLE_ENUM;\n\n \n\ntypedef enum DSCCIF_INPUT_PIXEL_FORMAT_ENUM {\nDSCCIF_INPUT_PIXEL_FORMAT_ENUM_RGB       = 0x00000000,\nDSCCIF_INPUT_PIXEL_FORMAT_ENUM_YCBCR_444 = 0x00000001,\nDSCCIF_INPUT_PIXEL_FORMAT_ENUM_SIMPLE_YCBCR_422 = 0x00000002,\nDSCCIF_INPUT_PIXEL_FORMAT_ENUM_NATIVE_YCBCR_422 = 0x00000003,\nDSCCIF_INPUT_PIXEL_FORMAT_ENUM_NATIVE_YCBCR_420 = 0x00000004,\n} DSCCIF_INPUT_PIXEL_FORMAT_ENUM;\n\n \n\n \n\ntypedef enum CLOCK_GATING_DISABLE_ENUM {\nCLOCK_GATING_DISABLE_ENUM_ENABLED        = 0x00000000,\nCLOCK_GATING_DISABLE_ENUM_DISABLED       = 0x00000001,\n} CLOCK_GATING_DISABLE_ENUM;\n\n \n\ntypedef enum ENABLE_ENUM {\nENABLE_ENUM_DISABLED                     = 0x00000000,\nENABLE_ENUM_ENABLED                      = 0x00000001,\n} ENABLE_ENUM;\n\n \n\ntypedef enum TEST_CLOCK_MUX_SELECT_ENUM {\nTEST_CLOCK_MUX_SELECT_DISPCLK_P          = 0x00000000,\nTEST_CLOCK_MUX_SELECT_DISPCLK_G          = 0x00000001,\nTEST_CLOCK_MUX_SELECT_DISPCLK_R          = 0x00000002,\nTEST_CLOCK_MUX_SELECT_DSCCLK_P           = 0x00000003,\nTEST_CLOCK_MUX_SELECT_DSCCLK_G           = 0x00000004,\nTEST_CLOCK_MUX_SELECT_DSCCLK_R           = 0x00000005,\n} TEST_CLOCK_MUX_SELECT_ENUM;\n\n \n\n \n\ntypedef enum DWB_CRC_CONT_EN_ENUM {\nDWB_CRC_CONT_EN_ONE_SHOT                 = 0x00000000,\nDWB_CRC_CONT_EN_CONT                     = 0x00000001,\n} DWB_CRC_CONT_EN_ENUM;\n\n \n\ntypedef enum DWB_CRC_SRC_SEL_ENUM {\nDWB_CRC_SRC_SEL_DWB_IN                   = 0x00000000,\nDWB_CRC_SRC_SEL_OGAM_OUT                 = 0x00000001,\nDWB_CRC_SRC_SEL_DWB_OUT                  = 0x00000002,\n} DWB_CRC_SRC_SEL_ENUM;\n\n \n\ntypedef enum DWB_DATA_OVERFLOW_INT_TYPE_ENUM {\nDWB_DATA_OVERFLOW_INT_TYPE_0             = 0x00000000,\nDWB_DATA_OVERFLOW_INT_TYPE_1             = 0x00000001,\n} DWB_DATA_OVERFLOW_INT_TYPE_ENUM;\n\n \n\ntypedef enum DWB_DATA_OVERFLOW_TYPE_ENUM {\nDWB_DATA_OVERFLOW_TYPE_NO_OVERFLOW       = 0x00000000,\nDWB_DATA_OVERFLOW_TYPE_BUFFER            = 0x00000001,\nDWB_DATA_OVERFLOW_TYPE_VUPDATE           = 0x00000002,\nDWB_DATA_OVERFLOW_TYPE_VREADY            = 0x00000003,\n} DWB_DATA_OVERFLOW_TYPE_ENUM;\n\n \n\ntypedef enum DWB_DEBUG_SEL_ENUM {\nDWB_DEBUG_SEL_FC                         = 0x00000000,\nDWB_DEBUG_SEL_RESERVED                   = 0x00000001,\nDWB_DEBUG_SEL_DWBCP                      = 0x00000002,\nDWB_DEBUG_SEL_PERFMON                    = 0x00000003,\n} DWB_DEBUG_SEL_ENUM;\n\n \n\ntypedef enum DWB_MEM_PWR_FORCE_ENUM {\nDWB_MEM_PWR_FORCE_DIS                    = 0x00000000,\nDWB_MEM_PWR_FORCE_LS                     = 0x00000001,\nDWB_MEM_PWR_FORCE_DS                     = 0x00000002,\nDWB_MEM_PWR_FORCE_SD                     = 0x00000003,\n} DWB_MEM_PWR_FORCE_ENUM;\n\n \n\ntypedef enum DWB_MEM_PWR_STATE_ENUM {\nDWB_MEM_PWR_STATE_ON                     = 0x00000000,\nDWB_MEM_PWR_STATE_LS                     = 0x00000001,\nDWB_MEM_PWR_STATE_DS                     = 0x00000002,\nDWB_MEM_PWR_STATE_SD                     = 0x00000003,\n} DWB_MEM_PWR_STATE_ENUM;\n\n \n\ntypedef enum DWB_TEST_CLK_SEL_ENUM {\nDWB_TEST_CLK_SEL_R                       = 0x00000000,\nDWB_TEST_CLK_SEL_G                       = 0x00000001,\nDWB_TEST_CLK_SEL_P                       = 0x00000002,\n} DWB_TEST_CLK_SEL_ENUM;\n\n \n\ntypedef enum FC_EYE_SELECTION_ENUM {\nFC_EYE_SELECTION_STEREO_DIS              = 0x00000000,\nFC_EYE_SELECTION_LEFT_EYE                = 0x00000001,\nFC_EYE_SELECTION_RIGHT_EYE               = 0x00000002,\n} FC_EYE_SELECTION_ENUM;\n\n \n\ntypedef enum FC_FRAME_CAPTURE_RATE_ENUM {\nFC_FRAME_CAPTURE_RATE_FULL               = 0x00000000,\nFC_FRAME_CAPTURE_RATE_HALF               = 0x00000001,\nFC_FRAME_CAPTURE_RATE_THIRD              = 0x00000002,\nFC_FRAME_CAPTURE_RATE_QUARTER            = 0x00000003,\n} FC_FRAME_CAPTURE_RATE_ENUM;\n\n \n\ntypedef enum FC_STEREO_EYE_POLARITY_ENUM {\nFC_STEREO_EYE_POLARITY_LEFT              = 0x00000000,\nFC_STEREO_EYE_POLARITY_RIGHT             = 0x00000001,\n} FC_STEREO_EYE_POLARITY_ENUM;\n\n \n\n \n\ntypedef enum DWB_GAMUT_REMAP_COEF_FORMAT_ENUM {\nDWB_GAMUT_REMAP_COEF_FORMAT_S2_13        = 0x00000000,\nDWB_GAMUT_REMAP_COEF_FORMAT_S3_12        = 0x00000001,\n} DWB_GAMUT_REMAP_COEF_FORMAT_ENUM;\n\n \n\ntypedef enum DWB_GAMUT_REMAP_MODE_ENUM {\nDWB_GAMUT_REMAP_MODE_BYPASS              = 0x00000000,\nDWB_GAMUT_REMAP_MODE_COEF_A              = 0x00000001,\nDWB_GAMUT_REMAP_MODE_COEF_B              = 0x00000002,\nDWB_GAMUT_REMAP_MODE_RESERVED            = 0x00000003,\n} DWB_GAMUT_REMAP_MODE_ENUM;\n\n \n\ntypedef enum DWB_LUT_NUM_SEG {\nDWB_SEGMENTS_1                           = 0x00000000,\nDWB_SEGMENTS_2                           = 0x00000001,\nDWB_SEGMENTS_4                           = 0x00000002,\nDWB_SEGMENTS_8                           = 0x00000003,\nDWB_SEGMENTS_16                          = 0x00000004,\nDWB_SEGMENTS_32                          = 0x00000005,\nDWB_SEGMENTS_64                          = 0x00000006,\nDWB_SEGMENTS_128                         = 0x00000007,\n} DWB_LUT_NUM_SEG;\n\n \n\ntypedef enum DWB_OGAM_LUT_CONFIG_MODE_ENUM {\nDWB_OGAM_LUT_CONFIG_MODE_DIFF            = 0x00000000,\nDWB_OGAM_LUT_CONFIG_MODE_SAME            = 0x00000001,\n} DWB_OGAM_LUT_CONFIG_MODE_ENUM;\n\n \n\ntypedef enum DWB_OGAM_LUT_HOST_SEL_ENUM {\nDWB_OGAM_LUT_HOST_SEL_RAMA               = 0x00000000,\nDWB_OGAM_LUT_HOST_SEL_RAMB               = 0x00000001,\n} DWB_OGAM_LUT_HOST_SEL_ENUM;\n\n \n\ntypedef enum DWB_OGAM_LUT_READ_COLOR_SEL_ENUM {\nDWB_OGAM_LUT_READ_COLOR_SEL_B            = 0x00000000,\nDWB_OGAM_LUT_READ_COLOR_SEL_G            = 0x00000001,\nDWB_OGAM_LUT_READ_COLOR_SEL_R            = 0x00000002,\nDWB_OGAM_LUT_READ_COLOR_SEL_RESERVED     = 0x00000003,\n} DWB_OGAM_LUT_READ_COLOR_SEL_ENUM;\n\n \n\ntypedef enum DWB_OGAM_LUT_READ_DBG_ENUM {\nDWB_OGAM_LUT_READ_DBG_DISABLE            = 0x00000000,\nDWB_OGAM_LUT_READ_DBG_ENABLE             = 0x00000001,\n} DWB_OGAM_LUT_READ_DBG_ENUM;\n\n \n\ntypedef enum DWB_OGAM_MODE_ENUM {\nDWB_OGAM_MODE_BYPASS                     = 0x00000000,\nDWB_OGAM_MODE_RESERVED                   = 0x00000001,\nDWB_OGAM_MODE_RAM_LUT_ENABLED            = 0x00000002,\n} DWB_OGAM_MODE_ENUM;\n\n \n\ntypedef enum DWB_OGAM_PWL_DISABLE_ENUM {\nDWB_OGAM_PWL_DISABLE_FALSE               = 0x00000000,\nDWB_OGAM_PWL_DISABLE_TRUE                = 0x00000001,\n} DWB_OGAM_PWL_DISABLE_ENUM;\n\n \n\ntypedef enum DWB_OGAM_SELECT_ENUM {\nDWB_OGAM_SELECT_A                        = 0x00000000,\nDWB_OGAM_SELECT_B                        = 0x00000001,\n} DWB_OGAM_SELECT_ENUM;\n\n \n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_LANE_CLK_EN {\nRDPCSPIPE_EXT_PCLK_EN_DISABLE            = 0x00000000,\nRDPCSPIPE_EXT_PCLK_EN_ENABLE             = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_LANE_CLK_EN;\n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_RDPCS_APBCLK_EN {\nRDPCSPIPE_APBCLK_DISABLE                 = 0x00000000,\nRDPCSPIPE_APBCLK_ENABLE                  = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_RDPCS_APBCLK_EN;\n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_RDPCS_PIPE_CLK_CLOCK_ON {\nRDPCS_PIPE_CLK_CLOCK_OFF                 = 0x00000000,\nRDPCS_PIPE_CLK_CLOCK_ON                  = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_RDPCS_PIPE_CLK_CLOCK_ON;\n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_RDPCS_PIPE_CLK_EN {\nRDPCS_PIPE_CLK_DISABLE                   = 0x00000000,\nRDPCS_PIPE_CLK_ENABLE                    = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_RDPCS_PIPE_CLK_EN;\n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_RDPCS_PIPE_CLK_GATE_DIS {\nRDPCS_PIPE_CLK_GATE_ENABLE               = 0x00000000,\nRDPCS_PIPE_CLK_GATE_DISABLE              = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_RDPCS_PIPE_CLK_GATE_DIS;\n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_RDPCS_PIPE_PHYD32CLK_CLOCK_ON {\nRDPCS_PIPE_PHYD32CLK_CLOCK_OFF           = 0x00000000,\nRDPCS_PIPE_PHYD32CLK_CLOCK_ON            = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_RDPCS_PIPE_PHYD32CLK_CLOCK_ON;\n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_RDPCS_SRAMCLK_CLOCK_ON {\nRDPCSPIPE_SYMCLK_SRAMCLK_CLOCK_OFF       = 0x00000000,\nRDPCSPIPE_SYMCLK_SRAMCLK_CLOCK_ON        = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_RDPCS_SRAMCLK_CLOCK_ON;\n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_RDPCS_SRAMCLK_EN {\nRDPCSPIPE_SRAMCLK_DISABLE                = 0x00000000,\nRDPCSPIPE_SRAMCLK_ENABLE                 = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_RDPCS_SRAMCLK_EN;\n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_RDPCS_SRAMCLK_GATE_DIS {\nRDPCSPIPE_SRAMCLK_GATE_ENABLE            = 0x00000000,\nRDPCSPIPE_SRAMCLK_GATE_DISABLE           = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_RDPCS_SRAMCLK_GATE_DIS;\n\n \n\ntypedef enum RDPCSPIPE_CLOCK_CNTL_RDPCS_SRAMCLK_PASS {\nRDPCSPIPE_SRAMCLK_NOT_PASS               = 0x00000000,\nRDPCSPIPE_SRAMCLK_PASS                   = 0x00000001,\n} RDPCSPIPE_CLOCK_CNTL_RDPCS_SRAMCLK_PASS;\n\n \n\ntypedef enum RDPCSPIPE_CNTL_RDPCS_PIPE_FIFO_EN {\nRDPCS_PIPE_FIFO_DISABLE                  = 0x00000000,\nRDPCS_PIPE_FIFO_ENABLE                   = 0x00000001,\n} RDPCSPIPE_CNTL_RDPCS_PIPE_FIFO_EN;\n\n \n\ntypedef enum RDPCSPIPE_CNTL_RDPCS_PIPE_FIFO_LANE_EN {\nRDPCS_PIPE_FIFO_LANE_DISABLE             = 0x00000000,\nRDPCS_PIPE_FIFO_LANE_ENABLE              = 0x00000001,\n} RDPCSPIPE_CNTL_RDPCS_PIPE_FIFO_LANE_EN;\n\n \n\ntypedef enum RDPCSPIPE_CNTL_RDPCS_PIPE_SOFT_RESET {\nRDPCS_PIPE_SOFT_RESET_DISABLE            = 0x00000000,\nRDPCS_PIPE_SOFT_RESET_ENABLE             = 0x00000001,\n} RDPCSPIPE_CNTL_RDPCS_PIPE_SOFT_RESET;\n\n \n\ntypedef enum RDPCSPIPE_CNTL_RDPCS_SRAM_SOFT_RESET {\nRDPCSPIPE_SRAM_SRAM_RESET_DISABLE        = 0x00000000,\nRDPCSPIPE_SRAM_SRAM_RESET_ENABLE         = 0x00000001,\n} RDPCSPIPE_CNTL_RDPCS_SRAM_SOFT_RESET;\n\n \n\ntypedef enum RDPCSPIPE_DBG_APB_COUNT_EXPIRE_MASK {\nRDPCSPIPE_DBG_APB_COUNT_EXPIRE_MASK_DISABLE = 0x00000000,\nRDPCSPIPE_DBG_APB_COUNT_EXPIRE_MASK_ENABLE = 0x00000001,\n} RDPCSPIPE_DBG_APB_COUNT_EXPIRE_MASK;\n\n \n\ntypedef enum RDPCSPIPE_DBG_OCLA_SEL {\nRDPCSPIPE_DBG_OCLA_SEL_MON_OUT_7_0       = 0x00000000,\nRDPCSPIPE_DBG_OCLA_SEL_MON_OUT_15_8      = 0x00000001,\nRDPCSPIPE_DBG_OCLA_SEL_MON_OUT_23_16     = 0x00000002,\nRDPCSPIPE_DBG_OCLA_SEL_MON_OUT_31_24     = 0x00000003,\nRDPCSPIPE_DBG_OCLA_SEL_MON_OUT_39_32     = 0x00000004,\nRDPCSPIPE_DBG_OCLA_SEL_MON_OUT_47_40     = 0x00000005,\nRDPCSPIPE_DBG_OCLA_SEL_MON_OUT_55_48     = 0x00000006,\nRDPCSPIPE_DBG_OCLA_SEL_MON_OUT_63_56     = 0x00000007,\n} RDPCSPIPE_DBG_OCLA_SEL;\n\n \n\ntypedef enum RDPCSPIPE_ENC_TYPE {\nHDMI_TMDS_OR_DP_8B10B                    = 0x00000000,\nHDMI_FRL                                 = 0x00000001,\nDP_128B132B                              = 0x00000002,\n} RDPCSPIPE_ENC_TYPE;\n\n \n\ntypedef enum RDPCSPIPE_FIFO_EMPTY {\nRDPCSPIPE_FIFO_NOT_EMPTY                 = 0x00000000,\nRDPCSPIPE_FIFO_IS_EMPTY                  = 0x00000001,\n} RDPCSPIPE_FIFO_EMPTY;\n\n \n\ntypedef enum RDPCSPIPE_FIFO_FULL {\nRDPCSPIPE_FIFO_NOT_FULL                  = 0x00000000,\nRDPCSPIPE_FIFO_IS_FULL                   = 0x00000001,\n} RDPCSPIPE_FIFO_FULL;\n\n \n\ntypedef enum RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_APB_PSLVERR_MASK {\nRDPCSPIPE_APB_PSLVERR_MASK_DISABLE       = 0x00000000,\nRDPCSPIPE_APB_PSLVERR_MASK_ENABLE        = 0x00000001,\n} RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_APB_PSLVERR_MASK;\n\n \n\ntypedef enum RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_DPALT_4LANE_TOGGLE {\nRDPCSPIPE_DPALT_4LANE_TOGGLE_2LANE       = 0x00000000,\nRDPCSPIPE_DPALT_4LANE_TOGGLE_4LANE       = 0x00000001,\n} RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_DPALT_4LANE_TOGGLE;\n\n \n\ntypedef enum RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_DPALT_4LANE_TOGGLE_MASK {\nRDPCSPIPE_DPALT_4LANE_TOGGLE_MASK_DISABLE = 0x00000000,\nRDPCSPIPE_DPALT_4LANE_TOGGLE_MASK_ENABLE = 0x00000001,\n} RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_DPALT_4LANE_TOGGLE_MASK;\n\n \n\ntypedef enum RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_DPALT_DISABLE_TOGGLE {\nRDPCSPIPE_DPALT_DISABLE_TOGGLE_ENABLE    = 0x00000000,\nRDPCSPIPE_DPALT_DISABLE_TOGGLE_DISABLE   = 0x00000001,\n} RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_DPALT_DISABLE_TOGGLE;\n\n \n\ntypedef enum RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_DPALT_DISABLE_TOGGLE_MASK {\nRDPCSPIPE_DPALT_DISABLE_TOGGLE_MASK_DISABLE = 0x00000000,\nRDPCSPIPE_DPALT_DISABLE_TOGGLE_MASK_ENABLE = 0x00000001,\n} RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_DPALT_DISABLE_TOGGLE_MASK;\n\n \n\ntypedef enum RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_PIPE_FIFO_ERROR_MASK {\nRDPCSPIPE_PIPE_FIFO_ERROR_MASK_DISABLE   = 0x00000000,\nRDPCSPIPE_PIPE_FIFO_ERROR_MASK_ENABLE    = 0x00000001,\n} RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_PIPE_FIFO_ERROR_MASK;\n\n \n\ntypedef enum RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_REG_FIFO_ERROR_MASK {\nRDPCSPIPE_REG_FIFO_ERROR_MASK_DISABLE    = 0x00000000,\nRDPCSPIPE_REG_FIFO_ERROR_MASK_ENABLE     = 0x00000001,\n} RDPCSPIPE_INTERRUPT_CONTROL_RDPCS_REG_FIFO_ERROR_MASK;\n\n \n\ntypedef enum RDPCSPIPE_MSG_BUS_COUNT_EXPIRE_MASK {\nRDPCSPIPE_MSG_BUS_COUNT_EXPIRE_MASK_DISABLE = 0x00000000,\nRDPCSPIPE_MSG_BUS_COUNT_EXPIRE_MASK_ENABLE = 0x00000001,\n} RDPCSPIPE_MSG_BUS_COUNT_EXPIRE_MASK;\n\n \n\ntypedef enum RDPCSPIPE_PACK_MODE {\nTIGHT_PACK                               = 0x00000000,\nLOOSE_PACK                               = 0x00000001,\n} RDPCSPIPE_PACK_MODE;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL0_RDPCS_PHY_CR_MUX_SEL {\nRDPCSPIPE_PHY_CR_MUX_SEL_FOR_USB         = 0x00000000,\nRDPCSPIPE_PHY_CR_MUX_SEL_FOR_DC          = 0x00000001,\n} RDPCSPIPE_PHY_CNTL0_RDPCS_PHY_CR_MUX_SEL;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL0_RDPCS_PHY_CR_PARA_SEL {\nRDPCSPIPE_PHY_CR_PARA_SEL_JTAG           = 0x00000000,\nRDPCSPIPE_PHY_CR_PARA_SEL_CR             = 0x00000001,\n} RDPCSPIPE_PHY_CNTL0_RDPCS_PHY_CR_PARA_SEL;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL0_RDPCS_PHY_REF_RANGE {\nRDPCSPIPE_PHY_REF_RANGE_0                = 0x00000000,\nRDPCSPIPE_PHY_REF_RANGE_1                = 0x00000001,\nRDPCSPIPE_PHY_REF_RANGE_2                = 0x00000002,\nRDPCSPIPE_PHY_REF_RANGE_3                = 0x00000003,\nRDPCSPIPE_PHY_REF_RANGE_4                = 0x00000004,\nRDPCSPIPE_PHY_REF_RANGE_5                = 0x00000005,\nRDPCSPIPE_PHY_REF_RANGE_6                = 0x00000006,\nRDPCSPIPE_PHY_REF_RANGE_7                = 0x00000007,\n} RDPCSPIPE_PHY_CNTL0_RDPCS_PHY_REF_RANGE;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL0_RDPCS_SRAM_EXT_LD_DONE {\nRDPCSPIPE_SRAM_EXT_LD_NOT_DONE           = 0x00000000,\nRDPCSPIPE_SRAM_EXT_LD_DONE               = 0x00000001,\n} RDPCSPIPE_PHY_CNTL0_RDPCS_SRAM_EXT_LD_DONE;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL0_RDPCS_SRAM_INIT_DONE {\nRDPCSPIPE_SRAM_INIT_NOT_DONE             = 0x00000000,\nRDPCSPIPE_SRAM_INIT_DONE                 = 0x00000001,\n} RDPCSPIPE_PHY_CNTL0_RDPCS_SRAM_INIT_DONE;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL11_RDPCS_PHY_DP_REF_CLK_MPLLB_DIV {\nRDPCSPIPE_PHY_DP_REF_CLK_MPLLB_DIV1      = 0x00000000,\nRDPCSPIPE_PHY_DP_REF_CLK_MPLLB_DIV2      = 0x00000001,\nRDPCSPIPE_PHY_DP_REF_CLK_MPLLB_DIV3      = 0x00000002,\nRDPCSPIPE_PHY_DP_REF_CLK_MPLLB_DIV8      = 0x00000003,\nRDPCSPIPE_PHY_DP_REF_CLK_MPLLB_DIV16     = 0x00000004,\n} RDPCSPIPE_PHY_CNTL11_RDPCS_PHY_DP_REF_CLK_MPLLB_DIV;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL11_RDPCS_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV {\nRDPCSPIPE_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV_0 = 0x00000000,\nRDPCSPIPE_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV_1 = 0x00000001,\nRDPCSPIPE_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV_2 = 0x00000002,\nRDPCSPIPE_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV_3 = 0x00000003,\n} RDPCSPIPE_PHY_CNTL11_RDPCS_PHY_HDMI_MPLLB_HDMI_PIXEL_CLK_DIV;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL12_RDPCS_PHY_DP_MPLLB_TX_CLK_DIV {\nRDPCSPIPE_PHY_DP_MPLLB_TX_CLK_DIV        = 0x00000000,\nRDPCSPIPE_PHY_DP_MPLLB_TX_CLK_DIV2       = 0x00000001,\nRDPCSPIPE_PHY_DP_MPLLB_TX_CLK_DIV4       = 0x00000002,\nRDPCSPIPE_PHY_DP_MPLLB_TX_CLK_DIV8       = 0x00000003,\nRDPCSPIPE_PHY_DP_MPLLB_TX_CLK_DIV3       = 0x00000004,\nRDPCSPIPE_PHY_DP_MPLLB_TX_CLK_DIV5       = 0x00000005,\nRDPCSPIPE_PHY_DP_MPLLB_TX_CLK_DIV6       = 0x00000006,\nRDPCSPIPE_PHY_DP_MPLLB_TX_CLK_DIV10      = 0x00000007,\n} RDPCSPIPE_PHY_CNTL12_RDPCS_PHY_DP_MPLLB_TX_CLK_DIV;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL4_RDPCS_PHY_DP_TX_TERM_CTRL {\nRDPCSPIPE_PHY_DP_TX_TERM_CTRL_54         = 0x00000000,\nRDPCSPIPE_PHY_DP_TX_TERM_CTRL_52         = 0x00000001,\nRDPCSPIPE_PHY_DP_TX_TERM_CTRL_50         = 0x00000002,\nRDPCSPIPE_PHY_DP_TX_TERM_CTRL_48         = 0x00000003,\nRDPCSPIPE_PHY_DP_TX_TERM_CTRL_46         = 0x00000004,\nRDPCSPIPE_PHY_DP_TX_TERM_CTRL_44         = 0x00000005,\nRDPCSPIPE_PHY_DP_TX_TERM_CTRL_42         = 0x00000006,\nRDPCSPIPE_PHY_DP_TX_TERM_CTRL_40         = 0x00000007,\n} RDPCSPIPE_PHY_CNTL4_RDPCS_PHY_DP_TX_TERM_CTRL;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL_RDPCS_PHY_DP_TX_DETRX_RESULT {\nRDPCSPIPE_PHY_DP_TX_DETRX_RESULT_NO_DETECT = 0x00000000,\nRDPCSPIPE_PHY_DP_TX_DETRX_RESULT_DETECT  = 0x00000001,\n} RDPCSPIPE_PHY_CNTL_RDPCS_PHY_DP_TX_DETRX_RESULT;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL_RDPCS_PHY_DP_TX_RATE {\nRDPCSPIPE_PHY_DP_TX_RATE                 = 0x00000000,\nRDPCSPIPE_PHY_DP_TX_RATE_DIV2            = 0x00000001,\nRDPCSPIPE_PHY_DP_TX_RATE_DIV4            = 0x00000002,\n} RDPCSPIPE_PHY_CNTL_RDPCS_PHY_DP_TX_RATE;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL_RDPCS_PHY_DP_TX_WIDTH {\nRDPCSPIPE_PHY_DP_TX_WIDTH_8              = 0x00000000,\nRDPCSPIPE_PHY_DP_TX_WIDTH_10             = 0x00000001,\nRDPCSPIPE_PHY_DP_TX_WIDTH_16             = 0x00000002,\nRDPCSPIPE_PHY_DP_TX_WIDTH_20             = 0x00000003,\n} RDPCSPIPE_PHY_CNTL_RDPCS_PHY_DP_TX_WIDTH;\n\n \n\ntypedef enum RDPCSPIPE_PHY_CNTL_RRDPCS_PHY_DP_TX_PSTATE {\nRRDPCSPIPE_PHY_DP_TX_PSTATE_POWER_UP     = 0x00000000,\nRRDPCSPIPE_PHY_DP_TX_PSTATE_HOLD         = 0x00000001,\nRRDPCSPIPE_PHY_DP_TX_PSTATE_HOLD_OFF     = 0x00000002,\nRRDPCSPIPE_PHY_DP_TX_PSTATE_POWER_DOWN   = 0x00000003,\n} RDPCSPIPE_PHY_CNTL_RRDPCS_PHY_DP_TX_PSTATE;\n\n \n\ntypedef enum RDPCSPIPE_PHY_IF_WIDTH {\nPHY_IF_WIDTH_10BIT                       = 0x00000000,\nPHY_IF_WIDTH_20BIT                       = 0x00000001,\nPHY_IF_WIDTH_40BIT                       = 0x00000002,\nPHY_IF_WIDTH_80BIT                       = 0x00000003,\n} RDPCSPIPE_PHY_IF_WIDTH;\n\n \n\ntypedef enum RDPCSPIPE_PHY_RATE {\nPHY_DP_RATE_1P62                         = 0x00000000,\nPHY_DP_RATE_2P7                          = 0x00000001,\nPHY_DP_RATE_5P4                          = 0x00000002,\nPHY_DP_RATE_8P1                          = 0x00000003,\nPHY_DP_RATE_2P16                         = 0x00000004,\nPHY_DP_RATE_2P43                         = 0x00000005,\nPHY_DP_RATE_3P24                         = 0x00000006,\nPHY_DP_RATE_4P32                         = 0x00000007,\nPHY_DP_RATE_10P                          = 0x00000008,\nPHY_DP_RATE_13P5                         = 0x00000009,\nPHY_DP_RATE_20P                          = 0x0000000a,\nPHY_CUSTOM_RATE                          = 0x0000000f,\n} RDPCSPIPE_PHY_RATE;\n\n \n\ntypedef enum RDPCSPIPE_PHY_REF_ALT_CLK_EN {\nRDPCSPIPE_PHY_REF_ALT_CLK_DISABLE        = 0x00000000,\nRDPCSPIPE_PHY_REF_ALT_CLK_ENABLE         = 0x00000001,\n} RDPCSPIPE_PHY_REF_ALT_CLK_EN;\n\n \n\ntypedef enum RDPCSPIPE_TEST_CLK_SEL {\nRDPCSPIPE_TEST_CLK_SEL_NONE              = 0x00000000,\nRDPCSPIPE_TEST_CLK_SEL_CFGCLK            = 0x00000001,\nRDPCSPIPE_TEST_CLK_SEL_SYMCLK_DIV2_LDPCS = 0x00000002,\nRDPCSPIPE_TEST_CLK_SEL_SYMCLK_DIV2_RDPCS = 0x00000003,\nRDPCSPIPE_TEST_CLK_SEL_SYMCLK_DIV2_LDPCS_DIV4 = 0x00000004,\nRDPCSPIPE_TEST_CLK_SEL_SYMCLK_DIV2_RDPCS_DIV4 = 0x00000005,\nRDPCSPIPE_TEST_CLK_SEL_SRAMCLK           = 0x00000006,\nRDPCSPIPE_TEST_CLK_SEL_EXT_CR_CLK        = 0x00000007,\nRDPCSPIPE_TEST_CLK_SEL_DP_TX0_WORD_CLK   = 0x00000008,\nRDPCSPIPE_TEST_CLK_SEL_DP_TX1_WORD_CLK   = 0x00000009,\nRDPCSPIPE_TEST_CLK_SEL_DP_TX2_WORD_CLK   = 0x0000000a,\nRDPCSPIPE_TEST_CLK_SEL_DP_TX3_WORD_CLK   = 0x0000000b,\nRDPCSPIPE_TEST_CLK_SEL_DP_MPLLB_DIV_CLK  = 0x0000000c,\nRDPCSPIPE_TEST_CLK_SEL_HDMI_MPLLB_HDMI_PIXEL_CLK = 0x0000000d,\nRDPCSPIPE_TEST_CLK_SEL_PHY_REF_DIG_CLK   = 0x0000000e,\nRDPCSPIPE_TEST_CLK_SEL_REF_DIG_FR_clk    = 0x0000000f,\nRDPCSPIPE_TEST_CLK_SEL_dtb_out0          = 0x00000010,\nRDPCSPIPE_TEST_CLK_SEL_dtb_out1          = 0x00000011,\n} RDPCSPIPE_TEST_CLK_SEL;\n\n \n\ntypedef enum RDPCS_PIPE_CNTL_TX_LANE_PACK_FROM_MSB {\nRDPCSPIPE_LANE_PACK_FROM_MSB_DISABLE     = 0x00000000,\nRDPCSPIPE_LANE_PACK_FROM_MSB_ENABLE      = 0x00000001,\n} RDPCS_PIPE_CNTL_TX_LANE_PACK_FROM_MSB;\n\n \n\ntypedef enum RDPCS_PIPE_SRAM_CNTL_RDPCS_MEM_PWR_FORCE {\nRDPCSPIPE_MEM_PWR_NO_FORCE               = 0x00000000,\nRDPCSPIPE_MEM_PWR_LIGHT_SLEEP            = 0x00000001,\nRDPCSPIPE_MEM_PWR_DEEP_SLEEP             = 0x00000002,\nRDPCSPIPE_MEM_PWR_SHUT_DOWN              = 0x00000003,\n} RDPCS_PIPE_SRAM_CNTL_RDPCS_MEM_PWR_FORCE;\n\n \n\ntypedef enum RDPCS_PIPE_SRAM_CNTL_RDPCS_MEM_PWR_PWR_STATE {\nRDPCSPIPE_MEM_PWR_PWR_STATE_ON           = 0x00000000,\nRDPCSPIPE_MEM_PWR_PWR_STATE_LIGHT_SLEEP  = 0x00000001,\nRDPCSPIPE_MEM_PWR_PWR_STATE_DEEP_SLEEP   = 0x00000002,\nRDPCSPIPE_MEM_PWR_PWR_STATE_SHUT_DOWN    = 0x00000003,\n} RDPCS_PIPE_SRAM_CNTL_RDPCS_MEM_PWR_PWR_STATE;\n\n \n\ntypedef enum RPDCSPIPE_CNTL_TX_LANE_BIT_ORDER_REVERSE_BEFORE_PACK {\nRDPCSPIPE_LANE_BIT_ORDER_REVERSE_DISABLE = 0x00000000,\nRDPCSPIPE_LANE_BIT_ORDER_REVERSE_ENABLE  = 0x00000001,\n} RPDCSPIPE_CNTL_TX_LANE_BIT_ORDER_REVERSE_BEFORE_PACK;\n\n \n\n \n\ntypedef enum GDS_PERFCOUNT_SELECT {\nGDS_PERF_SEL_WR_COMP                     = 0x00000000,\nGDS_PERF_SEL_WBUF_WR                     = 0x00000001,\nGDS_PERF_SEL_SE0_NORET                   = 0x00000002,\nGDS_PERF_SEL_SE0_RET                     = 0x00000003,\nGDS_PERF_SEL_SE0_ORD_CNT                 = 0x00000004,\nGDS_PERF_SEL_SE0_2COMP_REQ               = 0x00000005,\nGDS_PERF_SEL_SE0_ORD_WAVE_VALID          = 0x00000006,\nGDS_PERF_SEL_SE0_GDS_STALL_BY_ORD        = 0x00000007,\nGDS_PERF_SEL_SE0_GDS_WR_OP               = 0x00000008,\nGDS_PERF_SEL_SE0_GDS_RD_OP               = 0x00000009,\nGDS_PERF_SEL_SE0_GDS_ATOM_OP             = 0x0000000a,\nGDS_PERF_SEL_SE0_GDS_REL_OP              = 0x0000000b,\nGDS_PERF_SEL_SE0_GDS_CMPXCH_OP           = 0x0000000c,\nGDS_PERF_SEL_SE0_GDS_BYTE_OP             = 0x0000000d,\nGDS_PERF_SEL_SE0_GDS_SHORT_OP            = 0x0000000e,\nGDS_PERF_SEL_SE1_NORET                   = 0x0000000f,\nGDS_PERF_SEL_SE1_RET                     = 0x00000010,\nGDS_PERF_SEL_SE1_ORD_CNT                 = 0x00000011,\nGDS_PERF_SEL_SE1_2COMP_REQ               = 0x00000012,\nGDS_PERF_SEL_SE1_ORD_WAVE_VALID          = 0x00000013,\nGDS_PERF_SEL_SE1_GDS_STALL_BY_ORD        = 0x00000014,\nGDS_PERF_SEL_SE1_GDS_WR_OP               = 0x00000015,\nGDS_PERF_SEL_SE1_GDS_RD_OP               = 0x00000016,\nGDS_PERF_SEL_SE1_GDS_ATOM_OP             = 0x00000017,\nGDS_PERF_SEL_SE1_GDS_REL_OP              = 0x00000018,\nGDS_PERF_SEL_SE1_GDS_CMPXCH_OP           = 0x00000019,\nGDS_PERF_SEL_SE1_GDS_BYTE_OP             = 0x0000001a,\nGDS_PERF_SEL_SE1_GDS_SHORT_OP            = 0x0000001b,\nGDS_PERF_SEL_SE2_NORET                   = 0x0000001c,\nGDS_PERF_SEL_SE2_RET                     = 0x0000001d,\nGDS_PERF_SEL_SE2_ORD_CNT                 = 0x0000001e,\nGDS_PERF_SEL_SE2_2COMP_REQ               = 0x0000001f,\nGDS_PERF_SEL_SE2_ORD_WAVE_VALID          = 0x00000020,\nGDS_PERF_SEL_SE2_GDS_STALL_BY_ORD        = 0x00000021,\nGDS_PERF_SEL_SE2_GDS_WR_OP               = 0x00000022,\nGDS_PERF_SEL_SE2_GDS_RD_OP               = 0x00000023,\nGDS_PERF_SEL_SE2_GDS_ATOM_OP             = 0x00000024,\nGDS_PERF_SEL_SE2_GDS_REL_OP              = 0x00000025,\nGDS_PERF_SEL_SE2_GDS_CMPXCH_OP           = 0x00000026,\nGDS_PERF_SEL_SE2_GDS_BYTE_OP             = 0x00000027,\nGDS_PERF_SEL_SE2_GDS_SHORT_OP            = 0x00000028,\nGDS_PERF_SEL_SE3_NORET                   = 0x00000029,\nGDS_PERF_SEL_SE3_RET                     = 0x0000002a,\nGDS_PERF_SEL_SE3_ORD_CNT                 = 0x0000002b,\nGDS_PERF_SEL_SE3_2COMP_REQ               = 0x0000002c,\nGDS_PERF_SEL_SE3_ORD_WAVE_VALID          = 0x0000002d,\nGDS_PERF_SEL_SE3_GDS_STALL_BY_ORD        = 0x0000002e,\nGDS_PERF_SEL_SE3_GDS_WR_OP               = 0x0000002f,\nGDS_PERF_SEL_SE3_GDS_RD_OP               = 0x00000030,\nGDS_PERF_SEL_SE3_GDS_ATOM_OP             = 0x00000031,\nGDS_PERF_SEL_SE3_GDS_REL_OP              = 0x00000032,\nGDS_PERF_SEL_SE3_GDS_CMPXCH_OP           = 0x00000033,\nGDS_PERF_SEL_SE3_GDS_BYTE_OP             = 0x00000034,\nGDS_PERF_SEL_SE3_GDS_SHORT_OP            = 0x00000035,\nGDS_PERF_SEL_SE4_NORET                   = 0x00000036,\nGDS_PERF_SEL_SE4_RET                     = 0x00000037,\nGDS_PERF_SEL_SE4_ORD_CNT                 = 0x00000038,\nGDS_PERF_SEL_SE4_2COMP_REQ               = 0x00000039,\nGDS_PERF_SEL_SE4_ORD_WAVE_VALID          = 0x0000003a,\nGDS_PERF_SEL_SE4_GDS_STALL_BY_ORD        = 0x0000003b,\nGDS_PERF_SEL_SE4_GDS_WR_OP               = 0x0000003c,\nGDS_PERF_SEL_SE4_GDS_RD_OP               = 0x0000003d,\nGDS_PERF_SEL_SE4_GDS_ATOM_OP             = 0x0000003e,\nGDS_PERF_SEL_SE4_GDS_REL_OP              = 0x0000003f,\nGDS_PERF_SEL_SE4_GDS_CMPXCH_OP           = 0x00000040,\nGDS_PERF_SEL_SE4_GDS_BYTE_OP             = 0x00000041,\nGDS_PERF_SEL_SE4_GDS_SHORT_OP            = 0x00000042,\nGDS_PERF_SEL_SE5_NORET                   = 0x00000043,\nGDS_PERF_SEL_SE5_RET                     = 0x00000044,\nGDS_PERF_SEL_SE5_ORD_CNT                 = 0x00000045,\nGDS_PERF_SEL_SE5_2COMP_REQ               = 0x00000046,\nGDS_PERF_SEL_SE5_ORD_WAVE_VALID          = 0x00000047,\nGDS_PERF_SEL_SE5_GDS_STALL_BY_ORD        = 0x00000048,\nGDS_PERF_SEL_SE5_GDS_WR_OP               = 0x00000049,\nGDS_PERF_SEL_SE5_GDS_RD_OP               = 0x0000004a,\nGDS_PERF_SEL_SE5_GDS_ATOM_OP             = 0x0000004b,\nGDS_PERF_SEL_SE5_GDS_REL_OP              = 0x0000004c,\nGDS_PERF_SEL_SE5_GDS_CMPXCH_OP           = 0x0000004d,\nGDS_PERF_SEL_SE5_GDS_BYTE_OP             = 0x0000004e,\nGDS_PERF_SEL_SE5_GDS_SHORT_OP            = 0x0000004f,\nGDS_PERF_SEL_SE6_NORET                   = 0x00000050,\nGDS_PERF_SEL_SE6_RET                     = 0x00000051,\nGDS_PERF_SEL_SE6_ORD_CNT                 = 0x00000052,\nGDS_PERF_SEL_SE6_2COMP_REQ               = 0x00000053,\nGDS_PERF_SEL_SE6_ORD_WAVE_VALID          = 0x00000054,\nGDS_PERF_SEL_SE6_GDS_STALL_BY_ORD        = 0x00000055,\nGDS_PERF_SEL_SE6_GDS_WR_OP               = 0x00000056,\nGDS_PERF_SEL_SE6_GDS_RD_OP               = 0x00000057,\nGDS_PERF_SEL_SE6_GDS_ATOM_OP             = 0x00000058,\nGDS_PERF_SEL_SE6_GDS_REL_OP              = 0x00000059,\nGDS_PERF_SEL_SE6_GDS_CMPXCH_OP           = 0x0000005a,\nGDS_PERF_SEL_SE6_GDS_BYTE_OP             = 0x0000005b,\nGDS_PERF_SEL_SE6_GDS_SHORT_OP            = 0x0000005c,\nGDS_PERF_SEL_SE7_NORET                   = 0x0000005d,\nGDS_PERF_SEL_SE7_RET                     = 0x0000005e,\nGDS_PERF_SEL_SE7_ORD_CNT                 = 0x0000005f,\nGDS_PERF_SEL_SE7_2COMP_REQ               = 0x00000060,\nGDS_PERF_SEL_SE7_ORD_WAVE_VALID          = 0x00000061,\nGDS_PERF_SEL_SE7_GDS_STALL_BY_ORD        = 0x00000062,\nGDS_PERF_SEL_SE7_GDS_WR_OP               = 0x00000063,\nGDS_PERF_SEL_SE7_GDS_RD_OP               = 0x00000064,\nGDS_PERF_SEL_SE7_GDS_ATOM_OP             = 0x00000065,\nGDS_PERF_SEL_SE7_GDS_REL_OP              = 0x00000066,\nGDS_PERF_SEL_SE7_GDS_CMPXCH_OP           = 0x00000067,\nGDS_PERF_SEL_SE7_GDS_BYTE_OP             = 0x00000068,\nGDS_PERF_SEL_SE7_GDS_SHORT_OP            = 0x00000069,\nGDS_PERF_SEL_GWS_RELEASED                = 0x0000006a,\nGDS_PERF_SEL_GWS_BYPASS                  = 0x0000006b,\n} GDS_PERFCOUNT_SELECT;\n\n \n\n \n\ntypedef enum BlendOp {\nBLEND_ZERO                               = 0x00000000,\nBLEND_ONE                                = 0x00000001,\nBLEND_SRC_COLOR                          = 0x00000002,\nBLEND_ONE_MINUS_SRC_COLOR                = 0x00000003,\nBLEND_SRC_ALPHA                          = 0x00000004,\nBLEND_ONE_MINUS_SRC_ALPHA                = 0x00000005,\nBLEND_DST_ALPHA                          = 0x00000006,\nBLEND_ONE_MINUS_DST_ALPHA                = 0x00000007,\nBLEND_DST_COLOR                          = 0x00000008,\nBLEND_ONE_MINUS_DST_COLOR                = 0x00000009,\nBLEND_SRC_ALPHA_SATURATE                 = 0x0000000a,\nBLEND_CONSTANT_COLOR                     = 0x0000000b,\nBLEND_ONE_MINUS_CONSTANT_COLOR           = 0x0000000c,\nBLEND_SRC1_COLOR                         = 0x0000000d,\nBLEND_INV_SRC1_COLOR                     = 0x0000000e,\nBLEND_SRC1_ALPHA                         = 0x0000000f,\nBLEND_INV_SRC1_ALPHA                     = 0x00000010,\nBLEND_CONSTANT_ALPHA                     = 0x00000011,\nBLEND_ONE_MINUS_CONSTANT_ALPHA           = 0x00000012,\n} BlendOp;\n\n \n\ntypedef enum BlendOpt {\nFORCE_OPT_AUTO                           = 0x00000000,\nFORCE_OPT_DISABLE                        = 0x00000001,\nFORCE_OPT_ENABLE_IF_SRC_A_0              = 0x00000002,\nFORCE_OPT_ENABLE_IF_SRC_RGB_0            = 0x00000003,\nFORCE_OPT_ENABLE_IF_SRC_ARGB_0           = 0x00000004,\nFORCE_OPT_ENABLE_IF_SRC_A_1              = 0x00000005,\nFORCE_OPT_ENABLE_IF_SRC_RGB_1            = 0x00000006,\nFORCE_OPT_ENABLE_IF_SRC_ARGB_1           = 0x00000007,\n} BlendOpt;\n\n \n\ntypedef enum CBMode {\nCB_DISABLE                               = 0x00000000,\nCB_NORMAL                                = 0x00000001,\nCB_ELIMINATE_FAST_CLEAR                  = 0x00000002,\nCB_DCC_DECOMPRESS                        = 0x00000003,\nCB_RESERVED                              = 0x00000004,\n} CBMode;\n\n \n\ntypedef enum CBPerfClearFilterSel {\nCB_PERF_CLEAR_FILTER_SEL_NONCLEAR        = 0x00000000,\nCB_PERF_CLEAR_FILTER_SEL_CLEAR           = 0x00000001,\n} CBPerfClearFilterSel;\n\n \n\ntypedef enum CBPerfOpFilterSel {\nCB_PERF_OP_FILTER_SEL_WRITE_ONLY         = 0x00000000,\nCB_PERF_OP_FILTER_SEL_NEEDS_DESTINATION  = 0x00000001,\nCB_PERF_OP_FILTER_SEL_RESOLVE            = 0x00000002,\nCB_PERF_OP_FILTER_SEL_DECOMPRESS         = 0x00000003,\nCB_PERF_OP_FILTER_SEL_FMASK_DECOMPRESS   = 0x00000004,\nCB_PERF_OP_FILTER_SEL_ELIMINATE_FAST_CLEAR = 0x00000005,\n} CBPerfOpFilterSel;\n\n \n\ntypedef enum CBPerfSel {\nCB_PERF_SEL_NONE                         = 0x00000000,\nCB_PERF_SEL_DRAWN_PIXEL                  = 0x00000001,\nCB_PERF_SEL_DRAWN_QUAD                   = 0x00000002,\nCB_PERF_SEL_DRAWN_QUAD_FRAGMENT          = 0x00000003,\nCB_PERF_SEL_DRAWN_TILE                   = 0x00000004,\nCB_PERF_SEL_FILTER_DRAWN_PIXEL           = 0x00000005,\nCB_PERF_SEL_FILTER_DRAWN_QUAD            = 0x00000006,\nCB_PERF_SEL_FILTER_DRAWN_QUAD_FRAGMENT   = 0x00000007,\nCB_PERF_SEL_FILTER_DRAWN_TILE            = 0x00000008,\nCB_PERF_SEL_CC_DCC_DECOMPRESS_TID_IN     = 0x00000009,\nCB_PERF_SEL_CC_DCC_DECOMPRESS_TID_OUT    = 0x0000000a,\nCB_PERF_SEL_CC_DCC_COMPRESS_TID_IN       = 0x0000000b,\nCB_PERF_SEL_CC_DCC_COMPRESS_TID_OUT      = 0x0000000c,\nCB_PERF_SEL_CC_MC_WRITE_REQUEST          = 0x0000000d,\nCB_PERF_SEL_CC_MC_WRITE_REQUESTS_IN_FLIGHT = 0x0000000e,\nCB_PERF_SEL_CC_MC_READ_REQUEST           = 0x0000000f,\nCB_PERF_SEL_CC_MC_READ_REQUESTS_IN_FLIGHT = 0x00000010,\nCB_PERF_SEL_DB_CB_EXPORT_VALID_READY     = 0x00000011,\nCB_PERF_SEL_DB_CB_EXPORT_VALID_READYB    = 0x00000012,\nCB_PERF_SEL_DB_CB_EXPORT_VALIDB_READY    = 0x00000013,\nCB_PERF_SEL_DB_CB_EXPORT_VALIDB_READYB   = 0x00000014,\nCB_PERF_SEL_RESERVED_21                  = 0x00000015,\nCB_PERF_SEL_RESERVED_22                  = 0x00000016,\nCB_PERF_SEL_RESERVED_23                  = 0x00000017,\nCB_PERF_SEL_RESERVED_24                  = 0x00000018,\nCB_PERF_SEL_RESERVED_25                  = 0x00000019,\nCB_PERF_SEL_RESERVED_26                  = 0x0000001a,\nCB_PERF_SEL_RESERVED_27                  = 0x0000001b,\nCB_PERF_SEL_RESERVED_28                  = 0x0000001c,\nCB_PERF_SEL_RESERVED_29                  = 0x0000001d,\nCB_PERF_SEL_CB_RMI_WRREQ_VALID_READY     = 0x0000001e,\nCB_PERF_SEL_CB_RMI_WRREQ_VALID_READYB    = 0x0000001f,\nCB_PERF_SEL_CB_RMI_WRREQ_VALIDB_READY    = 0x00000020,\nCB_PERF_SEL_CB_RMI_WRREQ_VALIDB_READYB   = 0x00000021,\nCB_PERF_SEL_CB_RMI_RDREQ_VALID_READY     = 0x00000022,\nCB_PERF_SEL_CB_RMI_RDREQ_VALID_READYB    = 0x00000023,\nCB_PERF_SEL_CB_RMI_RDREQ_VALIDB_READY    = 0x00000024,\nCB_PERF_SEL_CB_RMI_RDREQ_VALIDB_READYB   = 0x00000025,\nCB_PERF_SEL_RESERVED_38                  = 0x00000026,\nCB_PERF_SEL_RESERVED_39                  = 0x00000027,\nCB_PERF_SEL_RESERVED_40                  = 0x00000028,\nCB_PERF_SEL_RESERVED_41                  = 0x00000029,\nCB_PERF_SEL_RESERVED_42                  = 0x0000002a,\nCB_PERF_SEL_RESERVED_43                  = 0x0000002b,\nCB_PERF_SEL_RESERVED_44                  = 0x0000002c,\nCB_PERF_SEL_RESERVED_45                  = 0x0000002d,\nCB_PERF_SEL_RESERVED_46                  = 0x0000002e,\nCB_PERF_SEL_RESERVED_47                  = 0x0000002f,\nCB_PERF_SEL_RESERVED_48                  = 0x00000030,\nCB_PERF_SEL_RESERVED_49                  = 0x00000031,\nCB_PERF_SEL_STATIC_CLOCK_EN              = 0x00000032,\nCB_PERF_SEL_PERFMON_CLOCK_EN             = 0x00000033,\nCB_PERF_SEL_BLEND_CLOCK_EN               = 0x00000034,\nCB_PERF_SEL_COLOR_STORE_CLOCK_EN         = 0x00000035,\nCB_PERF_SEL_BACKEND_READ_CLOCK_EN        = 0x00000036,\nCB_PERF_SEL_GRBM_CLOCK_EN                = 0x00000037,\nCB_PERF_SEL_MEMARB_CLOCK_EN              = 0x00000038,\nCB_PERF_SEL_BACKEND_EVICT_PIPE_CLOCK_EN  = 0x00000039,\nCB_PERF_SEL_BACKEND_FRAGOP_CLOCK_EN      = 0x0000003a,\nCB_PERF_SEL_BACKEND_SRC_FIFO_CLOCK_EN    = 0x0000003b,\nCB_PERF_SEL_BACKEND_CACHE_CTL_CLOCK_EN   = 0x0000003c,\nCB_PERF_SEL_FRONTEND_INPUT_CLOCK_EN      = 0x0000003d,\nCB_PERF_SEL_FRONTEND_ADDR_CLOCK_EN       = 0x0000003e,\nCB_PERF_SEL_FRONTEND_FDCC_CLOCK_EN       = 0x0000003f,\nCB_PERF_SEL_FRONTEND_SAMPLE_MASK_TRACKER_CLOCK_EN = 0x00000040,\nCB_PERF_SEL_RESERVED_65                  = 0x00000041,\nCB_PERF_SEL_RESERVED_66                  = 0x00000042,\nCB_PERF_SEL_RESERVED_67                  = 0x00000043,\nCB_PERF_SEL_RESERVED_68                  = 0x00000044,\nCB_PERF_SEL_RESERVED_69                  = 0x00000045,\nCB_PERF_SEL_RESERVED_70                  = 0x00000046,\nCB_PERF_SEL_RESERVED_71                  = 0x00000047,\nCB_PERF_SEL_RESERVED_72                  = 0x00000048,\nCB_PERF_SEL_RESERVED_73                  = 0x00000049,\nCB_PERF_SEL_RESERVED_74                  = 0x0000004a,\nCB_PERF_SEL_RESERVED_75                  = 0x0000004b,\nCB_PERF_SEL_RESERVED_76                  = 0x0000004c,\nCB_PERF_SEL_RESERVED_77                  = 0x0000004d,\nCB_PERF_SEL_RESERVED_78                  = 0x0000004e,\nCB_PERF_SEL_RESERVED_79                  = 0x0000004f,\nCB_PERF_SEL_RESERVED_80                  = 0x00000050,\nCB_PERF_SEL_RESERVED_81                  = 0x00000051,\nCB_PERF_SEL_RESERVED_82                  = 0x00000052,\nCB_PERF_SEL_RESERVED_83                  = 0x00000053,\nCB_PERF_SEL_RESERVED_84                  = 0x00000054,\nCB_PERF_SEL_RESERVED_85                  = 0x00000055,\nCB_PERF_SEL_RESERVED_86                  = 0x00000056,\nCB_PERF_SEL_RESERVED_87                  = 0x00000057,\nCB_PERF_SEL_RESERVED_88                  = 0x00000058,\nCB_PERF_SEL_RESERVED_89                  = 0x00000059,\nCB_PERF_SEL_RESERVED_90                  = 0x0000005a,\nCB_PERF_SEL_RESERVED_91                  = 0x0000005b,\nCB_PERF_SEL_RESERVED_92                  = 0x0000005c,\nCB_PERF_SEL_RESERVED_93                  = 0x0000005d,\nCB_PERF_SEL_RESERVED_94                  = 0x0000005e,\nCB_PERF_SEL_RESERVED_95                  = 0x0000005f,\nCB_PERF_SEL_RESERVED_96                  = 0x00000060,\nCB_PERF_SEL_RESERVED_97                  = 0x00000061,\nCB_PERF_SEL_RESERVED_98                  = 0x00000062,\nCB_PERF_SEL_RESERVED_99                  = 0x00000063,\nCB_PERF_SEL_CC_TAG_HIT                   = 0x00000064,\nCB_PERF_SEL_CC_CACHE_TAG_MISS            = 0x00000065,\nCB_PERF_SEL_CC_CACHE_SECTOR_MISS         = 0x00000066,\nCB_PERF_SEL_CC_CACHE_SECTOR_HIT          = 0x00000067,\nCB_PERF_SEL_CC_CACHE_REEVICTION_STALL    = 0x00000068,\nCB_PERF_SEL_CC_CACHE_EVICT_NONZERO_INFLIGHT_STALL = 0x00000069,\nCB_PERF_SEL_CC_CACHE_REPLACE_PENDING_EVICT_STALL = 0x0000006a,\nCB_PERF_SEL_CC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL = 0x0000006b,\nCB_PERF_SEL_CC_CACHE_READ_OUTPUT_STALL   = 0x0000006c,\nCB_PERF_SEL_CC_CACHE_WRITE_OUTPUT_STALL  = 0x0000006d,\nCB_PERF_SEL_CC_CACHE_ACK_OUTPUT_STALL    = 0x0000006e,\nCB_PERF_SEL_CC_CACHE_STALL               = 0x0000006f,\nCB_PERF_SEL_CC_CACHE_FLUSH               = 0x00000070,\nCB_PERF_SEL_CC_CACHE_TAGS_FLUSHED        = 0x00000071,\nCB_PERF_SEL_CC_CACHE_WA_TO_RMW_CONVERSION = 0x00000072,\nCB_PERF_SEL_CC_CACHE_SECTORS_FLUSHED     = 0x00000073,\nCB_PERF_SEL_CC_CACHE_DIRTY_SECTORS_FLUSHED = 0x00000074,\nCB_PERF_SEL_CC_CACHE_READS_SAVED_DUE_TO_DCC = 0x00000075,\nCB_PERF_SEL_RESERVED_118                 = 0x00000076,\nCB_PERF_SEL_RESERVED_119                 = 0x00000077,\nCB_PERF_SEL_RESERVED_120                 = 0x00000078,\nCB_PERF_SEL_RESERVED_121                 = 0x00000079,\nCB_PERF_SEL_RESERVED_122                 = 0x0000007a,\nCB_PERF_SEL_RESERVED_123                 = 0x0000007b,\nCB_PERF_SEL_RESERVED_124                 = 0x0000007c,\nCB_PERF_SEL_RESERVED_125                 = 0x0000007d,\nCB_PERF_SEL_RESERVED_126                 = 0x0000007e,\nCB_PERF_SEL_RESERVED_127                 = 0x0000007f,\nCB_PERF_SEL_RESERVED_128                 = 0x00000080,\nCB_PERF_SEL_RESERVED_129                 = 0x00000081,\nCB_PERF_SEL_RESERVED_130                 = 0x00000082,\nCB_PERF_SEL_RESERVED_131                 = 0x00000083,\nCB_PERF_SEL_RESERVED_132                 = 0x00000084,\nCB_PERF_SEL_RESERVED_133                 = 0x00000085,\nCB_PERF_SEL_RESERVED_134                 = 0x00000086,\nCB_PERF_SEL_RESERVED_135                 = 0x00000087,\nCB_PERF_SEL_RESERVED_136                 = 0x00000088,\nCB_PERF_SEL_RESERVED_137                 = 0x00000089,\nCB_PERF_SEL_RESERVED_138                 = 0x0000008a,\nCB_PERF_SEL_RESERVED_139                 = 0x0000008b,\nCB_PERF_SEL_RESERVED_140                 = 0x0000008c,\nCB_PERF_SEL_RESERVED_141                 = 0x0000008d,\nCB_PERF_SEL_RESERVED_142                 = 0x0000008e,\nCB_PERF_SEL_RESERVED_143                 = 0x0000008f,\nCB_PERF_SEL_RESERVED_144                 = 0x00000090,\nCB_PERF_SEL_RESERVED_145                 = 0x00000091,\nCB_PERF_SEL_RESERVED_146                 = 0x00000092,\nCB_PERF_SEL_RESERVED_147                 = 0x00000093,\nCB_PERF_SEL_RESERVED_148                 = 0x00000094,\nCB_PERF_SEL_RESERVED_149                 = 0x00000095,\nCB_PERF_SEL_DCC_CACHE_PERF_HIT           = 0x00000096,\nCB_PERF_SEL_DCC_CACHE_TAG_MISS           = 0x00000097,\nCB_PERF_SEL_DCC_CACHE_SECTOR_MISS        = 0x00000098,\nCB_PERF_SEL_DCC_CACHE_REEVICTION_STALL   = 0x00000099,\nCB_PERF_SEL_DCC_CACHE_EVICT_NONZERO_INFLIGHT_STALL = 0x0000009a,\nCB_PERF_SEL_DCC_CACHE_REPLACE_PENDING_EVICT_STALL = 0x0000009b,\nCB_PERF_SEL_DCC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL = 0x0000009c,\nCB_PERF_SEL_DCC_CACHE_READ_OUTPUT_STALL  = 0x0000009d,\nCB_PERF_SEL_DCC_CACHE_WRITE_OUTPUT_STALL = 0x0000009e,\nCB_PERF_SEL_DCC_CACHE_ACK_OUTPUT_STALL   = 0x0000009f,\nCB_PERF_SEL_DCC_CACHE_STALL              = 0x000000a0,\nCB_PERF_SEL_DCC_CACHE_FLUSH              = 0x000000a1,\nCB_PERF_SEL_DCC_CACHE_SECTORS_FLUSHED    = 0x000000a2,\nCB_PERF_SEL_DCC_CACHE_DIRTY_SECTORS_FLUSHED = 0x000000a3,\nCB_PERF_SEL_DCC_CACHE_TAGS_FLUSHED       = 0x000000a4,\nCB_PERF_SEL_RESERVED_165                 = 0x000000a5,\nCB_PERF_SEL_RESERVED_166                 = 0x000000a6,\nCB_PERF_SEL_RESERVED_167                 = 0x000000a7,\nCB_PERF_SEL_RESERVED_168                 = 0x000000a8,\nCB_PERF_SEL_RESERVED_169                 = 0x000000a9,\nCB_PERF_SEL_RESERVED_170                 = 0x000000aa,\nCB_PERF_SEL_RESERVED_171                 = 0x000000ab,\nCB_PERF_SEL_RESERVED_172                 = 0x000000ac,\nCB_PERF_SEL_RESERVED_173                 = 0x000000ad,\nCB_PERF_SEL_RESERVED_174                 = 0x000000ae,\nCB_PERF_SEL_RESERVED_175                 = 0x000000af,\nCB_PERF_SEL_RESERVED_176                 = 0x000000b0,\nCB_PERF_SEL_RESERVED_177                 = 0x000000b1,\nCB_PERF_SEL_RESERVED_178                 = 0x000000b2,\nCB_PERF_SEL_RESERVED_179                 = 0x000000b3,\nCB_PERF_SEL_RESERVED_180                 = 0x000000b4,\nCB_PERF_SEL_RESERVED_181                 = 0x000000b5,\nCB_PERF_SEL_RESERVED_182                 = 0x000000b6,\nCB_PERF_SEL_RESERVED_183                 = 0x000000b7,\nCB_PERF_SEL_RESERVED_184                 = 0x000000b8,\nCB_PERF_SEL_RESERVED_185                 = 0x000000b9,\nCB_PERF_SEL_RESERVED_186                 = 0x000000ba,\nCB_PERF_SEL_RESERVED_187                 = 0x000000bb,\nCB_PERF_SEL_RESERVED_188                 = 0x000000bc,\nCB_PERF_SEL_RESERVED_189                 = 0x000000bd,\nCB_PERF_SEL_RESERVED_190                 = 0x000000be,\nCB_PERF_SEL_RESERVED_191                 = 0x000000bf,\nCB_PERF_SEL_RESERVED_192                 = 0x000000c0,\nCB_PERF_SEL_RESERVED_193                 = 0x000000c1,\nCB_PERF_SEL_RESERVED_194                 = 0x000000c2,\nCB_PERF_SEL_RESERVED_195                 = 0x000000c3,\nCB_PERF_SEL_RESERVED_196                 = 0x000000c4,\nCB_PERF_SEL_RESERVED_197                 = 0x000000c5,\nCB_PERF_SEL_RESERVED_198                 = 0x000000c6,\nCB_PERF_SEL_RESERVED_199                 = 0x000000c7,\nCB_PERF_SEL_BLEND_QUAD_DST_READ_COULD_HAVE_BEEN_OPTIMIZED = 0x000000c8,\nCB_PERF_SEL_BLEND_QUAD_BLENDING_COULD_HAVE_BEEN_BYPASSED = 0x000000c9,\nCB_PERF_SEL_BLEND_QUAD_COULD_HAVE_BEEN_DISCARDED = 0x000000ca,\nCB_PERF_SEL_BLEND_OPT_PIXELS_RESULT_EQ_DEST = 0x000000cb,\nCB_PERF_SEL_BLEND_STALL_AT_OUTPUT        = 0x000000cc,\nCB_PERF_SEL_RESERVED_205                 = 0x000000cd,\nCB_PERF_SEL_RESERVED_206                 = 0x000000ce,\nCB_PERF_SEL_RESERVED_207                 = 0x000000cf,\nCB_PERF_SEL_RESERVED_208                 = 0x000000d0,\nCB_PERF_SEL_RESERVED_209                 = 0x000000d1,\nCB_PERF_SEL_RESERVED_210                 = 0x000000d2,\nCB_PERF_SEL_RESERVED_211                 = 0x000000d3,\nCB_PERF_SEL_RESERVED_212                 = 0x000000d4,\nCB_PERF_SEL_RESERVED_213                 = 0x000000d5,\nCB_PERF_SEL_RESERVED_214                 = 0x000000d6,\nCB_PERF_SEL_RESERVED_215                 = 0x000000d7,\nCB_PERF_SEL_RESERVED_216                 = 0x000000d8,\nCB_PERF_SEL_RESERVED_217                 = 0x000000d9,\nCB_PERF_SEL_RESERVED_218                 = 0x000000da,\nCB_PERF_SEL_RESERVED_219                 = 0x000000db,\nCB_PERF_SEL_RESERVED_220                 = 0x000000dc,\nCB_PERF_SEL_RESERVED_221                 = 0x000000dd,\nCB_PERF_SEL_RESERVED_222                 = 0x000000de,\nCB_PERF_SEL_RESERVED_223                 = 0x000000df,\nCB_PERF_SEL_RESERVED_224                 = 0x000000e0,\nCB_PERF_SEL_RESERVED_225                 = 0x000000e1,\nCB_PERF_SEL_RESERVED_226                 = 0x000000e2,\nCB_PERF_SEL_RESERVED_227                 = 0x000000e3,\nCB_PERF_SEL_RESERVED_228                 = 0x000000e4,\nCB_PERF_SEL_RESERVED_229                 = 0x000000e5,\nCB_PERF_SEL_RESERVED_230                 = 0x000000e6,\nCB_PERF_SEL_RESERVED_231                 = 0x000000e7,\nCB_PERF_SEL_RESERVED_232                 = 0x000000e8,\nCB_PERF_SEL_RESERVED_233                 = 0x000000e9,\nCB_PERF_SEL_RESERVED_234                 = 0x000000ea,\nCB_PERF_SEL_RESERVED_235                 = 0x000000eb,\nCB_PERF_SEL_RESERVED_236                 = 0x000000ec,\nCB_PERF_SEL_RESERVED_237                 = 0x000000ed,\nCB_PERF_SEL_RESERVED_238                 = 0x000000ee,\nCB_PERF_SEL_RESERVED_239                 = 0x000000ef,\nCB_PERF_SEL_RESERVED_240                 = 0x000000f0,\nCB_PERF_SEL_RESERVED_241                 = 0x000000f1,\nCB_PERF_SEL_RESERVED_242                 = 0x000000f2,\nCB_PERF_SEL_RESERVED_243                 = 0x000000f3,\nCB_PERF_SEL_RESERVED_244                 = 0x000000f4,\nCB_PERF_SEL_RESERVED_245                 = 0x000000f5,\nCB_PERF_SEL_RESERVED_246                 = 0x000000f6,\nCB_PERF_SEL_RESERVED_247                 = 0x000000f7,\nCB_PERF_SEL_RESERVED_248                 = 0x000000f8,\nCB_PERF_SEL_RESERVED_249                 = 0x000000f9,\nCB_PERF_SEL_EVENT                        = 0x000000fa,\nCB_PERF_SEL_EVENT_CACHE_FLUSH_TS         = 0x000000fb,\nCB_PERF_SEL_EVENT_CONTEXT_DONE           = 0x000000fc,\nCB_PERF_SEL_EVENT_CACHE_FLUSH            = 0x000000fd,\nCB_PERF_SEL_EVENT_CACHE_FLUSH_AND_INV_TS_EVENT = 0x000000fe,\nCB_PERF_SEL_EVENT_CACHE_FLUSH_AND_INV_EVENT = 0x000000ff,\nCB_PERF_SEL_EVENT_FLUSH_AND_INV_CB_DATA_TS = 0x00000100,\nCB_PERF_SEL_EVENT_FLUSH_AND_INV_CB_META  = 0x00000101,\nCB_PERF_SEL_CC_SURFACE_SYNC              = 0x00000102,\nCB_PERF_SEL_RESERVED_259                 = 0x00000103,\nCB_PERF_SEL_RESERVED_260                 = 0x00000104,\nCB_PERF_SEL_RESERVED_261                 = 0x00000105,\nCB_PERF_SEL_RESERVED_262                 = 0x00000106,\nCB_PERF_SEL_RESERVED_263                 = 0x00000107,\nCB_PERF_SEL_RESERVED_264                 = 0x00000108,\nCB_PERF_SEL_RESERVED_265                 = 0x00000109,\nCB_PERF_SEL_RESERVED_266                 = 0x0000010a,\nCB_PERF_SEL_RESERVED_267                 = 0x0000010b,\nCB_PERF_SEL_RESERVED_268                 = 0x0000010c,\nCB_PERF_SEL_RESERVED_269                 = 0x0000010d,\nCB_PERF_SEL_RESERVED_270                 = 0x0000010e,\nCB_PERF_SEL_RESERVED_271                 = 0x0000010f,\nCB_PERF_SEL_RESERVED_272                 = 0x00000110,\nCB_PERF_SEL_RESERVED_273                 = 0x00000111,\nCB_PERF_SEL_RESERVED_274                 = 0x00000112,\nCB_PERF_SEL_RESERVED_275                 = 0x00000113,\nCB_PERF_SEL_RESERVED_276                 = 0x00000114,\nCB_PERF_SEL_RESERVED_277                 = 0x00000115,\nCB_PERF_SEL_RESERVED_278                 = 0x00000116,\nCB_PERF_SEL_RESERVED_279                 = 0x00000117,\nCB_PERF_SEL_RESERVED_280                 = 0x00000118,\nCB_PERF_SEL_RESERVED_281                 = 0x00000119,\nCB_PERF_SEL_RESERVED_282                 = 0x0000011a,\nCB_PERF_SEL_RESERVED_283                 = 0x0000011b,\nCB_PERF_SEL_RESERVED_284                 = 0x0000011c,\nCB_PERF_SEL_RESERVED_285                 = 0x0000011d,\nCB_PERF_SEL_RESERVED_286                 = 0x0000011e,\nCB_PERF_SEL_RESERVED_287                 = 0x0000011f,\nCB_PERF_SEL_RESERVED_288                 = 0x00000120,\nCB_PERF_SEL_RESERVED_289                 = 0x00000121,\nCB_PERF_SEL_RESERVED_290                 = 0x00000122,\nCB_PERF_SEL_RESERVED_291                 = 0x00000123,\nCB_PERF_SEL_RESERVED_292                 = 0x00000124,\nCB_PERF_SEL_RESERVED_293                 = 0x00000125,\nCB_PERF_SEL_RESERVED_294                 = 0x00000126,\nCB_PERF_SEL_RESERVED_295                 = 0x00000127,\nCB_PERF_SEL_RESERVED_296                 = 0x00000128,\nCB_PERF_SEL_RESERVED_297                 = 0x00000129,\nCB_PERF_SEL_RESERVED_298                 = 0x0000012a,\nCB_PERF_SEL_RESERVED_299                 = 0x0000012b,\nCB_PERF_SEL_NACK_CC_READ                 = 0x0000012c,\nCB_PERF_SEL_NACK_CC_WRITE                = 0x0000012d,\nCB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT = 0x0000012e,\nCB_PERF_SEL_RESERVED_303                 = 0x0000012f,\nCB_PERF_SEL_RESERVED_304                 = 0x00000130,\nCB_PERF_SEL_RESERVED_305                 = 0x00000131,\nCB_PERF_SEL_RESERVED_306                 = 0x00000132,\nCB_PERF_SEL_RESERVED_307                 = 0x00000133,\nCB_PERF_SEL_RESERVED_308                 = 0x00000134,\nCB_PERF_SEL_RESERVED_309                 = 0x00000135,\nCB_PERF_SEL_RESERVED_310                 = 0x00000136,\nCB_PERF_SEL_RESERVED_311                 = 0x00000137,\nCB_PERF_SEL_RESERVED_312                 = 0x00000138,\nCB_PERF_SEL_RESERVED_313                 = 0x00000139,\nCB_PERF_SEL_RESERVED_314                 = 0x0000013a,\nCB_PERF_SEL_RESERVED_315                 = 0x0000013b,\nCB_PERF_SEL_RESERVED_316                 = 0x0000013c,\nCB_PERF_SEL_RESERVED_317                 = 0x0000013d,\nCB_PERF_SEL_RESERVED_318                 = 0x0000013e,\nCB_PERF_SEL_RESERVED_319                 = 0x0000013f,\nCB_PERF_SEL_RESERVED_320                 = 0x00000140,\nCB_PERF_SEL_RESERVED_321                 = 0x00000141,\nCB_PERF_SEL_RESERVED_322                 = 0x00000142,\nCB_PERF_SEL_RESERVED_323                 = 0x00000143,\nCB_PERF_SEL_RESERVED_324                 = 0x00000144,\nCB_PERF_SEL_RESERVED_325                 = 0x00000145,\nCB_PERF_SEL_RESERVED_326                 = 0x00000146,\nCB_PERF_SEL_RESERVED_327                 = 0x00000147,\nCB_PERF_SEL_RESERVED_328                 = 0x00000148,\nCB_PERF_SEL_RESERVED_329                 = 0x00000149,\nCB_PERF_SEL_RESERVED_330                 = 0x0000014a,\nCB_PERF_SEL_RESERVED_331                 = 0x0000014b,\nCB_PERF_SEL_RESERVED_332                 = 0x0000014c,\nCB_PERF_SEL_RESERVED_333                 = 0x0000014d,\nCB_PERF_SEL_RESERVED_334                 = 0x0000014e,\nCB_PERF_SEL_RESERVED_335                 = 0x0000014f,\nCB_PERF_SEL_RESERVED_336                 = 0x00000150,\nCB_PERF_SEL_RESERVED_337                 = 0x00000151,\nCB_PERF_SEL_RESERVED_338                 = 0x00000152,\nCB_PERF_SEL_RESERVED_339                 = 0x00000153,\nCB_PERF_SEL_RESERVED_340                 = 0x00000154,\nCB_PERF_SEL_RESERVED_341                 = 0x00000155,\nCB_PERF_SEL_RESERVED_342                 = 0x00000156,\nCB_PERF_SEL_RESERVED_343                 = 0x00000157,\nCB_PERF_SEL_RESERVED_344                 = 0x00000158,\nCB_PERF_SEL_RESERVED_345                 = 0x00000159,\nCB_PERF_SEL_RESERVED_346                 = 0x0000015a,\nCB_PERF_SEL_RESERVED_347                 = 0x0000015b,\nCB_PERF_SEL_RESERVED_348                 = 0x0000015c,\nCB_PERF_SEL_RESERVED_349                 = 0x0000015d,\nCB_PERF_SEL_RESERVED_350                 = 0x0000015e,\nCB_PERF_SEL_RESERVED_351                 = 0x0000015f,\nCB_PERF_SEL_RESERVED_352                 = 0x00000160,\nCB_PERF_SEL_RESERVED_353                 = 0x00000161,\nCB_PERF_SEL_RESERVED_354                 = 0x00000162,\nCB_PERF_SEL_RESERVED_355                 = 0x00000163,\nCB_PERF_SEL_RESERVED_356                 = 0x00000164,\nCB_PERF_SEL_RESERVED_357                 = 0x00000165,\nCB_PERF_SEL_RESERVED_358                 = 0x00000166,\nCB_PERF_SEL_RESERVED_359                 = 0x00000167,\nCB_PERF_SEL_RESERVED_360                 = 0x00000168,\nCB_PERF_SEL_RESERVED_361                 = 0x00000169,\nCB_PERF_SEL_RESERVED_362                 = 0x0000016a,\nCB_PERF_SEL_RESERVED_363                 = 0x0000016b,\nCB_PERF_SEL_RESERVED_364                 = 0x0000016c,\nCB_PERF_SEL_RESERVED_365                 = 0x0000016d,\nCB_PERF_SEL_RESERVED_366                 = 0x0000016e,\nCB_PERF_SEL_RESERVED_367                 = 0x0000016f,\nCB_PERF_SEL_RESERVED_368                 = 0x00000170,\nCB_PERF_SEL_RESERVED_369                 = 0x00000171,\nCB_PERF_SEL_RESERVED_370                 = 0x00000172,\nCB_PERF_SEL_RESERVED_371                 = 0x00000173,\nCB_PERF_SEL_RESERVED_372                 = 0x00000174,\nCB_PERF_SEL_RESERVED_373                 = 0x00000175,\nCB_PERF_SEL_RESERVED_374                 = 0x00000176,\nCB_PERF_SEL_RESERVED_375                 = 0x00000177,\nCB_PERF_SEL_RESERVED_376                 = 0x00000178,\nCB_PERF_SEL_RESERVED_377                 = 0x00000179,\nCB_PERF_SEL_RESERVED_378                 = 0x0000017a,\nCB_PERF_SEL_RESERVED_379                 = 0x0000017b,\nCB_PERF_SEL_RESERVED_380                 = 0x0000017c,\nCB_PERF_SEL_RESERVED_381                 = 0x0000017d,\nCB_PERF_SEL_RESERVED_382                 = 0x0000017e,\nCB_PERF_SEL_RESERVED_383                 = 0x0000017f,\nCB_PERF_SEL_RESERVED_384                 = 0x00000180,\nCB_PERF_SEL_RESERVED_385                 = 0x00000181,\nCB_PERF_SEL_RESERVED_386                 = 0x00000182,\nCB_PERF_SEL_RESERVED_387                 = 0x00000183,\nCB_PERF_SEL_RESERVED_388                 = 0x00000184,\nCB_PERF_SEL_RESERVED_389                 = 0x00000185,\nCB_PERF_SEL_RESERVED_390                 = 0x00000186,\nCB_PERF_SEL_RESERVED_391                 = 0x00000187,\nCB_PERF_SEL_RESERVED_392                 = 0x00000188,\nCB_PERF_SEL_RESERVED_393                 = 0x00000189,\nCB_PERF_SEL_RESERVED_394                 = 0x0000018a,\nCB_PERF_SEL_RESERVED_395                 = 0x0000018b,\nCB_PERF_SEL_RESERVED_396                 = 0x0000018c,\nCB_PERF_SEL_RESERVED_397                 = 0x0000018d,\nCB_PERF_SEL_RESERVED_398                 = 0x0000018e,\nCB_PERF_SEL_RESERVED_399                 = 0x0000018f,\nCB_PERF_SEL_RESERVED_400                 = 0x00000190,\nCB_PERF_SEL_RESERVED_401                 = 0x00000191,\nCB_PERF_SEL_RESERVED_402                 = 0x00000192,\nCB_PERF_SEL_RESERVED_403                 = 0x00000193,\nCB_PERF_SEL_RESERVED_404                 = 0x00000194,\nCB_PERF_SEL_RESERVED_405                 = 0x00000195,\nCB_PERF_SEL_RESERVED_406                 = 0x00000196,\nCB_PERF_SEL_RESERVED_407                 = 0x00000197,\nCB_PERF_SEL_RESERVED_408                 = 0x00000198,\nCB_PERF_SEL_RESERVED_409                 = 0x00000199,\nCB_PERF_SEL_RESERVED_410                 = 0x0000019a,\nCB_PERF_SEL_RESERVED_411                 = 0x0000019b,\nCB_PERF_SEL_RESERVED_412                 = 0x0000019c,\nCB_PERF_SEL_RESERVED_413                 = 0x0000019d,\nCB_PERF_SEL_RESERVED_414                 = 0x0000019e,\nCB_PERF_SEL_RESERVED_415                 = 0x0000019f,\nCB_PERF_SEL_RESERVED_416                 = 0x000001a0,\nCB_PERF_SEL_RESERVED_417                 = 0x000001a1,\nCB_PERF_SEL_RESERVED_418                 = 0x000001a2,\nCB_PERF_SEL_RESERVED_419                 = 0x000001a3,\nCB_PERF_SEL_RESERVED_420                 = 0x000001a4,\nCB_PERF_SEL_RESERVED_421                 = 0x000001a5,\nCB_PERF_SEL_RESERVED_422                 = 0x000001a6,\nCB_PERF_SEL_RESERVED_423                 = 0x000001a7,\nCB_PERF_SEL_RESERVED_424                 = 0x000001a8,\nCB_PERF_SEL_RESERVED_425                 = 0x000001a9,\nCB_PERF_SEL_RESERVED_426                 = 0x000001aa,\nCB_PERF_SEL_RESERVED_427                 = 0x000001ab,\nCB_PERF_SEL_RESERVED_428                 = 0x000001ac,\nCB_PERF_SEL_RESERVED_429                 = 0x000001ad,\nCB_PERF_SEL_RESERVED_430                 = 0x000001ae,\nCB_PERF_SEL_RESERVED_431                 = 0x000001af,\nCB_PERF_SEL_RESERVED_432                 = 0x000001b0,\nCB_PERF_SEL_RESERVED_433                 = 0x000001b1,\nCB_PERF_SEL_RESERVED_434                 = 0x000001b2,\nCB_PERF_SEL_RESERVED_435                 = 0x000001b3,\nCB_PERF_SEL_RESERVED_436                 = 0x000001b4,\nCB_PERF_SEL_RESERVED_437                 = 0x000001b5,\nCB_PERF_SEL_RESERVED_438                 = 0x000001b6,\nCB_PERF_SEL_RESERVED_439                 = 0x000001b7,\nCB_PERF_SEL_RESERVED_440                 = 0x000001b8,\nCB_PERF_SEL_RESERVED_441                 = 0x000001b9,\nCB_PERF_SEL_RESERVED_442                 = 0x000001ba,\nCB_PERF_SEL_RESERVED_443                 = 0x000001bb,\nCB_PERF_SEL_RESERVED_444                 = 0x000001bc,\nCB_PERF_SEL_RESERVED_445                 = 0x000001bd,\nCB_PERF_SEL_RESERVED_446                 = 0x000001be,\nCB_PERF_SEL_RESERVED_447                 = 0x000001bf,\nCB_PERF_SEL_RESERVED_448                 = 0x000001c0,\nCB_PERF_SEL_RESERVED_449                 = 0x000001c1,\nCB_PERF_SEL_RESERVED_450                 = 0x000001c2,\nCB_PERF_SEL_RESERVED_451                 = 0x000001c3,\nCB_PERF_SEL_RESERVED_452                 = 0x000001c4,\nCB_PERF_SEL_RESERVED_453                 = 0x000001c5,\nCB_PERF_SEL_RESERVED_454                 = 0x000001c6,\nCB_PERF_SEL_RESERVED_455                 = 0x000001c7,\nCB_PERF_SEL_RESERVED_456                 = 0x000001c8,\nCB_PERF_SEL_RESERVED_457                 = 0x000001c9,\nCB_PERF_SEL_RESERVED_458                 = 0x000001ca,\nCB_PERF_SEL_RESERVED_459                 = 0x000001cb,\nCB_PERF_SEL_RESERVED_460                 = 0x000001cc,\nCB_PERF_SEL_RESERVED_461                 = 0x000001cd,\nCB_PERF_SEL_RESERVED_462                 = 0x000001ce,\nCB_PERF_SEL_RESERVED_463                 = 0x000001cf,\nCB_PERF_SEL_RESERVED_464                 = 0x000001d0,\nCB_PERF_SEL_RESERVED_465                 = 0x000001d1,\n} CBPerfSel;\n\n \n\ntypedef enum CBRamList {\nCB_DCG_CCC_CAS_TAG_ARRAY                 = 0x00000000,\nCB_DCG_CCC_CAS_FRAG_PTR                  = 0x00000001,\nCB_DCG_CCC_CAS_COLOR_PTR                 = 0x00000002,\nCB_DCG_CCC_CAS_SURF_PARAM                = 0x00000003,\nCB_DCG_CCC_CAS_KEYID                     = 0x00000004,\nCB_DCG_BACKEND_RDLAT_FIFO                = 0x00000005,\nCB_DCG_FRONTEND_RDLAT_FIFO               = 0x00000006,\nCB_DCG_SRC_FIFO                          = 0x00000007,\nCB_DCG_COLOR_STORE                       = 0x00000008,\nCB_DCG_COLOR_STORE_DIRTY_BYTE            = 0x00000009,\nCB_DCG_FMASK_CACHE_STORE                 = 0x0000000a,\nCB_DCG_READ_SKID_FIFO                    = 0x0000000b,\nCB_DCG_QUAD_PTR_FIFO                     = 0x0000000c,\nCB_DCG_OUTPUT_FIFO                       = 0x0000000d,\nCB_DCG_DCC_CACHE                         = 0x0000000e,\nCB_DCG_DCC_DIRTY_BITS                    = 0x0000000f,\nCB_DCG_QBLOCK_ALLOC                      = 0x00000010,\n} CBRamList;\n\n \n\ntypedef enum CmaskCode {\nCMASK_CLR00_F0                           = 0x00000000,\nCMASK_CLR00_F1                           = 0x00000001,\nCMASK_CLR00_F2                           = 0x00000002,\nCMASK_CLR00_FX                           = 0x00000003,\nCMASK_CLR01_F0                           = 0x00000004,\nCMASK_CLR01_F1                           = 0x00000005,\nCMASK_CLR01_F2                           = 0x00000006,\nCMASK_CLR01_FX                           = 0x00000007,\nCMASK_CLR10_F0                           = 0x00000008,\nCMASK_CLR10_F1                           = 0x00000009,\nCMASK_CLR10_F2                           = 0x0000000a,\nCMASK_CLR10_FX                           = 0x0000000b,\nCMASK_CLR11_F0                           = 0x0000000c,\nCMASK_CLR11_F1                           = 0x0000000d,\nCMASK_CLR11_F2                           = 0x0000000e,\nCMASK_CLR11_FX                           = 0x0000000f,\n} CmaskCode;\n\n \n\ntypedef enum CombFunc {\nCOMB_DST_PLUS_SRC                        = 0x00000000,\nCOMB_SRC_MINUS_DST                       = 0x00000001,\nCOMB_MIN_DST_SRC                         = 0x00000002,\nCOMB_MAX_DST_SRC                         = 0x00000003,\nCOMB_DST_MINUS_SRC                       = 0x00000004,\n} CombFunc;\n\n \n\ntypedef enum MemArbMode {\nMEM_ARB_MODE_FIXED                       = 0x00000000,\nMEM_ARB_MODE_AGE                         = 0x00000001,\nMEM_ARB_MODE_WEIGHT                      = 0x00000002,\nMEM_ARB_MODE_BOTH                        = 0x00000003,\n} MemArbMode;\n\n \n\ntypedef enum SourceFormat {\nEXPORT_4C_32BPC                          = 0x00000000,\nEXPORT_4C_16BPC                          = 0x00000001,\nEXPORT_2C_32BPC_GR                       = 0x00000002,\nEXPORT_2C_32BPC_AR                       = 0x00000003,\n} SourceFormat;\n\n \n\n \n\ntypedef enum BinEventCntl {\nBINNER_BREAK_BATCH                       = 0x00000000,\nBINNER_PIPELINE                          = 0x00000001,\nBINNER_DROP                              = 0x00000002,\nBINNER_PIPELINE_BREAK                    = 0x00000003,\n} BinEventCntl;\n\n \n\ntypedef enum BinMapMode {\nBIN_MAP_MODE_NONE                        = 0x00000000,\nBIN_MAP_MODE_RTA_INDEX                   = 0x00000001,\nBIN_MAP_MODE_POPS                        = 0x00000002,\n} BinMapMode;\n\n \n\ntypedef enum BinSizeExtend {\nBIN_SIZE_32_PIXELS                       = 0x00000000,\nBIN_SIZE_64_PIXELS                       = 0x00000001,\nBIN_SIZE_128_PIXELS                      = 0x00000002,\nBIN_SIZE_256_PIXELS                      = 0x00000003,\nBIN_SIZE_512_PIXELS                      = 0x00000004,\n} BinSizeExtend;\n\n \n\ntypedef enum BinningMode {\nBINNING_ALLOWED                          = 0x00000000,\nFORCE_BINNING_ON                         = 0x00000001,\nDISABLE_BINNING_USE_NEW_SC               = 0x00000002,\nDISABLE_BINNING_USE_LEGACY_SC            = 0x00000003,\n} BinningMode;\n\n \n\ntypedef enum CovToShaderSel {\nINPUT_COVERAGE                           = 0x00000000,\nINPUT_INNER_COVERAGE                     = 0x00000001,\nINPUT_DEPTH_COVERAGE                     = 0x00000002,\nRAW                                      = 0x00000003,\n} CovToShaderSel;\n\n \n\ntypedef enum PkrMap {\nRASTER_CONFIG_PKR_MAP_0                  = 0x00000000,\nRASTER_CONFIG_PKR_MAP_1                  = 0x00000001,\nRASTER_CONFIG_PKR_MAP_2                  = 0x00000002,\nRASTER_CONFIG_PKR_MAP_3                  = 0x00000003,\n} PkrMap;\n\n \n\ntypedef enum PkrXsel {\nRASTER_CONFIG_PKR_XSEL_0                 = 0x00000000,\nRASTER_CONFIG_PKR_XSEL_1                 = 0x00000001,\nRASTER_CONFIG_PKR_XSEL_2                 = 0x00000002,\nRASTER_CONFIG_PKR_XSEL_3                 = 0x00000003,\n} PkrXsel;\n\n \n\ntypedef enum PkrXsel2 {\nRASTER_CONFIG_PKR_XSEL2_0                = 0x00000000,\nRASTER_CONFIG_PKR_XSEL2_1                = 0x00000001,\nRASTER_CONFIG_PKR_XSEL2_2                = 0x00000002,\nRASTER_CONFIG_PKR_XSEL2_3                = 0x00000003,\n} PkrXsel2;\n\n \n\ntypedef enum PkrYsel {\nRASTER_CONFIG_PKR_YSEL_0                 = 0x00000000,\nRASTER_CONFIG_PKR_YSEL_1                 = 0x00000001,\nRASTER_CONFIG_PKR_YSEL_2                 = 0x00000002,\nRASTER_CONFIG_PKR_YSEL_3                 = 0x00000003,\n} PkrYsel;\n\n \n\ntypedef enum RbMap {\nRASTER_CONFIG_RB_MAP_0                   = 0x00000000,\nRASTER_CONFIG_RB_MAP_1                   = 0x00000001,\nRASTER_CONFIG_RB_MAP_2                   = 0x00000002,\nRASTER_CONFIG_RB_MAP_3                   = 0x00000003,\n} RbMap;\n\n \n\ntypedef enum RbXsel {\nRASTER_CONFIG_RB_XSEL_0                  = 0x00000000,\nRASTER_CONFIG_RB_XSEL_1                  = 0x00000001,\n} RbXsel;\n\n \n\ntypedef enum RbXsel2 {\nRASTER_CONFIG_RB_XSEL2_0                 = 0x00000000,\nRASTER_CONFIG_RB_XSEL2_1                 = 0x00000001,\nRASTER_CONFIG_RB_XSEL2_2                 = 0x00000002,\nRASTER_CONFIG_RB_XSEL2_3                 = 0x00000003,\n} RbXsel2;\n\n \n\ntypedef enum RbYsel {\nRASTER_CONFIG_RB_YSEL_0                  = 0x00000000,\nRASTER_CONFIG_RB_YSEL_1                  = 0x00000001,\n} RbYsel;\n\n \n\ntypedef enum SC_PERFCNT_SEL {\nSC_SRPS_WINDOW_VALID                     = 0x00000000,\nSC_PSSW_WINDOW_VALID                     = 0x00000001,\nSC_TPQZ_WINDOW_VALID                     = 0x00000002,\nSC_QZQP_WINDOW_VALID                     = 0x00000003,\nSC_TRPK_WINDOW_VALID                     = 0x00000004,\nSC_SRPS_WINDOW_VALID_BUSY                = 0x00000005,\nSC_PSSW_WINDOW_VALID_BUSY                = 0x00000006,\nSC_TPQZ_WINDOW_VALID_BUSY                = 0x00000007,\nSC_QZQP_WINDOW_VALID_BUSY                = 0x00000008,\nSC_TRPK_WINDOW_VALID_BUSY                = 0x00000009,\nSC_STARVED_BY_PA                         = 0x0000000a,\nSC_STALLED_BY_PRIMFIFO                   = 0x0000000b,\nSC_STALLED_BY_DB_TILE                    = 0x0000000c,\nSC_STARVED_BY_DB_TILE                    = 0x0000000d,\nSC_STALLED_BY_TILEORDERFIFO              = 0x0000000e,\nSC_STALLED_BY_TILEFIFO                   = 0x0000000f,\nSC_STALLED_BY_DB_QUAD                    = 0x00000010,\nSC_STARVED_BY_DB_QUAD                    = 0x00000011,\nSC_STALLED_BY_QUADFIFO                   = 0x00000012,\nSC_STALLED_BY_BCI                        = 0x00000013,\nSC_STALLED_BY_SPI                        = 0x00000014,\nSC_SCISSOR_DISCARD                       = 0x00000015,\nSC_BB_DISCARD                            = 0x00000016,\nSC_SUPERTILE_COUNT                       = 0x00000017,\nSC_SUPERTILE_PER_PRIM_H0                 = 0x00000018,\nSC_SUPERTILE_PER_PRIM_H1                 = 0x00000019,\nSC_SUPERTILE_PER_PRIM_H2                 = 0x0000001a,\nSC_SUPERTILE_PER_PRIM_H3                 = 0x0000001b,\nSC_SUPERTILE_PER_PRIM_H4                 = 0x0000001c,\nSC_SUPERTILE_PER_PRIM_H5                 = 0x0000001d,\nSC_SUPERTILE_PER_PRIM_H6                 = 0x0000001e,\nSC_SUPERTILE_PER_PRIM_H7                 = 0x0000001f,\nSC_SUPERTILE_PER_PRIM_H8                 = 0x00000020,\nSC_SUPERTILE_PER_PRIM_H9                 = 0x00000021,\nSC_SUPERTILE_PER_PRIM_H10                = 0x00000022,\nSC_SUPERTILE_PER_PRIM_H11                = 0x00000023,\nSC_SUPERTILE_PER_PRIM_H12                = 0x00000024,\nSC_SUPERTILE_PER_PRIM_H13                = 0x00000025,\nSC_SUPERTILE_PER_PRIM_H14                = 0x00000026,\nSC_SUPERTILE_PER_PRIM_H15                = 0x00000027,\nSC_SUPERTILE_PER_PRIM_H16                = 0x00000028,\nSC_TILE_PER_PRIM_H0                      = 0x00000029,\nSC_TILE_PER_PRIM_H1                      = 0x0000002a,\nSC_TILE_PER_PRIM_H2                      = 0x0000002b,\nSC_TILE_PER_PRIM_H3                      = 0x0000002c,\nSC_TILE_PER_PRIM_H4                      = 0x0000002d,\nSC_TILE_PER_PRIM_H5                      = 0x0000002e,\nSC_TILE_PER_PRIM_H6                      = 0x0000002f,\nSC_TILE_PER_PRIM_H7                      = 0x00000030,\nSC_TILE_PER_PRIM_H8                      = 0x00000031,\nSC_TILE_PER_PRIM_H9                      = 0x00000032,\nSC_TILE_PER_PRIM_H10                     = 0x00000033,\nSC_TILE_PER_PRIM_H11                     = 0x00000034,\nSC_TILE_PER_PRIM_H12                     = 0x00000035,\nSC_TILE_PER_PRIM_H13                     = 0x00000036,\nSC_TILE_PER_PRIM_H14                     = 0x00000037,\nSC_TILE_PER_PRIM_H15                     = 0x00000038,\nSC_TILE_PER_PRIM_H16                     = 0x00000039,\nSC_TILE_PER_SUPERTILE_H0                 = 0x0000003a,\nSC_TILE_PER_SUPERTILE_H1                 = 0x0000003b,\nSC_TILE_PER_SUPERTILE_H2                 = 0x0000003c,\nSC_TILE_PER_SUPERTILE_H3                 = 0x0000003d,\nSC_TILE_PER_SUPERTILE_H4                 = 0x0000003e,\nSC_TILE_PER_SUPERTILE_H5                 = 0x0000003f,\nSC_TILE_PER_SUPERTILE_H6                 = 0x00000040,\nSC_TILE_PER_SUPERTILE_H7                 = 0x00000041,\nSC_TILE_PER_SUPERTILE_H8                 = 0x00000042,\nSC_TILE_PER_SUPERTILE_H9                 = 0x00000043,\nSC_TILE_PER_SUPERTILE_H10                = 0x00000044,\nSC_TILE_PER_SUPERTILE_H11                = 0x00000045,\nSC_TILE_PER_SUPERTILE_H12                = 0x00000046,\nSC_TILE_PER_SUPERTILE_H13                = 0x00000047,\nSC_TILE_PER_SUPERTILE_H14                = 0x00000048,\nSC_TILE_PER_SUPERTILE_H15                = 0x00000049,\nSC_TILE_PER_SUPERTILE_H16                = 0x0000004a,\nSC_TILE_PICKED_H1                        = 0x0000004b,\nSC_TILE_PICKED_H2                        = 0x0000004c,\nSC_TILE_PICKED_H3                        = 0x0000004d,\nSC_TILE_PICKED_H4                        = 0x0000004e,\nSC_QZ0_TILE_COUNT                        = 0x0000004f,\nSC_QZ1_TILE_COUNT                        = 0x00000050,\nSC_QZ2_TILE_COUNT                        = 0x00000051,\nSC_QZ3_TILE_COUNT                        = 0x00000052,\nSC_QZ0_TILE_COVERED_COUNT                = 0x00000053,\nSC_QZ1_TILE_COVERED_COUNT                = 0x00000054,\nSC_QZ2_TILE_COVERED_COUNT                = 0x00000055,\nSC_QZ3_TILE_COVERED_COUNT                = 0x00000056,\nSC_QZ0_TILE_NOT_COVERED_COUNT            = 0x00000057,\nSC_QZ1_TILE_NOT_COVERED_COUNT            = 0x00000058,\nSC_QZ2_TILE_NOT_COVERED_COUNT            = 0x00000059,\nSC_QZ3_TILE_NOT_COVERED_COUNT            = 0x0000005a,\nSC_QZ0_QUAD_PER_TILE_H0                  = 0x0000005b,\nSC_QZ0_QUAD_PER_TILE_H1                  = 0x0000005c,\nSC_QZ0_QUAD_PER_TILE_H2                  = 0x0000005d,\nSC_QZ0_QUAD_PER_TILE_H3                  = 0x0000005e,\nSC_QZ0_QUAD_PER_TILE_H4                  = 0x0000005f,\nSC_QZ0_QUAD_PER_TILE_H5                  = 0x00000060,\nSC_QZ0_QUAD_PER_TILE_H6                  = 0x00000061,\nSC_QZ0_QUAD_PER_TILE_H7                  = 0x00000062,\nSC_QZ0_QUAD_PER_TILE_H8                  = 0x00000063,\nSC_QZ0_QUAD_PER_TILE_H9                  = 0x00000064,\nSC_QZ0_QUAD_PER_TILE_H10                 = 0x00000065,\nSC_QZ0_QUAD_PER_TILE_H11                 = 0x00000066,\nSC_QZ0_QUAD_PER_TILE_H12                 = 0x00000067,\nSC_QZ0_QUAD_PER_TILE_H13                 = 0x00000068,\nSC_QZ0_QUAD_PER_TILE_H14                 = 0x00000069,\nSC_QZ0_QUAD_PER_TILE_H15                 = 0x0000006a,\nSC_QZ0_QUAD_PER_TILE_H16                 = 0x0000006b,\nSC_QZ1_QUAD_PER_TILE_H0                  = 0x0000006c,\nSC_QZ1_QUAD_PER_TILE_H1                  = 0x0000006d,\nSC_QZ1_QUAD_PER_TILE_H2                  = 0x0000006e,\nSC_QZ1_QUAD_PER_TILE_H3                  = 0x0000006f,\nSC_QZ1_QUAD_PER_TILE_H4                  = 0x00000070,\nSC_QZ1_QUAD_PER_TILE_H5                  = 0x00000071,\nSC_QZ1_QUAD_PER_TILE_H6                  = 0x00000072,\nSC_QZ1_QUAD_PER_TILE_H7                  = 0x00000073,\nSC_QZ1_QUAD_PER_TILE_H8                  = 0x00000074,\nSC_QZ1_QUAD_PER_TILE_H9                  = 0x00000075,\nSC_QZ1_QUAD_PER_TILE_H10                 = 0x00000076,\nSC_QZ1_QUAD_PER_TILE_H11                 = 0x00000077,\nSC_QZ1_QUAD_PER_TILE_H12                 = 0x00000078,\nSC_QZ1_QUAD_PER_TILE_H13                 = 0x00000079,\nSC_QZ1_QUAD_PER_TILE_H14                 = 0x0000007a,\nSC_QZ1_QUAD_PER_TILE_H15                 = 0x0000007b,\nSC_QZ1_QUAD_PER_TILE_H16                 = 0x0000007c,\nSC_QZ2_QUAD_PER_TILE_H0                  = 0x0000007d,\nSC_QZ2_QUAD_PER_TILE_H1                  = 0x0000007e,\nSC_QZ2_QUAD_PER_TILE_H2                  = 0x0000007f,\nSC_QZ2_QUAD_PER_TILE_H3                  = 0x00000080,\nSC_QZ2_QUAD_PER_TILE_H4                  = 0x00000081,\nSC_QZ2_QUAD_PER_TILE_H5                  = 0x00000082,\nSC_QZ2_QUAD_PER_TILE_H6                  = 0x00000083,\nSC_QZ2_QUAD_PER_TILE_H7                  = 0x00000084,\nSC_QZ2_QUAD_PER_TILE_H8                  = 0x00000085,\nSC_QZ2_QUAD_PER_TILE_H9                  = 0x00000086,\nSC_QZ2_QUAD_PER_TILE_H10                 = 0x00000087,\nSC_QZ2_QUAD_PER_TILE_H11                 = 0x00000088,\nSC_QZ2_QUAD_PER_TILE_H12                 = 0x00000089,\nSC_QZ2_QUAD_PER_TILE_H13                 = 0x0000008a,\nSC_QZ2_QUAD_PER_TILE_H14                 = 0x0000008b,\nSC_QZ2_QUAD_PER_TILE_H15                 = 0x0000008c,\nSC_QZ2_QUAD_PER_TILE_H16                 = 0x0000008d,\nSC_QZ3_QUAD_PER_TILE_H0                  = 0x0000008e,\nSC_QZ3_QUAD_PER_TILE_H1                  = 0x0000008f,\nSC_QZ3_QUAD_PER_TILE_H2                  = 0x00000090,\nSC_QZ3_QUAD_PER_TILE_H3                  = 0x00000091,\nSC_QZ3_QUAD_PER_TILE_H4                  = 0x00000092,\nSC_QZ3_QUAD_PER_TILE_H5                  = 0x00000093,\nSC_QZ3_QUAD_PER_TILE_H6                  = 0x00000094,\nSC_QZ3_QUAD_PER_TILE_H7                  = 0x00000095,\nSC_QZ3_QUAD_PER_TILE_H8                  = 0x00000096,\nSC_QZ3_QUAD_PER_TILE_H9                  = 0x00000097,\nSC_QZ3_QUAD_PER_TILE_H10                 = 0x00000098,\nSC_QZ3_QUAD_PER_TILE_H11                 = 0x00000099,\nSC_QZ3_QUAD_PER_TILE_H12                 = 0x0000009a,\nSC_QZ3_QUAD_PER_TILE_H13                 = 0x0000009b,\nSC_QZ3_QUAD_PER_TILE_H14                 = 0x0000009c,\nSC_QZ3_QUAD_PER_TILE_H15                 = 0x0000009d,\nSC_QZ3_QUAD_PER_TILE_H16                 = 0x0000009e,\nSC_QZ0_QUAD_COUNT                        = 0x0000009f,\nSC_QZ1_QUAD_COUNT                        = 0x000000a0,\nSC_QZ2_QUAD_COUNT                        = 0x000000a1,\nSC_QZ3_QUAD_COUNT                        = 0x000000a2,\nSC_P0_HIZ_TILE_COUNT                     = 0x000000a3,\nSC_P1_HIZ_TILE_COUNT                     = 0x000000a4,\nSC_P2_HIZ_TILE_COUNT                     = 0x000000a5,\nSC_P3_HIZ_TILE_COUNT                     = 0x000000a6,\nSC_P0_HIZ_QUAD_PER_TILE_H0               = 0x000000a7,\nSC_P0_HIZ_QUAD_PER_TILE_H1               = 0x000000a8,\nSC_P0_HIZ_QUAD_PER_TILE_H2               = 0x000000a9,\nSC_P0_HIZ_QUAD_PER_TILE_H3               = 0x000000aa,\nSC_P0_HIZ_QUAD_PER_TILE_H4               = 0x000000ab,\nSC_P0_HIZ_QUAD_PER_TILE_H5               = 0x000000ac,\nSC_P0_HIZ_QUAD_PER_TILE_H6               = 0x000000ad,\nSC_P0_HIZ_QUAD_PER_TILE_H7               = 0x000000ae,\nSC_P0_HIZ_QUAD_PER_TILE_H8               = 0x000000af,\nSC_P0_HIZ_QUAD_PER_TILE_H9               = 0x000000b0,\nSC_P0_HIZ_QUAD_PER_TILE_H10              = 0x000000b1,\nSC_P0_HIZ_QUAD_PER_TILE_H11              = 0x000000b2,\nSC_P0_HIZ_QUAD_PER_TILE_H12              = 0x000000b3,\nSC_P0_HIZ_QUAD_PER_TILE_H13              = 0x000000b4,\nSC_P0_HIZ_QUAD_PER_TILE_H14              = 0x000000b5,\nSC_P0_HIZ_QUAD_PER_TILE_H15              = 0x000000b6,\nSC_P0_HIZ_QUAD_PER_TILE_H16              = 0x000000b7,\nSC_P1_HIZ_QUAD_PER_TILE_H0               = 0x000000b8,\nSC_P1_HIZ_QUAD_PER_TILE_H1               = 0x000000b9,\nSC_P1_HIZ_QUAD_PER_TILE_H2               = 0x000000ba,\nSC_P1_HIZ_QUAD_PER_TILE_H3               = 0x000000bb,\nSC_P1_HIZ_QUAD_PER_TILE_H4               = 0x000000bc,\nSC_P1_HIZ_QUAD_PER_TILE_H5               = 0x000000bd,\nSC_P1_HIZ_QUAD_PER_TILE_H6               = 0x000000be,\nSC_P1_HIZ_QUAD_PER_TILE_H7               = 0x000000bf,\nSC_P1_HIZ_QUAD_PER_TILE_H8               = 0x000000c0,\nSC_P1_HIZ_QUAD_PER_TILE_H9               = 0x000000c1,\nSC_P1_HIZ_QUAD_PER_TILE_H10              = 0x000000c2,\nSC_P1_HIZ_QUAD_PER_TILE_H11              = 0x000000c3,\nSC_P1_HIZ_QUAD_PER_TILE_H12              = 0x000000c4,\nSC_P1_HIZ_QUAD_PER_TILE_H13              = 0x000000c5,\nSC_P1_HIZ_QUAD_PER_TILE_H14              = 0x000000c6,\nSC_P1_HIZ_QUAD_PER_TILE_H15              = 0x000000c7,\nSC_P1_HIZ_QUAD_PER_TILE_H16              = 0x000000c8,\nSC_P2_HIZ_QUAD_PER_TILE_H0               = 0x000000c9,\nSC_P2_HIZ_QUAD_PER_TILE_H1               = 0x000000ca,\nSC_P2_HIZ_QUAD_PER_TILE_H2               = 0x000000cb,\nSC_P2_HIZ_QUAD_PER_TILE_H3               = 0x000000cc,\nSC_P2_HIZ_QUAD_PER_TILE_H4               = 0x000000cd,\nSC_P2_HIZ_QUAD_PER_TILE_H5               = 0x000000ce,\nSC_P2_HIZ_QUAD_PER_TILE_H6               = 0x000000cf,\nSC_P2_HIZ_QUAD_PER_TILE_H7               = 0x000000d0,\nSC_P2_HIZ_QUAD_PER_TILE_H8               = 0x000000d1,\nSC_P2_HIZ_QUAD_PER_TILE_H9               = 0x000000d2,\nSC_P2_HIZ_QUAD_PER_TILE_H10              = 0x000000d3,\nSC_P2_HIZ_QUAD_PER_TILE_H11              = 0x000000d4,\nSC_P2_HIZ_QUAD_PER_TILE_H12              = 0x000000d5,\nSC_P2_HIZ_QUAD_PER_TILE_H13              = 0x000000d6,\nSC_P2_HIZ_QUAD_PER_TILE_H14              = 0x000000d7,\nSC_P2_HIZ_QUAD_PER_TILE_H15              = 0x000000d8,\nSC_P2_HIZ_QUAD_PER_TILE_H16              = 0x000000d9,\nSC_P3_HIZ_QUAD_PER_TILE_H0               = 0x000000da,\nSC_P3_HIZ_QUAD_PER_TILE_H1               = 0x000000db,\nSC_P3_HIZ_QUAD_PER_TILE_H2               = 0x000000dc,\nSC_P3_HIZ_QUAD_PER_TILE_H3               = 0x000000dd,\nSC_P3_HIZ_QUAD_PER_TILE_H4               = 0x000000de,\nSC_P3_HIZ_QUAD_PER_TILE_H5               = 0x000000df,\nSC_P3_HIZ_QUAD_PER_TILE_H6               = 0x000000e0,\nSC_P3_HIZ_QUAD_PER_TILE_H7               = 0x000000e1,\nSC_P3_HIZ_QUAD_PER_TILE_H8               = 0x000000e2,\nSC_P3_HIZ_QUAD_PER_TILE_H9               = 0x000000e3,\nSC_P3_HIZ_QUAD_PER_TILE_H10              = 0x000000e4,\nSC_P3_HIZ_QUAD_PER_TILE_H11              = 0x000000e5,\nSC_P3_HIZ_QUAD_PER_TILE_H12              = 0x000000e6,\nSC_P3_HIZ_QUAD_PER_TILE_H13              = 0x000000e7,\nSC_P3_HIZ_QUAD_PER_TILE_H14              = 0x000000e8,\nSC_P3_HIZ_QUAD_PER_TILE_H15              = 0x000000e9,\nSC_P3_HIZ_QUAD_PER_TILE_H16              = 0x000000ea,\nSC_P0_HIZ_QUAD_COUNT                     = 0x000000eb,\nSC_P1_HIZ_QUAD_COUNT                     = 0x000000ec,\nSC_P2_HIZ_QUAD_COUNT                     = 0x000000ed,\nSC_P3_HIZ_QUAD_COUNT                     = 0x000000ee,\nSC_P0_DETAIL_QUAD_COUNT                  = 0x000000ef,\nSC_P1_DETAIL_QUAD_COUNT                  = 0x000000f0,\nSC_P2_DETAIL_QUAD_COUNT                  = 0x000000f1,\nSC_P3_DETAIL_QUAD_COUNT                  = 0x000000f2,\nSC_P0_DETAIL_QUAD_WITH_1_PIX             = 0x000000f3,\nSC_P0_DETAIL_QUAD_WITH_2_PIX             = 0x000000f4,\nSC_P0_DETAIL_QUAD_WITH_3_PIX             = 0x000000f5,\nSC_P0_DETAIL_QUAD_WITH_4_PIX             = 0x000000f6,\nSC_P1_DETAIL_QUAD_WITH_1_PIX             = 0x000000f7,\nSC_P1_DETAIL_QUAD_WITH_2_PIX             = 0x000000f8,\nSC_P1_DETAIL_QUAD_WITH_3_PIX             = 0x000000f9,\nSC_P1_DETAIL_QUAD_WITH_4_PIX             = 0x000000fa,\nSC_P2_DETAIL_QUAD_WITH_1_PIX             = 0x000000fb,\nSC_P2_DETAIL_QUAD_WITH_2_PIX             = 0x000000fc,\nSC_P2_DETAIL_QUAD_WITH_3_PIX             = 0x000000fd,\nSC_P2_DETAIL_QUAD_WITH_4_PIX             = 0x000000fe,\nSC_P3_DETAIL_QUAD_WITH_1_PIX             = 0x000000ff,\nSC_P3_DETAIL_QUAD_WITH_2_PIX             = 0x00000100,\nSC_P3_DETAIL_QUAD_WITH_3_PIX             = 0x00000101,\nSC_P3_DETAIL_QUAD_WITH_4_PIX             = 0x00000102,\nSC_EARLYZ_QUAD_COUNT                     = 0x00000103,\nSC_EARLYZ_QUAD_WITH_1_PIX                = 0x00000104,\nSC_EARLYZ_QUAD_WITH_2_PIX                = 0x00000105,\nSC_EARLYZ_QUAD_WITH_3_PIX                = 0x00000106,\nSC_EARLYZ_QUAD_WITH_4_PIX                = 0x00000107,\nSC_PKR_QUAD_PER_ROW_H1                   = 0x00000108,\nSC_PKR_QUAD_PER_ROW_H2                   = 0x00000109,\nSC_PKR_4X2_QUAD_SPLIT                    = 0x0000010a,\nSC_PKR_4X2_FILL_QUAD                     = 0x0000010b,\nSC_PKR_END_OF_VECTOR                     = 0x0000010c,\nSC_PKR_CONTROL_XFER                      = 0x0000010d,\nSC_PKR_DBHANG_FORCE_EOV                  = 0x0000010e,\nSC_REG_SCLK_BUSY                         = 0x0000010f,\nSC_GRP0_DYN_SCLK_BUSY                    = 0x00000110,\nSC_GRP1_DYN_SCLK_BUSY                    = 0x00000111,\nSC_GRP2_DYN_SCLK_BUSY                    = 0x00000112,\nSC_GRP3_DYN_SCLK_BUSY                    = 0x00000113,\nSC_GRP4_DYN_SCLK_BUSY                    = 0x00000114,\nSC_PA0_SC_DATA_FIFO_RD                   = 0x00000115,\nSC_PA0_SC_DATA_FIFO_WE                   = 0x00000116,\nSC_PA1_SC_DATA_FIFO_RD                   = 0x00000117,\nSC_PA1_SC_DATA_FIFO_WE                   = 0x00000118,\nSC_PS_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES   = 0x00000119,\nSC_PS_ARB_XFC_ONLY_PRIM_CYCLES           = 0x0000011a,\nSC_PS_ARB_XFC_ONLY_ONE_INC_PER_PRIM      = 0x0000011b,\nSC_PS_ARB_STALLED_FROM_BELOW             = 0x0000011c,\nSC_PS_ARB_STARVED_FROM_ABOVE             = 0x0000011d,\nSC_PS_ARB_SC_BUSY                        = 0x0000011e,\nSC_PS_ARB_PA_SC_BUSY                     = 0x0000011f,\nSC_PA2_SC_DATA_FIFO_RD                   = 0x00000120,\nSC_PA2_SC_DATA_FIFO_WE                   = 0x00000121,\nSC_PA3_SC_DATA_FIFO_RD                   = 0x00000122,\nSC_PA3_SC_DATA_FIFO_WE                   = 0x00000123,\nSC_PA_SC_DEALLOC_0_0_WE                  = 0x00000124,\nSC_PA_SC_DEALLOC_0_1_WE                  = 0x00000125,\nSC_PA_SC_DEALLOC_1_0_WE                  = 0x00000126,\nSC_PA_SC_DEALLOC_1_1_WE                  = 0x00000127,\nSC_PA_SC_DEALLOC_2_0_WE                  = 0x00000128,\nSC_PA_SC_DEALLOC_2_1_WE                  = 0x00000129,\nSC_PA_SC_DEALLOC_3_0_WE                  = 0x0000012a,\nSC_PA_SC_DEALLOC_3_1_WE                  = 0x0000012b,\nSC_PA0_SC_EOP_WE                         = 0x0000012c,\nSC_PA0_SC_EOPG_WE                        = 0x0000012d,\nSC_PA0_SC_EVENT_WE                       = 0x0000012e,\nSC_PA1_SC_EOP_WE                         = 0x0000012f,\nSC_PA1_SC_EOPG_WE                        = 0x00000130,\nSC_PA1_SC_EVENT_WE                       = 0x00000131,\nSC_PA2_SC_EOP_WE                         = 0x00000132,\nSC_PA2_SC_EOPG_WE                        = 0x00000133,\nSC_PA2_SC_EVENT_WE                       = 0x00000134,\nSC_PA3_SC_EOP_WE                         = 0x00000135,\nSC_PA3_SC_EOPG_WE                        = 0x00000136,\nSC_PA3_SC_EVENT_WE                       = 0x00000137,\nSC_PS_ARB_OOO_THRESHOLD_SWITCH_TO_DESIRED_FIFO = 0x00000138,\nSC_PS_ARB_OOO_FIFO_EMPTY_SWITCH          = 0x00000139,\nSC_PS_ARB_NULL_PRIM_BUBBLE_POP           = 0x0000013a,\nSC_PS_ARB_EOP_POP_SYNC_POP               = 0x0000013b,\nSC_PS_ARB_EVENT_SYNC_POP                 = 0x0000013c,\nSC_PS_ENG_MULTICYCLE_BUBBLE              = 0x0000013d,\nSC_PA0_SC_FPOV_WE                        = 0x0000013e,\nSC_PA1_SC_FPOV_WE                        = 0x0000013f,\nSC_PA2_SC_FPOV_WE                        = 0x00000140,\nSC_PA3_SC_FPOV_WE                        = 0x00000141,\nSC_PA0_SC_LPOV_WE                        = 0x00000142,\nSC_PA1_SC_LPOV_WE                        = 0x00000143,\nSC_PA2_SC_LPOV_WE                        = 0x00000144,\nSC_PA3_SC_LPOV_WE                        = 0x00000145,\nSC_SPI_DEALLOC_0_0                       = 0x00000146,\nSC_SPI_DEALLOC_0_1                       = 0x00000147,\nSC_SPI_DEALLOC_0_2                       = 0x00000148,\nSC_SPI_DEALLOC_1_0                       = 0x00000149,\nSC_SPI_DEALLOC_1_1                       = 0x0000014a,\nSC_SPI_DEALLOC_1_2                       = 0x0000014b,\nSC_SPI_DEALLOC_2_0                       = 0x0000014c,\nSC_SPI_DEALLOC_2_1                       = 0x0000014d,\nSC_SPI_DEALLOC_2_2                       = 0x0000014e,\nSC_SPI_DEALLOC_3_0                       = 0x0000014f,\nSC_SPI_DEALLOC_3_1                       = 0x00000150,\nSC_SPI_DEALLOC_3_2                       = 0x00000151,\nSC_SPI_FPOV_0                            = 0x00000152,\nSC_SPI_FPOV_1                            = 0x00000153,\nSC_SPI_FPOV_2                            = 0x00000154,\nSC_SPI_FPOV_3                            = 0x00000155,\nSC_SPI_EVENT                             = 0x00000156,\nSC_PS_TS_EVENT_FIFO_PUSH                 = 0x00000157,\nSC_PS_TS_EVENT_FIFO_POP                  = 0x00000158,\nSC_PS_CTX_DONE_FIFO_PUSH                 = 0x00000159,\nSC_PS_CTX_DONE_FIFO_POP                  = 0x0000015a,\nSC_MULTICYCLE_BUBBLE_FREEZE              = 0x0000015b,\nSC_EOP_SYNC_WINDOW                       = 0x0000015c,\nSC_PA0_SC_NULL_WE                        = 0x0000015d,\nSC_PA0_SC_NULL_DEALLOC_WE                = 0x0000015e,\nSC_PA0_SC_DATA_FIFO_EOPG_RD              = 0x0000015f,\nSC_PA0_SC_DATA_FIFO_EOP_RD               = 0x00000160,\nSC_PA0_SC_DEALLOC_0_RD                   = 0x00000161,\nSC_PA0_SC_DEALLOC_1_RD                   = 0x00000162,\nSC_PA1_SC_DATA_FIFO_EOPG_RD              = 0x00000163,\nSC_PA1_SC_DATA_FIFO_EOP_RD               = 0x00000164,\nSC_PA1_SC_DEALLOC_0_RD                   = 0x00000165,\nSC_PA1_SC_DEALLOC_1_RD                   = 0x00000166,\nSC_PA1_SC_NULL_WE                        = 0x00000167,\nSC_PA1_SC_NULL_DEALLOC_WE                = 0x00000168,\nSC_PA2_SC_DATA_FIFO_EOPG_RD              = 0x00000169,\nSC_PA2_SC_DATA_FIFO_EOP_RD               = 0x0000016a,\nSC_PA2_SC_DEALLOC_0_RD                   = 0x0000016b,\nSC_PA2_SC_DEALLOC_1_RD                   = 0x0000016c,\nSC_PA2_SC_NULL_WE                        = 0x0000016d,\nSC_PA2_SC_NULL_DEALLOC_WE                = 0x0000016e,\nSC_PA3_SC_DATA_FIFO_EOPG_RD              = 0x0000016f,\nSC_PA3_SC_DATA_FIFO_EOP_RD               = 0x00000170,\nSC_PA3_SC_DEALLOC_0_RD                   = 0x00000171,\nSC_PA3_SC_DEALLOC_1_RD                   = 0x00000172,\nSC_PA3_SC_NULL_WE                        = 0x00000173,\nSC_PA3_SC_NULL_DEALLOC_WE                = 0x00000174,\nSC_PS_PA0_SC_FIFO_EMPTY                  = 0x00000175,\nSC_PS_PA0_SC_FIFO_FULL                   = 0x00000176,\nSC_RESERVED_0                            = 0x00000177,\nSC_PS_PA1_SC_FIFO_EMPTY                  = 0x00000178,\nSC_PS_PA1_SC_FIFO_FULL                   = 0x00000179,\nSC_RESERVED_1                            = 0x0000017a,\nSC_PS_PA2_SC_FIFO_EMPTY                  = 0x0000017b,\nSC_PS_PA2_SC_FIFO_FULL                   = 0x0000017c,\nSC_RESERVED_2                            = 0x0000017d,\nSC_PS_PA3_SC_FIFO_EMPTY                  = 0x0000017e,\nSC_PS_PA3_SC_FIFO_FULL                   = 0x0000017f,\nSC_RESERVED_3                            = 0x00000180,\nSC_BUSY_PROCESSING_MULTICYCLE_PRIM       = 0x00000181,\nSC_BUSY_CNT_NOT_ZERO                     = 0x00000182,\nSC_BM_BUSY                               = 0x00000183,\nSC_BACKEND_BUSY                          = 0x00000184,\nSC_SCF_SCB_INTERFACE_BUSY                = 0x00000185,\nSC_SCB_BUSY                              = 0x00000186,\nSC_STARVED_BY_PA_WITH_UNSELECTED_PA_NOT_EMPTY = 0x00000187,\nSC_STARVED_BY_PA_WITH_UNSELECTED_PA_FULL = 0x00000188,\nSC_PBB_BIN_HIST_NUM_PRIMS                = 0x00000189,\nSC_PBB_BATCH_HIST_NUM_PRIMS              = 0x0000018a,\nSC_PBB_BIN_HIST_NUM_CONTEXTS             = 0x0000018b,\nSC_PBB_BATCH_HIST_NUM_CONTEXTS           = 0x0000018c,\nSC_PBB_BIN_HIST_NUM_PERSISTENT_STATES    = 0x0000018d,\nSC_PBB_BATCH_HIST_NUM_PERSISTENT_STATES  = 0x0000018e,\nSC_PBB_BATCH_HIST_NUM_PS_WAVE_BREAKS     = 0x0000018f,\nSC_PBB_BATCH_HIST_NUM_TRIV_REJECTED_PRIMS = 0x00000190,\nSC_PBB_BATCH_HIST_NUM_ROWS_PER_PRIM      = 0x00000191,\nSC_PBB_BATCH_HIST_NUM_COLUMNS_PER_ROW    = 0x00000192,\nSC_PBB_BUSY                              = 0x00000193,\nSC_PBB_BUSY_AND_NO_SENDS                 = 0x00000194,\nSC_PBB_STALLS_PA_DUE_TO_NO_TILES         = 0x00000195,\nSC_PBB_NUM_BINS                          = 0x00000196,\nSC_PBB_END_OF_BIN                        = 0x00000197,\nSC_PBB_END_OF_BATCH                      = 0x00000198,\nSC_PBB_PRIMBIN_PROCESSED                 = 0x00000199,\nSC_PBB_PRIM_ADDED_TO_BATCH               = 0x0000019a,\nSC_PBB_NONBINNED_PRIM                    = 0x0000019b,\nSC_PBB_TOTAL_REAL_PRIMS_OUT_OF_PBB       = 0x0000019c,\nSC_PBB_TOTAL_NULL_PRIMS_OUT_OF_PBB       = 0x0000019d,\nSC_PBB_IDLE_CLK_DUE_TO_ROW_TO_COLUMN_TRANSITION = 0x0000019e,\nSC_PBB_IDLE_CLK_DUE_TO_FALSE_POSITIVE_ON_ROW = 0x0000019f,\nSC_PBB_IDLE_CLK_DUE_TO_FALSE_POSITIVE_ON_COLUMN = 0x000001a0,\nSC_PBB_BATCH_BREAK_DUE_TO_PERSISTENT_STATE = 0x000001a1,\nSC_PBB_BATCH_BREAK_DUE_TO_CONTEXT_STATE  = 0x000001a2,\nSC_PBB_BATCH_BREAK_DUE_TO_PRIM           = 0x000001a3,\nSC_PBB_BATCH_BREAK_DUE_TO_PC_STORAGE     = 0x000001a4,\nSC_PBB_BATCH_BREAK_DUE_TO_EVENT          = 0x000001a5,\nSC_PBB_BATCH_BREAK_DUE_TO_FPOV_LIMIT     = 0x000001a6,\nSC_POPS_INTRA_WAVE_OVERLAPS              = 0x000001a7,\nSC_POPS_FORCE_EOV                        = 0x000001a8,\nSC_PKR_QUAD_OVLP_NOT_FOUND_IN_WAVE_TABLE_AND_WAVES_SINCE_OVLP_SET_TO_MAX = 0x000001a9,\nSC_PKR_QUAD_OVLP_NOT_FOUND_IN_WAVE_TABLE_AND_NO_CHANGE_TO_WAVES_SINCE_OVLP = 0x000001aa,\nSC_PKR_QUAD_OVLP_FOUND_IN_WAVE_TABLE     = 0x000001ab,\nSC_FULL_FULL_QUAD                        = 0x000001ac,\nSC_FULL_HALF_QUAD                        = 0x000001ad,\nSC_FULL_QTR_QUAD                         = 0x000001ae,\nSC_HALF_FULL_QUAD                        = 0x000001af,\nSC_HALF_HALF_QUAD                        = 0x000001b0,\nSC_HALF_QTR_QUAD                         = 0x000001b1,\nSC_QTR_FULL_QUAD                         = 0x000001b2,\nSC_QTR_HALF_QUAD                         = 0x000001b3,\nSC_QTR_QTR_QUAD                          = 0x000001b4,\nSC_GRP5_DYN_SCLK_BUSY                    = 0x000001b5,\nSC_GRP6_DYN_SCLK_BUSY                    = 0x000001b6,\nSC_GRP7_DYN_SCLK_BUSY                    = 0x000001b7,\nSC_GRP8_DYN_SCLK_BUSY                    = 0x000001b8,\nSC_GRP9_DYN_SCLK_BUSY                    = 0x000001b9,\nSC_PS_TO_BE_SCLK_GATE_STALL              = 0x000001ba,\nSC_PA_TO_PBB_SCLK_GATE_STALL_STALL       = 0x000001bb,\nSC_PK_BUSY                               = 0x000001bc,\nSC_PK_MAX_DEALLOC_FORCE_EOV              = 0x000001bd,\nSC_PK_DEALLOC_WAVE_BREAK                 = 0x000001be,\nSC_SPI_SEND                              = 0x000001bf,\nSC_SPI_CREDIT_AT_ZERO_WITH_PENDING_SEND  = 0x000001c0,\nSC_SPI_CREDIT_AT_MAX                     = 0x000001c1,\nSC_SPI_CREDIT_AT_MAX_NO_PENDING_SEND     = 0x000001c2,\nSC_BCI_SEND                              = 0x000001c3,\nSC_BCI_CREDIT_AT_ZERO_WITH_PENDING_SEND  = 0x000001c4,\nSC_BCI_CREDIT_AT_MAX                     = 0x000001c5,\nSC_BCI_CREDIT_AT_MAX_NO_PENDING_SEND     = 0x000001c6,\nSC_SPIBC_FULL_FREEZE                     = 0x000001c7,\nSC_PW_BM_PASS_EMPTY_PRIM                 = 0x000001c8,\nSC_SUPERTILE_COUNT_EXCLUDE_PASS_EMPTY_PRIM = 0x000001c9,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H0 = 0x000001ca,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H1 = 0x000001cb,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H2 = 0x000001cc,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H3 = 0x000001cd,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H4 = 0x000001ce,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H5 = 0x000001cf,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H6 = 0x000001d0,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H7 = 0x000001d1,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H8 = 0x000001d2,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H9 = 0x000001d3,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H10 = 0x000001d4,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H11 = 0x000001d5,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H12 = 0x000001d6,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H13 = 0x000001d7,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H14 = 0x000001d8,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H15 = 0x000001d9,\nSC_SUPERTILE_PER_PRIM_EXCLUDE_PASS_EMPTY_PRIM_H16 = 0x000001da,\nSC_DB0_TILE_INTERFACE_BUSY               = 0x000001db,\nSC_DB0_TILE_INTERFACE_SEND               = 0x000001dc,\nSC_DB0_TILE_INTERFACE_SEND_EVENT         = 0x000001dd,\nSC_DB0_TILE_INTERFACE_SEND_SOP_ONLY_EVENT = 0x000001de,\nSC_DB0_TILE_INTERFACE_SEND_SOP           = 0x000001df,\nSC_DB0_TILE_INTERFACE_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x000001e0,\nSC_DB0_TILE_INTERFACE_CREDIT_AT_MAX      = 0x000001e1,\nSC_DB0_TILE_INTERFACE_CREDIT_AT_MAX_WITH_NO_PENDING_SEND = 0x000001e2,\nSC_DB1_TILE_INTERFACE_BUSY               = 0x000001e3,\nSC_DB1_TILE_INTERFACE_SEND               = 0x000001e4,\nSC_DB1_TILE_INTERFACE_SEND_EVENT         = 0x000001e5,\nSC_DB1_TILE_INTERFACE_SEND_SOP_ONLY_EVENT = 0x000001e6,\nSC_DB1_TILE_INTERFACE_SEND_SOP           = 0x000001e7,\nSC_DB1_TILE_INTERFACE_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x000001e8,\nSC_DB1_TILE_INTERFACE_CREDIT_AT_MAX      = 0x000001e9,\nSC_DB1_TILE_INTERFACE_CREDIT_AT_MAX_WITH_NO_PENDING_SEND = 0x000001ea,\nSC_BACKEND_PRIM_FIFO_FULL                = 0x000001eb,\nSC_PBB_BATCH_BREAK_DUE_TO_TIMEOUT_COUNTER = 0x000001ec,\nSC_PBB_BATCH_BREAK_DUE_TO_NONBINNED_BATCH = 0x000001ed,\nSC_PBB_BATCH_BREAK_DUE_TO_DEBUG_DATA_PER_DRAW_DISPATCH = 0x000001ee,\nSC_PBB_BATCH_BREAK_DUE_TO_OVERRIDE_REGISTER_PERSISTENT = 0x000001ef,\nSC_PBB_BATCH_BREAK_DUE_TO_OVERRIDE_REGISTER_CONTEXT = 0x000001f0,\nSC_PBB_BATCH_BREAK_DUE_TO_OVERRIDE_REGISTER_FPOV = 0x000001f1,\nSC_PBB_BATCH_BREAK_DUE_TO_NEW_SC_MODE    = 0x000001f2,\nSC_PBB_BATCH_BREAK_DUE_TO_BINNING_MODE_CHANGE = 0x000001f3,\nSC_PBB_BATCH_BREAK_DUE_TO_PIPELINE_EVENT_COUNT = 0x000001f4,\nSC_PBB_BATCH_BREAK_DUE_TO_PIPE_RESET     = 0x000001f5,\nSC_PBB_BATCH_BREAK_DUE_TO_GFX_PIPE_CHANGE = 0x000001f6,\nSC_STALLED_BY_DB0_TILEFIFO               = 0x000001f7,\nSC_DB0_QUAD_INTF_SEND                    = 0x000001f8,\nSC_DB0_QUAD_INTF_BUSY                    = 0x000001f9,\nSC_DB0_QUAD_INTF_STALLED_BY_DB           = 0x000001fa,\nSC_DB0_QUAD_INTF_CREDIT_AT_MAX           = 0x000001fb,\nSC_DB0_QUAD_INTF_IDLE                    = 0x000001fc,\nSC_DB1_QUAD_INTF_SEND                    = 0x000001fd,\nSC_STALLED_BY_DB1_TILEFIFO               = 0x000001fe,\nSC_DB1_QUAD_INTF_BUSY                    = 0x000001ff,\nSC_DB1_QUAD_INTF_STALLED_BY_DB           = 0x00000200,\nSC_DB1_QUAD_INTF_CREDIT_AT_MAX           = 0x00000201,\nSC_DB1_QUAD_INTF_IDLE                    = 0x00000202,\nSC_PKR_WAVE_BREAK_OUTSIDE_REGION         = 0x00000203,\nSC_PKR_WAVE_BREAK_FULL_TILE              = 0x00000204,\nSC_FSR_WALKED                            = 0x00000205,\nSC_PBB_EMPTY_INPUT_CYCLE_WHEN_BATCH_OPEN = 0x00000206,\nSC_PBB_BATCH_BREAK_DUE_TO_NULL_PRIM_BREAK_BATCH_LIMIT = 0x00000207,\nSC_DB0_WE_STALLED_BY_RSLT_FIFO_FULL      = 0x00000208,\nSC_DB0_WE_TILE_MASK_RETURN_FIFO_FULL_WITH_WE_RSLT_FIFO_STALL = 0x00000209,\nSC_DB0_TILE_MASK_FIFO_FULL               = 0x0000020a,\nSC_DB1_WE_STALLED_BY_RSLT_FIFO_FULL      = 0x0000020b,\nSC_DB1_WE_TILE_MASK_RETURN_FIFO_FULL_WITH_WE_RSLT_FIFO_STALL = 0x0000020c,\nSC_DB1_TILE_MASK_FIFO_FULL               = 0x0000020d,\nSC_PS_PM_PBB_TO_PSE_FIFO_WE_STALL_BY_PFF_PW_FULL = 0x0000020e,\nSC_PS_PM_PBB_TO_PSE_FIFO_WE_STALL_BY_ZFF_PW_FULL = 0x0000020f,\nSC_PS_PM_PBB_TO_PSE_FIFO_WE_STALL_BY_PBB_TO_PSE_FIFO_FULL = 0x00000210,\nSC_PS_PM_PFF_PW_FULL                     = 0x00000211,\nSC_PS_PM_ZFF_PW_FULL                     = 0x00000212,\nSC_PS_PM_PBB_TO_PSE_FIFO_FULL            = 0x00000213,\nSC_PK_PM_QD1_FD_CONFLICT_WAVE_BRK_1H     = 0x00000214,\nSC_PK_PM_QD1_FORCE_PARTIAL_FOR_DEALLOC_WAVE_BRK_1H = 0x00000215,\nSC_PK_PM_QD1_AVOID_DEALLOC_ADD_WAVE_BRK_1H = 0x00000216,\nSC_PK_PM_4X2_SPLIT_WAVE_BRK_1H           = 0x00000217,\nSC_PK_PM_PKR_FILL_4X2_WAVE_BRK_1H        = 0x00000218,\nSC_PK_PM_SPLIT_OR_FILL_4X2_WAVE_BRK_1H   = 0x00000219,\nSC_PK_PM_END_OF_VECTOR_WAVE_BRK_1H       = 0x0000021a,\nSC_PK_PM_LAST_AND_DEALLOC_WAVE_BRK_1H    = 0x0000021b,\nSC_PK_PM_CTL_ONLY_CMD_WAVE_BRK_1H        = 0x0000021c,\nSC_PK_PM_AVOID_DEALLOC_ADD_WAVE_BRK_1H   = 0x0000021d,\nSC_PK_PM_FD_CONFLICT_WAVE_BRK_1H         = 0x0000021e,\nSC_PK_PM_FORCE_PARTIAL_FOR_DEALLOC_WAVE_BRK_1H = 0x0000021f,\nSC_PK_PM_AE_CONFLICT_WAVE_BRK_1H         = 0x00000220,\nSC_PK_PM_EOP_OR_LAD_WAVE_BRK_1H          = 0x00000221,\nSC_PK_PM_FULL_TILE_WAVE_BRK_1H           = 0x00000222,\nSC_PK_PM_POPS_FORCE_EOV_WAVE_BRK_1H      = 0x00000223,\nSC_PK_PM_MAX_DEALLOC_FORCE_EOV_WAVE_BRK_1H = 0x00000224,\nSC_PK_PM_WAVE_BREAK_OUTSIDE_REGION_WAVE_BRK_1H = 0x00000225,\nSC_PK_PM_MAX_CLK_CNT_FORCE_EOV_WAVE_BRK_1H = 0x00000226,\nSC_PK_PM_MAX_REZ_CNT_FORCE_EOV_WAVE_BRK_1H = 0x00000227,\nSC_PK_PM_VRS_RATE_X_00_Y_00_QUAD         = 0x00000228,\nSC_PK_PM_VRS_RATE_X_00_Y_01_QUAD         = 0x00000229,\nSC_PK_PM_VRS_RATE_X_00_Y_10_QUAD         = 0x0000022a,\nSC_PK_PM_VRS_RATE_X_00_Y_11_QUAD         = 0x0000022b,\nSC_PK_PM_VRS_RATE_X_01_Y_00_QUAD         = 0x0000022c,\nSC_PK_PM_VRS_RATE_X_01_Y_01_QUAD         = 0x0000022d,\nSC_PK_PM_VRS_RATE_X_01_Y_10_QUAD         = 0x0000022e,\nSC_PK_PM_VRS_RATE_X_01_Y_11_QUAD         = 0x0000022f,\nSC_PK_PM_VRS_RATE_X_10_Y_00_QUAD         = 0x00000230,\nSC_PK_PM_VRS_RATE_X_10_Y_01_QUAD         = 0x00000231,\nSC_PK_PM_VRS_RATE_X_10_Y_10_QUAD         = 0x00000232,\nSC_PK_PM_VRS_RATE_X_10_Y_11_QUAD         = 0x00000233,\nSC_PK_PM_VRS_RATE_X_11_Y_00_QUAD         = 0x00000234,\nSC_PK_PM_VRS_RATE_X_11_Y_01_QUAD         = 0x00000235,\nSC_PK_PM_VRS_RATE_X_11_Y_10_QUAD         = 0x00000236,\nSC_PK_PM_VRS_RATE_X_11_Y_11_QUAD         = 0x00000237,\nSC_PBB_BATCH_BREAK_DUE_TO_PIPELINE_MODE_CHANGE = 0x00000238,\nSC_PBB_RESERVED                          = 0x00000239,\nSC_BM_BE0_STALLED                        = 0x0000023a,\nSC_BM_BE1_STALLED                        = 0x0000023b,\nSC_BM_BE2_STALLED                        = 0x0000023c,\nSC_BM_BE3_STALLED                        = 0x0000023d,\nSC_BM_MULTI_ACCUM_1_BE_STALLED           = 0x0000023e,\nSC_BM_MULTI_ACCUM_2_BE_STALLED           = 0x0000023f,\nSC_BM_MULTI_ACCUM_3_BE_STALLED           = 0x00000240,\nSC_BM_MULTI_ACCUM_4_BE_STALLED           = 0x00000241,\n} SC_PERFCNT_SEL;\n\n \n\ntypedef enum ScMap {\nRASTER_CONFIG_SC_MAP_0                   = 0x00000000,\nRASTER_CONFIG_SC_MAP_1                   = 0x00000001,\nRASTER_CONFIG_SC_MAP_2                   = 0x00000002,\nRASTER_CONFIG_SC_MAP_3                   = 0x00000003,\n} ScMap;\n\n \n\ntypedef enum ScUncertaintyRegionMode {\nSC_HALF_LSB                              = 0x00000000,\nSC_LSB_ONE_SIDED                         = 0x00000001,\nSC_LSB_TWO_SIDED                         = 0x00000002,\n} ScUncertaintyRegionMode;\n\n \n\ntypedef enum ScUncertaintyRegionMult {\nSC_UR_1X                                 = 0x00000000,\nSC_UR_2X                                 = 0x00000001,\nSC_UR_4X                                 = 0x00000002,\nSC_UR_8X                                 = 0x00000003,\n} ScUncertaintyRegionMult;\n\n \n\ntypedef enum ScXsel {\nRASTER_CONFIG_SC_XSEL_8_WIDE_TILE        = 0x00000000,\nRASTER_CONFIG_SC_XSEL_16_WIDE_TILE       = 0x00000001,\nRASTER_CONFIG_SC_XSEL_32_WIDE_TILE       = 0x00000002,\nRASTER_CONFIG_SC_XSEL_64_WIDE_TILE       = 0x00000003,\n} ScXsel;\n\n \n\ntypedef enum ScYsel {\nRASTER_CONFIG_SC_YSEL_8_WIDE_TILE        = 0x00000000,\nRASTER_CONFIG_SC_YSEL_16_WIDE_TILE       = 0x00000001,\nRASTER_CONFIG_SC_YSEL_32_WIDE_TILE       = 0x00000002,\nRASTER_CONFIG_SC_YSEL_64_WIDE_TILE       = 0x00000003,\n} ScYsel;\n\n \n\ntypedef enum SeMap {\nRASTER_CONFIG_SE_MAP_0                   = 0x00000000,\nRASTER_CONFIG_SE_MAP_1                   = 0x00000001,\nRASTER_CONFIG_SE_MAP_2                   = 0x00000002,\nRASTER_CONFIG_SE_MAP_3                   = 0x00000003,\n} SeMap;\n\n \n\ntypedef enum SePairMap {\nRASTER_CONFIG_SE_PAIR_MAP_0              = 0x00000000,\nRASTER_CONFIG_SE_PAIR_MAP_1              = 0x00000001,\nRASTER_CONFIG_SE_PAIR_MAP_2              = 0x00000002,\nRASTER_CONFIG_SE_PAIR_MAP_3              = 0x00000003,\n} SePairMap;\n\n \n\ntypedef enum SePairXsel {\nRASTER_CONFIG_SE_PAIR_XSEL_8_WIDE_TILE   = 0x00000000,\nRASTER_CONFIG_SE_PAIR_XSEL_16_WIDE_TILE  = 0x00000001,\nRASTER_CONFIG_SE_PAIR_XSEL_32_WIDE_TILE  = 0x00000002,\nRASTER_CONFIG_SE_PAIR_XSEL_64_WIDE_TILE  = 0x00000003,\n} SePairXsel;\n\n \n\ntypedef enum SePairYsel {\nRASTER_CONFIG_SE_PAIR_YSEL_8_WIDE_TILE   = 0x00000000,\nRASTER_CONFIG_SE_PAIR_YSEL_16_WIDE_TILE  = 0x00000001,\nRASTER_CONFIG_SE_PAIR_YSEL_32_WIDE_TILE  = 0x00000002,\nRASTER_CONFIG_SE_PAIR_YSEL_64_WIDE_TILE  = 0x00000003,\n} SePairYsel;\n\n \n\ntypedef enum SeXsel {\nRASTER_CONFIG_SE_XSEL_8_WIDE_TILE        = 0x00000000,\nRASTER_CONFIG_SE_XSEL_16_WIDE_TILE       = 0x00000001,\nRASTER_CONFIG_SE_XSEL_32_WIDE_TILE       = 0x00000002,\nRASTER_CONFIG_SE_XSEL_64_WIDE_TILE       = 0x00000003,\n} SeXsel;\n\n \n\ntypedef enum SeYsel {\nRASTER_CONFIG_SE_YSEL_8_WIDE_TILE        = 0x00000000,\nRASTER_CONFIG_SE_YSEL_16_WIDE_TILE       = 0x00000001,\nRASTER_CONFIG_SE_YSEL_32_WIDE_TILE       = 0x00000002,\nRASTER_CONFIG_SE_YSEL_64_WIDE_TILE       = 0x00000003,\n} SeYsel;\n\n \n\ntypedef enum VRSCombinerModeSC {\nSC_VRS_COMB_MODE_PASSTHRU                = 0x00000000,\nSC_VRS_COMB_MODE_OVERRIDE                = 0x00000001,\nSC_VRS_COMB_MODE_MIN                     = 0x00000002,\nSC_VRS_COMB_MODE_MAX                     = 0x00000003,\nSC_VRS_COMB_MODE_SATURATE                = 0x00000004,\n} VRSCombinerModeSC;\n\n \n\ntypedef enum VRSrate {\nVRS_SHADING_RATE_1X1                     = 0x00000000,\nVRS_SHADING_RATE_1X2                     = 0x00000001,\nVRS_SHADING_RATE_UNDEFINED0              = 0x00000002,\nVRS_SHADING_RATE_UNDEFINED1              = 0x00000003,\nVRS_SHADING_RATE_2X1                     = 0x00000004,\nVRS_SHADING_RATE_2X2                     = 0x00000005,\nVRS_SHADING_RATE_2X4                     = 0x00000006,\nVRS_SHADING_RATE_UNDEFINED2              = 0x00000007,\nVRS_SHADING_RATE_UNDEFINED3              = 0x00000008,\nVRS_SHADING_RATE_4X2                     = 0x00000009,\nVRS_SHADING_RATE_4X4                     = 0x0000000a,\nVRS_SHADING_RATE_UNDEFINED4              = 0x0000000b,\nVRS_SHADING_RATE_16X_SSAA                = 0x0000000c,\nVRS_SHADING_RATE_8X_SSAA                 = 0x0000000d,\nVRS_SHADING_RATE_4X_SSAA                 = 0x0000000e,\nVRS_SHADING_RATE_2X_SSAA                 = 0x0000000f,\n} VRSrate;\n\n \n\n \n\ntypedef enum TC_EA_CID {\nTC_EA_CID_RT                             = 0x00000000,\nTC_EA_CID_FMASK                          = 0x00000001,\nTC_EA_CID_DCC                            = 0x00000002,\nTC_EA_CID_TCPMETA                        = 0x00000003,\nTC_EA_CID_Z                              = 0x00000004,\nTC_EA_CID_STENCIL                        = 0x00000005,\nTC_EA_CID_HTILE                          = 0x00000006,\nTC_EA_CID_MISC                           = 0x00000007,\nTC_EA_CID_TCP                            = 0x00000008,\nTC_EA_CID_SQC                            = 0x00000009,\nTC_EA_CID_CPF                            = 0x0000000a,\nTC_EA_CID_CPG                            = 0x0000000b,\nTC_EA_CID_IA                             = 0x0000000c,\nTC_EA_CID_WD                             = 0x0000000d,\nTC_EA_CID_PA                             = 0x0000000e,\nTC_EA_CID_UTCL2_TPI                      = 0x0000000f,\n} TC_EA_CID;\n\n \n\ntypedef enum TC_NACKS {\nTC_NACK_NO_FAULT                         = 0x00000000,\nTC_NACK_PAGE_FAULT                       = 0x00000001,\nTC_NACK_PROTECTION_FAULT                 = 0x00000002,\nTC_NACK_DATA_ERROR                       = 0x00000003,\n} TC_NACKS;\n\n \n\ntypedef enum TC_OP {\nTC_OP_READ                               = 0x00000000,\nTC_OP_ATOMIC_FCMPSWAP_RTN_32             = 0x00000001,\nTC_OP_ATOMIC_FMIN_RTN_32                 = 0x00000002,\nTC_OP_ATOMIC_FMAX_RTN_32                 = 0x00000003,\nTC_OP_RESERVED_FOP_RTN_32_0              = 0x00000004,\nTC_OP_RESERVED_FADD_RTN_32               = 0x00000005,\nTC_OP_RESERVED_FOP_RTN_32_2              = 0x00000006,\nTC_OP_ATOMIC_SWAP_RTN_32                 = 0x00000007,\nTC_OP_ATOMIC_CMPSWAP_RTN_32              = 0x00000008,\nTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_RTN_32 = 0x00000009,\nTC_OP_ATOMIC_FMIN_FLUSH_DENORM_RTN_32    = 0x0000000a,\nTC_OP_ATOMIC_FMAX_FLUSH_DENORM_RTN_32    = 0x0000000b,\nTC_OP_PROBE_FILTER                       = 0x0000000c,\nTC_OP_ATOMIC_FADD_FLUSH_DENORM_RTN_32    = 0x0000000d,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_32_2 = 0x0000000e,\nTC_OP_ATOMIC_ADD_RTN_32                  = 0x0000000f,\nTC_OP_ATOMIC_SUB_RTN_32                  = 0x00000010,\nTC_OP_ATOMIC_SMIN_RTN_32                 = 0x00000011,\nTC_OP_ATOMIC_UMIN_RTN_32                 = 0x00000012,\nTC_OP_ATOMIC_SMAX_RTN_32                 = 0x00000013,\nTC_OP_ATOMIC_UMAX_RTN_32                 = 0x00000014,\nTC_OP_ATOMIC_AND_RTN_32                  = 0x00000015,\nTC_OP_ATOMIC_OR_RTN_32                   = 0x00000016,\nTC_OP_ATOMIC_XOR_RTN_32                  = 0x00000017,\nTC_OP_ATOMIC_INC_RTN_32                  = 0x00000018,\nTC_OP_ATOMIC_DEC_RTN_32                  = 0x00000019,\nTC_OP_WBINVL1_VOL                        = 0x0000001a,\nTC_OP_WBINVL1_SD                         = 0x0000001b,\nTC_OP_RESERVED_NON_FLOAT_RTN_32_0        = 0x0000001c,\nTC_OP_RESERVED_NON_FLOAT_RTN_32_1        = 0x0000001d,\nTC_OP_RESERVED_NON_FLOAT_RTN_32_2        = 0x0000001e,\nTC_OP_RESERVED_NON_FLOAT_RTN_32_3        = 0x0000001f,\nTC_OP_WRITE                              = 0x00000020,\nTC_OP_ATOMIC_FCMPSWAP_RTN_64             = 0x00000021,\nTC_OP_ATOMIC_FMIN_RTN_64                 = 0x00000022,\nTC_OP_ATOMIC_FMAX_RTN_64                 = 0x00000023,\nTC_OP_RESERVED_FOP_RTN_64_0              = 0x00000024,\nTC_OP_RESERVED_FOP_RTN_64_1              = 0x00000025,\nTC_OP_RESERVED_FOP_RTN_64_2              = 0x00000026,\nTC_OP_ATOMIC_SWAP_RTN_64                 = 0x00000027,\nTC_OP_ATOMIC_CMPSWAP_RTN_64              = 0x00000028,\nTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_RTN_64 = 0x00000029,\nTC_OP_ATOMIC_FMIN_FLUSH_DENORM_RTN_64    = 0x0000002a,\nTC_OP_ATOMIC_FMAX_FLUSH_DENORM_RTN_64    = 0x0000002b,\nTC_OP_WBINVL2_SD                         = 0x0000002c,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_64_0 = 0x0000002d,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_64_1 = 0x0000002e,\nTC_OP_ATOMIC_ADD_RTN_64                  = 0x0000002f,\nTC_OP_ATOMIC_SUB_RTN_64                  = 0x00000030,\nTC_OP_ATOMIC_SMIN_RTN_64                 = 0x00000031,\nTC_OP_ATOMIC_UMIN_RTN_64                 = 0x00000032,\nTC_OP_ATOMIC_SMAX_RTN_64                 = 0x00000033,\nTC_OP_ATOMIC_UMAX_RTN_64                 = 0x00000034,\nTC_OP_ATOMIC_AND_RTN_64                  = 0x00000035,\nTC_OP_ATOMIC_OR_RTN_64                   = 0x00000036,\nTC_OP_ATOMIC_XOR_RTN_64                  = 0x00000037,\nTC_OP_ATOMIC_INC_RTN_64                  = 0x00000038,\nTC_OP_ATOMIC_DEC_RTN_64                  = 0x00000039,\nTC_OP_WBL2_NC                            = 0x0000003a,\nTC_OP_WBL2_WC                            = 0x0000003b,\nTC_OP_RESERVED_NON_FLOAT_RTN_64_1        = 0x0000003c,\nTC_OP_RESERVED_NON_FLOAT_RTN_64_2        = 0x0000003d,\nTC_OP_RESERVED_NON_FLOAT_RTN_64_3        = 0x0000003e,\nTC_OP_RESERVED_NON_FLOAT_RTN_64_4        = 0x0000003f,\nTC_OP_WBINVL1                            = 0x00000040,\nTC_OP_ATOMIC_FCMPSWAP_32                 = 0x00000041,\nTC_OP_ATOMIC_FMIN_32                     = 0x00000042,\nTC_OP_ATOMIC_FMAX_32                     = 0x00000043,\nTC_OP_RESERVED_FOP_32_0                  = 0x00000044,\nTC_OP_RESERVED_FADD_32                   = 0x00000045,\nTC_OP_RESERVED_FOP_32_2                  = 0x00000046,\nTC_OP_ATOMIC_SWAP_32                     = 0x00000047,\nTC_OP_ATOMIC_CMPSWAP_32                  = 0x00000048,\nTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_32    = 0x00000049,\nTC_OP_ATOMIC_FMIN_FLUSH_DENORM_32        = 0x0000004a,\nTC_OP_ATOMIC_FMAX_FLUSH_DENORM_32        = 0x0000004b,\nTC_OP_INV_METADATA                       = 0x0000004c,\nTC_OP_ATOMIC_FADD_FLUSH_DENORM_32        = 0x0000004d,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_32_2     = 0x0000004e,\nTC_OP_ATOMIC_ADD_32                      = 0x0000004f,\nTC_OP_ATOMIC_SUB_32                      = 0x00000050,\nTC_OP_ATOMIC_SMIN_32                     = 0x00000051,\nTC_OP_ATOMIC_UMIN_32                     = 0x00000052,\nTC_OP_ATOMIC_SMAX_32                     = 0x00000053,\nTC_OP_ATOMIC_UMAX_32                     = 0x00000054,\nTC_OP_ATOMIC_AND_32                      = 0x00000055,\nTC_OP_ATOMIC_OR_32                       = 0x00000056,\nTC_OP_ATOMIC_XOR_32                      = 0x00000057,\nTC_OP_ATOMIC_INC_32                      = 0x00000058,\nTC_OP_ATOMIC_DEC_32                      = 0x00000059,\nTC_OP_INVL2_NC                           = 0x0000005a,\nTC_OP_NOP_RTN0                           = 0x0000005b,\nTC_OP_RESERVED_NON_FLOAT_32_1            = 0x0000005c,\nTC_OP_RESERVED_NON_FLOAT_32_2            = 0x0000005d,\nTC_OP_RESERVED_NON_FLOAT_32_3            = 0x0000005e,\nTC_OP_RESERVED_NON_FLOAT_32_4            = 0x0000005f,\nTC_OP_WBINVL2                            = 0x00000060,\nTC_OP_ATOMIC_FCMPSWAP_64                 = 0x00000061,\nTC_OP_ATOMIC_FMIN_64                     = 0x00000062,\nTC_OP_ATOMIC_FMAX_64                     = 0x00000063,\nTC_OP_RESERVED_FOP_64_0                  = 0x00000064,\nTC_OP_RESERVED_FOP_64_1                  = 0x00000065,\nTC_OP_RESERVED_FOP_64_2                  = 0x00000066,\nTC_OP_ATOMIC_SWAP_64                     = 0x00000067,\nTC_OP_ATOMIC_CMPSWAP_64                  = 0x00000068,\nTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_64    = 0x00000069,\nTC_OP_ATOMIC_FMIN_FLUSH_DENORM_64        = 0x0000006a,\nTC_OP_ATOMIC_FMAX_FLUSH_DENORM_64        = 0x0000006b,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_64_0     = 0x0000006c,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_64_1     = 0x0000006d,\nTC_OP_RESERVED_FOP_FLUSH_DENORM_64_2     = 0x0000006e,\nTC_OP_ATOMIC_ADD_64                      = 0x0000006f,\nTC_OP_ATOMIC_SUB_64                      = 0x00000070,\nTC_OP_ATOMIC_SMIN_64                     = 0x00000071,\nTC_OP_ATOMIC_UMIN_64                     = 0x00000072,\nTC_OP_ATOMIC_SMAX_64                     = 0x00000073,\nTC_OP_ATOMIC_UMAX_64                     = 0x00000074,\nTC_OP_ATOMIC_AND_64                      = 0x00000075,\nTC_OP_ATOMIC_OR_64                       = 0x00000076,\nTC_OP_ATOMIC_XOR_64                      = 0x00000077,\nTC_OP_ATOMIC_INC_64                      = 0x00000078,\nTC_OP_ATOMIC_DEC_64                      = 0x00000079,\nTC_OP_WBINVL2_NC                         = 0x0000007a,\nTC_OP_NOP_ACK                            = 0x0000007b,\nTC_OP_RESERVED_NON_FLOAT_64_1            = 0x0000007c,\nTC_OP_RESERVED_NON_FLOAT_64_2            = 0x0000007d,\nTC_OP_RESERVED_NON_FLOAT_64_3            = 0x0000007e,\nTC_OP_RESERVED_NON_FLOAT_64_4            = 0x0000007f,\n} TC_OP;\n\n \n\ntypedef enum TC_OP_MASKS {\nTC_OP_MASK_FLUSH_DENROM                  = 0x00000008,\nTC_OP_MASK_64                            = 0x00000020,\nTC_OP_MASK_NO_RTN                        = 0x00000040,\n} TC_OP_MASKS;\n\n \n\n \n\ntypedef enum GL2_EA_CID {\nGL2_EA_CID_CLIENT                        = 0x00000000,\nGL2_EA_CID_SDMA                          = 0x00000001,\nGL2_EA_CID_RLC                           = 0x00000002,\nGL2_EA_CID_SQC                           = 0x00000003,\nGL2_EA_CID_CP                            = 0x00000004,\nGL2_EA_CID_CPDMA                         = 0x00000005,\nGL2_EA_CID_UTCL2                         = 0x00000006,\nGL2_EA_CID_RT                            = 0x00000007,\nGL2_EA_CID_FMASK                         = 0x00000008,\nGL2_EA_CID_DCC                           = 0x00000009,\nGL2_EA_CID_Z_STENCIL                     = 0x0000000a,\nGL2_EA_CID_ZPCPSD                        = 0x0000000b,\nGL2_EA_CID_HTILE                         = 0x0000000c,\nGL2_EA_CID_MES                           = 0x0000000d,\nGL2_EA_CID_TCPMETA                       = 0x0000000f,\n} GL2_EA_CID;\n\n \n\ntypedef enum GL2_NACKS {\nGL2_NACK_NO_FAULT                        = 0x00000000,\nGL2_NACK_PAGE_FAULT                      = 0x00000001,\nGL2_NACK_PROTECTION_FAULT                = 0x00000002,\nGL2_NACK_DATA_ERROR                      = 0x00000003,\n} GL2_NACKS;\n\n \n\ntypedef enum GL2_OP {\nGL2_OP_READ                              = 0x00000000,\nGL2_OP_ATOMIC_FCMPSWAP_RTN_32            = 0x00000001,\nGL2_OP_ATOMIC_FMIN_RTN_32                = 0x00000002,\nGL2_OP_ATOMIC_FMAX_RTN_32                = 0x00000003,\nGL2_OP_ATOMIC_SWAP_RTN_32                = 0x00000007,\nGL2_OP_ATOMIC_CMPSWAP_RTN_32             = 0x00000008,\nGL2_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_RTN_32 = 0x00000009,\nGL2_OP_ATOMIC_FMIN_FLUSH_DENORM_RTN_32   = 0x0000000a,\nGL2_OP_ATOMIC_FMAX_FLUSH_DENORM_RTN_32   = 0x0000000b,\nGL2_OP_PROBE_FILTER                      = 0x0000000c,\nGL2_OP_ATOMIC_FADD_FLUSH_DENORM_RTN_32   = 0x0000000d,\nGL2_OP_RESERVED_FOP_FLUSH_DENORM_RTN_32_2 = 0x0000000e,\nGL2_OP_ATOMIC_ADD_RTN_32                 = 0x0000000f,\nGL2_OP_ATOMIC_SUB_RTN_32                 = 0x00000010,\nGL2_OP_ATOMIC_SMIN_RTN_32                = 0x00000011,\nGL2_OP_ATOMIC_UMIN_RTN_32                = 0x00000012,\nGL2_OP_ATOMIC_SMAX_RTN_32                = 0x00000013,\nGL2_OP_ATOMIC_UMAX_RTN_32                = 0x00000014,\nGL2_OP_ATOMIC_AND_RTN_32                 = 0x00000015,\nGL2_OP_ATOMIC_OR_RTN_32                  = 0x00000016,\nGL2_OP_ATOMIC_XOR_RTN_32                 = 0x00000017,\nGL2_OP_ATOMIC_INC_RTN_32                 = 0x00000018,\nGL2_OP_ATOMIC_DEC_RTN_32                 = 0x00000019,\nGL2_OP_ATOMIC_CLAMP_SUB_RTN_32           = 0x0000001a,\nGL2_OP_WRITE                             = 0x00000020,\nGL2_OP_ATOMIC_FCMPSWAP_RTN_64            = 0x00000021,\nGL2_OP_ATOMIC_FMIN_RTN_64                = 0x00000022,\nGL2_OP_ATOMIC_FMAX_RTN_64                = 0x00000023,\nGL2_OP_ATOMIC_SWAP_RTN_64                = 0x00000027,\nGL2_OP_ATOMIC_CMPSWAP_RTN_64             = 0x00000028,\nGL2_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_RTN_64 = 0x00000029,\nGL2_OP_ATOMIC_FMIN_FLUSH_DENORM_RTN_64   = 0x0000002a,\nGL2_OP_ATOMIC_FMAX_FLUSH_DENORM_RTN_64   = 0x0000002b,\nGL2_OP_ATOMIC_ADD_RTN_64                 = 0x0000002f,\nGL2_OP_ATOMIC_SUB_RTN_64                 = 0x00000030,\nGL2_OP_ATOMIC_SMIN_RTN_64                = 0x00000031,\nGL2_OP_ATOMIC_UMIN_RTN_64                = 0x00000032,\nGL2_OP_ATOMIC_SMAX_RTN_64                = 0x00000033,\nGL2_OP_ATOMIC_UMAX_RTN_64                = 0x00000034,\nGL2_OP_ATOMIC_AND_RTN_64                 = 0x00000035,\nGL2_OP_ATOMIC_OR_RTN_64                  = 0x00000036,\nGL2_OP_ATOMIC_XOR_RTN_64                 = 0x00000037,\nGL2_OP_ATOMIC_INC_RTN_64                 = 0x00000038,\nGL2_OP_ATOMIC_DEC_RTN_64                 = 0x00000039,\nGL2_OP_GL1_INV                           = 0x00000040,\nGL2_OP_ATOMIC_FCMPSWAP_32                = 0x00000041,\nGL2_OP_ATOMIC_FMIN_32                    = 0x00000042,\nGL2_OP_ATOMIC_FMAX_32                    = 0x00000043,\nGL2_OP_ATOMIC_SWAP_32                    = 0x00000047,\nGL2_OP_ATOMIC_CMPSWAP_32                 = 0x00000048,\nGL2_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_32   = 0x00000049,\nGL2_OP_ATOMIC_FMIN_FLUSH_DENORM_32       = 0x0000004a,\nGL2_OP_ATOMIC_FMAX_FLUSH_DENORM_32       = 0x0000004b,\nGL2_OP_ATOMIC_UMIN_8                     = 0x0000004c,\nGL2_OP_ATOMIC_FADD_FLUSH_DENORM_32       = 0x0000004d,\nGL2_OP_ATOMIC_ADD_32                     = 0x0000004f,\nGL2_OP_ATOMIC_SUB_32                     = 0x00000050,\nGL2_OP_ATOMIC_SMIN_32                    = 0x00000051,\nGL2_OP_ATOMIC_UMIN_32                    = 0x00000052,\nGL2_OP_ATOMIC_SMAX_32                    = 0x00000053,\nGL2_OP_ATOMIC_UMAX_32                    = 0x00000054,\nGL2_OP_ATOMIC_AND_32                     = 0x00000055,\nGL2_OP_ATOMIC_OR_32                      = 0x00000056,\nGL2_OP_ATOMIC_XOR_32                     = 0x00000057,\nGL2_OP_ATOMIC_INC_32                     = 0x00000058,\nGL2_OP_ATOMIC_DEC_32                     = 0x00000059,\nGL2_OP_NOP_RTN0                          = 0x0000005b,\nGL2_OP_ATOMIC_FCMPSWAP_64                = 0x00000061,\nGL2_OP_ATOMIC_FMIN_64                    = 0x00000062,\nGL2_OP_ATOMIC_FMAX_64                    = 0x00000063,\nGL2_OP_ATOMIC_SWAP_64                    = 0x00000067,\nGL2_OP_ATOMIC_CMPSWAP_64                 = 0x00000068,\nGL2_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_64   = 0x00000069,\nGL2_OP_ATOMIC_FMIN_FLUSH_DENORM_64       = 0x0000006a,\nGL2_OP_ATOMIC_FMAX_FLUSH_DENORM_64       = 0x0000006b,\nGL2_OP_ATOMIC_ADD_64                     = 0x0000006f,\nGL2_OP_ATOMIC_SUB_64                     = 0x00000070,\nGL2_OP_ATOMIC_SMIN_64                    = 0x00000071,\nGL2_OP_ATOMIC_UMIN_64                    = 0x00000072,\nGL2_OP_ATOMIC_SMAX_64                    = 0x00000073,\nGL2_OP_ATOMIC_UMAX_64                    = 0x00000074,\nGL2_OP_ATOMIC_AND_64                     = 0x00000075,\nGL2_OP_ATOMIC_OR_64                      = 0x00000076,\nGL2_OP_ATOMIC_XOR_64                     = 0x00000077,\nGL2_OP_ATOMIC_INC_64                     = 0x00000078,\nGL2_OP_ATOMIC_DEC_64                     = 0x00000079,\nGL2_OP_ATOMIC_UMAX_8                     = 0x0000007a,\nGL2_OP_NOP_ACK                           = 0x0000007b,\n} GL2_OP;\n\n \n\ntypedef enum GL2_OP_MASKS {\nGL2_OP_MASK_FLUSH_DENROM                 = 0x00000008,\nGL2_OP_MASK_64                           = 0x00000020,\nGL2_OP_MASK_NO_RTN                       = 0x00000040,\n} GL2_OP_MASKS;\n\n \n\n \n\ntypedef enum RLC_DOORBELL_MODE {\nRLC_DOORBELL_MODE_DISABLE                = 0x00000000,\nRLC_DOORBELL_MODE_ENABLE                 = 0x00000001,\nRLC_DOORBELL_MODE_ENABLE_PF              = 0x00000002,\nRLC_DOORBELL_MODE_ENABLE_PF_VF           = 0x00000003,\n} RLC_DOORBELL_MODE;\n\n \n\ntypedef enum RLC_PERFCOUNTER_SEL {\nRLC_PERF_SEL_POWER_FEATURE_0             = 0x00000000,\nRLC_PERF_SEL_POWER_FEATURE_1             = 0x00000001,\nRLC_PERF_SEL_CP_INTERRUPT                = 0x00000002,\nRLC_PERF_SEL_GRBM_INTERRUPT              = 0x00000003,\nRLC_PERF_SEL_SPM_INTERRUPT               = 0x00000004,\nRLC_PERF_SEL_IH_INTERRUPT                = 0x00000005,\nRLC_PERF_SEL_SERDES_COMMAND_WRITE        = 0x00000006,\n} RLC_PERFCOUNTER_SEL;\n\n \n\ntypedef enum RLC_PERFMON_STATE {\nRLC_PERFMON_STATE_RESET                  = 0x00000000,\nRLC_PERFMON_STATE_ENABLE                 = 0x00000001,\nRLC_PERFMON_STATE_DISABLE                = 0x00000002,\nRLC_PERFMON_STATE_RESERVED_3             = 0x00000003,\nRLC_PERFMON_STATE_RESERVED_4             = 0x00000004,\nRLC_PERFMON_STATE_RESERVED_5             = 0x00000005,\nRLC_PERFMON_STATE_RESERVED_6             = 0x00000006,\nRLC_PERFMON_STATE_ROLLOVER               = 0x00000007,\n} RLC_PERFMON_STATE;\n\n \n\ntypedef enum RSPM_CMD {\nRSPM_CMD_INVALID                         = 0x00000000,\nRSPM_CMD_IDLE                            = 0x00000001,\nRSPM_CMD_CALIBRATE                       = 0x00000002,\nRSPM_CMD_SPM_RESET                       = 0x00000003,\nRSPM_CMD_SPM_START                       = 0x00000004,\nRSPM_CMD_SPM_STOP                        = 0x00000005,\nRSPM_CMD_PERF_RESET                      = 0x00000006,\nRSPM_CMD_PERF_SAMPLE                     = 0x00000007,\nRSPM_CMD_PROF_START                      = 0x00000008,\nRSPM_CMD_PROF_STOP                       = 0x00000009,\nRSPM_CMD_FORCE_SAMPLE                    = 0x0000000a,\n} RSPM_CMD;\n\n \n\n \n\ntypedef enum CLKGATE_BASE_MODE {\nMULT_8                                   = 0x00000000,\nMULT_16                                  = 0x00000001,\n} CLKGATE_BASE_MODE;\n\n \n\ntypedef enum CLKGATE_SM_MODE {\nON_SEQ                                   = 0x00000000,\nOFF_SEQ                                  = 0x00000001,\nPROG_SEQ                                 = 0x00000002,\nREAD_SEQ                                 = 0x00000003,\nSM_MODE_RESERVED                         = 0x00000004,\n} CLKGATE_SM_MODE;\n\n \n\ntypedef enum SPI_FOG_MODE {\nSPI_FOG_NONE                             = 0x00000000,\nSPI_FOG_EXP                              = 0x00000001,\nSPI_FOG_EXP2                             = 0x00000002,\nSPI_FOG_LINEAR                           = 0x00000003,\n} SPI_FOG_MODE;\n\n \n\ntypedef enum SPI_LB_WAVES_SELECT {\nHS_GS                                    = 0x00000000,\nPS                                       = 0x00000001,\nCS_NA                                    = 0x00000002,\nSPI_LB_WAVES_RSVD                        = 0x00000003,\n} SPI_LB_WAVES_SELECT;\n\n \n\ntypedef enum SPI_PERFCNT_SEL {\nSPI_PERF_GS_WINDOW_VALID                 = 0x00000001,\nSPI_PERF_GS_BUSY                         = 0x00000002,\nSPI_PERF_GS_CRAWLER_STALL                = 0x00000003,\nSPI_PERF_GS_EVENT_WAVE                   = 0x00000004,\nSPI_PERF_GS_WAVE                         = 0x00000005,\nSPI_PERF_GS_PERS_UPD_FULL0               = 0x00000006,\nSPI_PERF_GS_PERS_UPD_FULL1               = 0x00000007,\nSPI_PERF_GS_FIRST_SUBGRP                 = 0x00000008,\nSPI_PERF_GS_HS_DEALLOC                   = 0x00000009,\nSPI_PERF_GS_NGG_SE_LATE_ALLOC_LIMIT      = 0x0000000a,\nSPI_PERF_GS_POS0_STALL                   = 0x0000000b,\nSPI_PERF_GS_POS1_STALL                   = 0x0000000c,\nSPI_PERF_GS_INDX0_STALL                  = 0x0000000d,\nSPI_PERF_GS_INDX1_STALL                  = 0x0000000e,\nSPI_PERF_GS_PWS_STALL                    = 0x0000000f,\nSPI_PERF_HS_WINDOW_VALID                 = 0x00000015,\nSPI_PERF_HS_BUSY                         = 0x00000016,\nSPI_PERF_HS_CRAWLER_STALL                = 0x00000017,\nSPI_PERF_HS_FIRST_WAVE                   = 0x00000018,\nSPI_PERF_HS_OFFCHIP_LDS_STALL            = 0x00000019,\nSPI_PERF_HS_EVENT_WAVE                   = 0x0000001a,\nSPI_PERF_HS_WAVE                         = 0x0000001b,\nSPI_PERF_HS_PERS_UPD_FULL0               = 0x0000001c,\nSPI_PERF_HS_PERS_UPD_FULL1               = 0x0000001d,\nSPI_PERF_HS_PWS_STALL                    = 0x0000001e,\nSPI_PERF_CSGN_WINDOW_VALID               = 0x00000025,\nSPI_PERF_CSGN_BUSY                       = 0x00000026,\nSPI_PERF_CSGN_NUM_THREADGROUPS           = 0x00000027,\nSPI_PERF_CSGN_CRAWLER_STALL              = 0x00000028,\nSPI_PERF_CSGN_EVENT_WAVE                 = 0x00000029,\nSPI_PERF_CSGN_WAVE                       = 0x0000002a,\nSPI_PERF_CSGN_PWS_STALL                  = 0x0000002b,\nSPI_PERF_CSN_WINDOW_VALID                = 0x0000002c,\nSPI_PERF_CSN_BUSY                        = 0x0000002d,\nSPI_PERF_CSN_NUM_THREADGROUPS            = 0x0000002e,\nSPI_PERF_CSN_CRAWLER_STALL               = 0x0000002f,\nSPI_PERF_CSN_EVENT_WAVE                  = 0x00000030,\nSPI_PERF_CSN_WAVE                        = 0x00000031,\nSPI_PERF_PS0_WINDOW_VALID                = 0x00000035,\nSPI_PERF_PS1_WINDOW_VALID                = 0x00000036,\nSPI_PERF_PS2_WINDOW_VALID                = 0x00000037,\nSPI_PERF_PS3_WINDOW_VALID                = 0x00000038,\nSPI_PERF_PS0_BUSY                        = 0x00000039,\nSPI_PERF_PS1_BUSY                        = 0x0000003a,\nSPI_PERF_PS2_BUSY                        = 0x0000003b,\nSPI_PERF_PS3_BUSY                        = 0x0000003c,\nSPI_PERF_PS0_ACTIVE                      = 0x0000003d,\nSPI_PERF_PS1_ACTIVE                      = 0x0000003e,\nSPI_PERF_PS2_ACTIVE                      = 0x0000003f,\nSPI_PERF_PS3_ACTIVE                      = 0x00000040,\nSPI_PERF_PS0_DEALLOC                     = 0x00000041,\nSPI_PERF_PS1_DEALLOC                     = 0x00000042,\nSPI_PERF_PS2_DEALLOC                     = 0x00000043,\nSPI_PERF_PS3_DEALLOC                     = 0x00000044,\nSPI_PERF_PS0_EVENT_WAVE                  = 0x00000045,\nSPI_PERF_PS1_EVENT_WAVE                  = 0x00000046,\nSPI_PERF_PS2_EVENT_WAVE                  = 0x00000047,\nSPI_PERF_PS3_EVENT_WAVE                  = 0x00000048,\nSPI_PERF_PS0_WAVE                        = 0x00000049,\nSPI_PERF_PS1_WAVE                        = 0x0000004a,\nSPI_PERF_PS2_WAVE                        = 0x0000004b,\nSPI_PERF_PS3_WAVE                        = 0x0000004c,\nSPI_PERF_PS0_OPT_WAVE                    = 0x0000004d,\nSPI_PERF_PS1_OPT_WAVE                    = 0x0000004e,\nSPI_PERF_PS2_OPT_WAVE                    = 0x0000004f,\nSPI_PERF_PS3_OPT_WAVE                    = 0x00000050,\nSPI_PERF_PS0_PRIM_BIN0                   = 0x00000051,\nSPI_PERF_PS1_PRIM_BIN0                   = 0x00000052,\nSPI_PERF_PS2_PRIM_BIN0                   = 0x00000053,\nSPI_PERF_PS3_PRIM_BIN0                   = 0x00000054,\nSPI_PERF_PS0_PRIM_BIN1                   = 0x00000055,\nSPI_PERF_PS1_PRIM_BIN1                   = 0x00000056,\nSPI_PERF_PS2_PRIM_BIN1                   = 0x00000057,\nSPI_PERF_PS3_PRIM_BIN1                   = 0x00000058,\nSPI_PERF_PS0_CRAWLER_STALL               = 0x00000059,\nSPI_PERF_PS1_CRAWLER_STALL               = 0x0000005a,\nSPI_PERF_PS2_CRAWLER_STALL               = 0x0000005b,\nSPI_PERF_PS3_CRAWLER_STALL               = 0x0000005c,\nSPI_PERF_PS_PERS_UPD_FULL0               = 0x0000005d,\nSPI_PERF_PS_PERS_UPD_FULL1               = 0x0000005e,\nSPI_PERF_PS0_2_WAVE_GROUPS               = 0x0000005f,\nSPI_PERF_PS1_2_WAVE_GROUPS               = 0x00000060,\nSPI_PERF_PS2_2_WAVE_GROUPS               = 0x00000061,\nSPI_PERF_PS3_2_WAVE_GROUPS               = 0x00000062,\nSPI_PERF_PS0_WAVE_GROUP_CLOCK_DELAY      = 0x00000063,\nSPI_PERF_PS1_WAVE_GROUP_CLOCK_DELAY      = 0x00000064,\nSPI_PERF_PS2_WAVE_GROUP_CLOCK_DELAY      = 0x00000065,\nSPI_PERF_PS3_WAVE_GROUP_CLOCK_DELAY      = 0x00000066,\nSPI_PERF_PS0_WAVE_GROUP_TIMEOUTS         = 0x00000067,\nSPI_PERF_PS1_WAVE_GROUP_TIMEOUTS         = 0x00000068,\nSPI_PERF_PS2_WAVE_GROUP_TIMEOUTS         = 0x00000069,\nSPI_PERF_PS3_WAVE_GROUP_TIMEOUTS         = 0x0000006a,\nSPI_PERF_PS_PWS_STALL                    = 0x0000006b,\nSPI_PERF_RA_PIPE_REQ_BIN2                = 0x0000008d,\nSPI_PERF_RA_TASK_REQ_BIN3                = 0x0000008e,\nSPI_PERF_RA_WR_CTL_FULL                  = 0x0000008f,\nSPI_PERF_RA_REQ_NO_ALLOC                 = 0x00000090,\nSPI_PERF_RA_REQ_NO_ALLOC_PS              = 0x00000091,\nSPI_PERF_RA_REQ_NO_ALLOC_GS              = 0x00000092,\nSPI_PERF_RA_REQ_NO_ALLOC_HS              = 0x00000093,\nSPI_PERF_RA_REQ_NO_ALLOC_CSG             = 0x00000094,\nSPI_PERF_RA_REQ_NO_ALLOC_CSN             = 0x00000095,\nSPI_PERF_RA_RES_STALL_PS                 = 0x00000096,\nSPI_PERF_RA_RES_STALL_GS                 = 0x00000097,\nSPI_PERF_RA_RES_STALL_HS                 = 0x00000098,\nSPI_PERF_RA_RES_STALL_CSG                = 0x00000099,\nSPI_PERF_RA_RES_STALL_CSN                = 0x0000009a,\nSPI_PERF_RA_TMP_STALL_PS                 = 0x0000009b,\nSPI_PERF_RA_TMP_STALL_GS                 = 0x0000009c,\nSPI_PERF_RA_TMP_STALL_HS                 = 0x0000009d,\nSPI_PERF_RA_TMP_STALL_CSG                = 0x0000009e,\nSPI_PERF_RA_TMP_STALL_CSN                = 0x0000009f,\nSPI_PERF_RA_WAVE_SIMD_FULL_PS            = 0x000000a0,\nSPI_PERF_RA_WAVE_SIMD_FULL_GS            = 0x000000a1,\nSPI_PERF_RA_WAVE_SIMD_FULL_HS            = 0x000000a2,\nSPI_PERF_RA_WAVE_SIMD_FULL_CSG           = 0x000000a3,\nSPI_PERF_RA_WAVE_SIMD_FULL_CSN           = 0x000000a4,\nSPI_PERF_RA_VGPR_SIMD_FULL_PS            = 0x000000a5,\nSPI_PERF_RA_VGPR_SIMD_FULL_GS            = 0x000000a6,\nSPI_PERF_RA_VGPR_SIMD_FULL_HS            = 0x000000a7,\nSPI_PERF_RA_VGPR_SIMD_FULL_CSG           = 0x000000a8,\nSPI_PERF_RA_VGPR_SIMD_FULL_CSN           = 0x000000a9,\nSPI_PERF_RA_LDS_CU_FULL_PS               = 0x000000aa,\nSPI_PERF_RA_LDS_CU_FULL_HS               = 0x000000ab,\nSPI_PERF_RA_LDS_CU_FULL_GS               = 0x000000ac,\nSPI_PERF_RA_LDS_CU_FULL_CSG              = 0x000000ad,\nSPI_PERF_RA_LDS_CU_FULL_CSN              = 0x000000ae,\nSPI_PERF_RA_BAR_CU_FULL_HS               = 0x000000af,\nSPI_PERF_RA_BAR_CU_FULL_CSG              = 0x000000b0,\nSPI_PERF_RA_BAR_CU_FULL_CSN              = 0x000000b1,\nSPI_PERF_RA_BULKY_CU_FULL_CSG            = 0x000000b2,\nSPI_PERF_RA_BULKY_CU_FULL_CSN            = 0x000000b3,\nSPI_PERF_RA_TGLIM_CU_FULL_CSG            = 0x000000b4,\nSPI_PERF_RA_TGLIM_CU_FULL_CSN            = 0x000000b5,\nSPI_PERF_RA_WVLIM_STALL_PS               = 0x000000b6,\nSPI_PERF_RA_WVLIM_STALL_GS               = 0x000000b7,\nSPI_PERF_RA_WVLIM_STALL_HS               = 0x000000b8,\nSPI_PERF_RA_WVLIM_STALL_CSG              = 0x000000b9,\nSPI_PERF_RA_WVLIM_STALL_CSN              = 0x000000ba,\nSPI_PERF_RA_GS_LOCK                      = 0x000000bb,\nSPI_PERF_RA_HS_LOCK                      = 0x000000bc,\nSPI_PERF_RA_CSG_LOCK                     = 0x000000bd,\nSPI_PERF_RA_CSN_LOCK                     = 0x000000be,\nSPI_PERF_RA_RSV_UPD                      = 0x000000bf,\nSPI_PERF_RA_PRE_ALLOC_STALL              = 0x000000c0,\nSPI_PERF_RA_GFX_UNDER_TUNNEL             = 0x000000c1,\nSPI_PERF_RA_CSC_UNDER_TUNNEL             = 0x000000c2,\nSPI_PERF_RA_WVALLOC_STALL                = 0x000000c3,\nSPI_PERF_RA_ACCUM0_SIMD_FULL_PS          = 0x000000c4,\nSPI_PERF_RA_ACCUM1_SIMD_FULL_PS          = 0x000000c5,\nSPI_PERF_RA_ACCUM2_SIMD_FULL_PS          = 0x000000c6,\nSPI_PERF_RA_ACCUM3_SIMD_FULL_PS          = 0x000000c7,\nSPI_PERF_RA_ACCUM0_SIMD_FULL_GS          = 0x000000c8,\nSPI_PERF_RA_ACCUM1_SIMD_FULL_GS          = 0x000000c9,\nSPI_PERF_RA_ACCUM2_SIMD_FULL_GS          = 0x000000ca,\nSPI_PERF_RA_ACCUM3_SIMD_FULL_GS          = 0x000000cb,\nSPI_PERF_RA_ACCUM0_SIMD_FULL_HS          = 0x000000cc,\nSPI_PERF_RA_ACCUM1_SIMD_FULL_HS          = 0x000000cd,\nSPI_PERF_RA_ACCUM2_SIMD_FULL_HS          = 0x000000ce,\nSPI_PERF_RA_ACCUM3_SIMD_FULL_HS          = 0x000000cf,\nSPI_PERF_RA_ACCUM0_SIMD_FULL_CSG         = 0x000000d0,\nSPI_PERF_RA_ACCUM1_SIMD_FULL_CSG         = 0x000000d1,\nSPI_PERF_RA_ACCUM2_SIMD_FULL_CSG         = 0x000000d2,\nSPI_PERF_RA_ACCUM3_SIMD_FULL_CSG         = 0x000000d3,\nSPI_PERF_RA_ACCUM0_SIMD_FULL_CSN         = 0x000000d4,\nSPI_PERF_RA_ACCUM1_SIMD_FULL_CSN         = 0x000000d5,\nSPI_PERF_RA_ACCUM2_SIMD_FULL_CSN         = 0x000000d6,\nSPI_PERF_RA_ACCUM3_SIMD_FULL_CSN         = 0x000000d7,\nSPI_PERF_EXP_ARB_COL_CNT                 = 0x000000d8,\nSPI_PERF_EXP_ARB_POS_CNT                 = 0x000000d9,\nSPI_PERF_EXP_ARB_GDS_CNT                 = 0x000000da,\nSPI_PERF_EXP_ARB_IDX_CNT                 = 0x000000db,\nSPI_PERF_EXP_WITH_CONFLICT               = 0x000000dc,\nSPI_PERF_EXP_WITH_CONFLICT_CLEAR         = 0x000000dd,\nSPI_PERF_GS_EXP_DONE                     = 0x000000de,\nSPI_PERF_PS_EXP_DONE                     = 0x000000df,\nSPI_PERF_PS_EXP_ARB_CONFLICT             = 0x000000e0,\nSPI_PERF_PS_EXP_ALLOC                    = 0x000000e1,\nSPI_PERF_PS0_WAVEID_STARVED              = 0x000000e2,\nSPI_PERF_PS1_WAVEID_STARVED              = 0x000000e3,\nSPI_PERF_PS2_WAVEID_STARVED              = 0x000000e4,\nSPI_PERF_PS3_WAVEID_STARVED              = 0x000000e5,\nSPI_PERF_PS0_EXP_ALLOC_WITH_CONFLICT     = 0x000000e6,\nSPI_PERF_PS1_EXP_ALLOC_WITH_CONFLICT     = 0x000000e7,\nSPI_PERF_PS2_EXP_ALLOC_WITH_CONFLICT     = 0x000000e8,\nSPI_PERF_PS3_EXP_ALLOC_WITH_CONFLICT     = 0x000000e9,\nSPI_PERF_NUM_PS_COL_SA0SQ0_EXPORTS       = 0x000000ea,\nSPI_PERF_NUM_PS_COL_SA0SQ1_EXPORTS       = 0x000000eb,\nSPI_PERF_NUM_PS_COL_SA1SQ0_EXPORTS       = 0x000000ec,\nSPI_PERF_NUM_PS_COL_SA1SQ1_EXPORTS       = 0x000000ed,\nSPI_PERF_NUM_POS_SA0SQ0_EXPORTS          = 0x000000ee,\nSPI_PERF_NUM_POS_SA0SQ1_EXPORTS          = 0x000000ef,\nSPI_PERF_NUM_POS_SA1SQ0_EXPORTS          = 0x000000f0,\nSPI_PERF_NUM_POS_SA1SQ1_EXPORTS          = 0x000000f1,\nSPI_PERF_NUM_GDS_SA0SQ0_EXPORTS          = 0x000000f2,\nSPI_PERF_NUM_GDS_SA0SQ1_EXPORTS          = 0x000000f3,\nSPI_PERF_NUM_GDS_SA1SQ0_EXPORTS          = 0x000000f4,\nSPI_PERF_NUM_GDS_SA1SQ1_EXPORTS          = 0x000000f5,\nSPI_PERF_NUM_EXPGRANT_EXPORTS            = 0x000000f6,\nSPI_PERF_PIX_ALLOC_PEND_CNT              = 0x000000fd,\nSPI_PERF_EXPORT_SCB0_STALL               = 0x000000fe,\nSPI_PERF_EXPORT_SCB1_STALL               = 0x000000ff,\nSPI_PERF_EXPORT_SCB2_STALL               = 0x00000100,\nSPI_PERF_EXPORT_SCB3_STALL               = 0x00000101,\nSPI_PERF_EXPORT_DB0_STALL                = 0x00000102,\nSPI_PERF_EXPORT_DB1_STALL                = 0x00000103,\nSPI_PERF_EXPORT_DB2_STALL                = 0x00000104,\nSPI_PERF_EXPORT_DB3_STALL                = 0x00000105,\nSPI_PERF_EXPORT_DB4_STALL                = 0x00000106,\nSPI_PERF_EXPORT_DB5_STALL                = 0x00000107,\nSPI_PERF_EXPORT_DB6_STALL                = 0x00000108,\nSPI_PERF_EXPORT_DB7_STALL                = 0x00000109,\nSPI_PERF_GS_NGG_SE_SEND_GS_ALLOC         = 0x0000010a,\nSPI_PERF_GS_NGG_STALL_MSG_VAL            = 0x0000010b,\nSPI_PERF_SWC_PS_WR                       = 0x0000010c,\nSPI_PERF_SWC_GS_WR                       = 0x0000010d,\nSPI_PERF_SWC_HS_WR                       = 0x0000010e,\nSPI_PERF_SWC_CSGN_WR                     = 0x0000010f,\nSPI_PERF_SWC_CSN_WR                      = 0x00000110,\nSPI_PERF_VWC_PS_WR                       = 0x00000111,\nSPI_PERF_VWC_ES_WR                       = 0x00000112,\nSPI_PERF_VWC_GS_WR                       = 0x00000113,\nSPI_PERF_VWC_LS_WR                       = 0x00000114,\nSPI_PERF_VWC_HS_WR                       = 0x00000115,\nSPI_PERF_VWC_CSGN_WR                     = 0x00000116,\nSPI_PERF_VWC_CSN_WR                      = 0x00000117,\nSPI_PERF_EXP_THROT_UPSTEP                = 0x00000118,\nSPI_PERF_EXP_THROT_DOWNSTEP              = 0x00000119,\nSPI_PERF_EXP_THROT_CAUSALITY_DETECTED    = 0x0000011a,\nSPI_PERF_BUSY                            = 0x0000011b,\n} SPI_PERFCNT_SEL;\n\n \n\ntypedef enum SPI_PNT_SPRITE_OVERRIDE {\nSPI_PNT_SPRITE_SEL_0                     = 0x00000000,\nSPI_PNT_SPRITE_SEL_1                     = 0x00000001,\nSPI_PNT_SPRITE_SEL_S                     = 0x00000002,\nSPI_PNT_SPRITE_SEL_T                     = 0x00000003,\nSPI_PNT_SPRITE_SEL_NONE                  = 0x00000004,\n} SPI_PNT_SPRITE_OVERRIDE;\n\n \n\ntypedef enum SPI_PS_LDS_GROUP_SIZE {\nSPI_PS_LDS_GROUP_1                       = 0x00000000,\nSPI_PS_LDS_GROUP_2                       = 0x00000001,\nSPI_PS_LDS_GROUP_4                       = 0x00000002,\n} SPI_PS_LDS_GROUP_SIZE;\n\n \n\ntypedef enum SPI_SAMPLE_CNTL {\nCENTROIDS_ONLY                           = 0x00000000,\nCENTERS_ONLY                             = 0x00000001,\nCENTROIDS_AND_CENTERS                    = 0x00000002,\nUNDEF                                    = 0x00000003,\n} SPI_SAMPLE_CNTL;\n\n \n\ntypedef enum SPI_SHADER_EX_FORMAT {\nSPI_SHADER_ZERO                          = 0x00000000,\nSPI_SHADER_32_R                          = 0x00000001,\nSPI_SHADER_32_GR                         = 0x00000002,\nSPI_SHADER_32_AR                         = 0x00000003,\nSPI_SHADER_FP16_ABGR                     = 0x00000004,\nSPI_SHADER_UNORM16_ABGR                  = 0x00000005,\nSPI_SHADER_SNORM16_ABGR                  = 0x00000006,\nSPI_SHADER_UINT16_ABGR                   = 0x00000007,\nSPI_SHADER_SINT16_ABGR                   = 0x00000008,\nSPI_SHADER_32_ABGR                       = 0x00000009,\n} SPI_SHADER_EX_FORMAT;\n\n \n\ntypedef enum SPI_SHADER_FORMAT {\nSPI_SHADER_NONE                          = 0x00000000,\nSPI_SHADER_1COMP                         = 0x00000001,\nSPI_SHADER_2COMP                         = 0x00000002,\nSPI_SHADER_4COMPRESS                     = 0x00000003,\nSPI_SHADER_4COMP                         = 0x00000004,\n} SPI_SHADER_FORMAT;\n\n \n\n \n\ntypedef enum SH_MEM_ADDRESS_MODE {\nSH_MEM_ADDRESS_MODE_64                   = 0x00000000,\nSH_MEM_ADDRESS_MODE_32                   = 0x00000001,\n} SH_MEM_ADDRESS_MODE;\n\n \n\ntypedef enum SH_MEM_ALIGNMENT_MODE {\nSH_MEM_ALIGNMENT_MODE_DWORD              = 0x00000000,\nSH_MEM_ALIGNMENT_MODE_DWORD_STRICT       = 0x00000001,\nSH_MEM_ALIGNMENT_MODE_STRICT             = 0x00000002,\nSH_MEM_ALIGNMENT_MODE_UNALIGNED          = 0x00000003,\n} SH_MEM_ALIGNMENT_MODE;\n\n \n\ntypedef enum SQG_PERF_SEL {\nSQG_PERF_SEL_NONE                        = 0x00000000,\nSQG_PERF_SEL_MSG_BUS_BUSY                = 0x00000001,\nSQG_PERF_SEL_EXP_REQ0_BUS_BUSY           = 0x00000002,\nSQG_PERF_SEL_EXP_REQ1_BUS_BUSY           = 0x00000003,\nSQG_PERF_SEL_EXP_BUS0_BUSY               = 0x00000004,\nSQG_PERF_SEL_EXP_BUS1_BUSY               = 0x00000005,\nSQG_PERF_SEL_TTRACE_REQS                 = 0x00000006,\nSQG_PERF_SEL_TTRACE_INFLIGHT_REQS        = 0x00000007,\nSQG_PERF_SEL_TTRACE_STALL                = 0x00000008,\nSQG_PERF_SEL_TTRACE_LOST_PACKETS         = 0x00000009,\nSQG_PERF_SEL_WAVES_INITIAL_PREFETCH      = 0x0000000a,\nSQG_PERF_SEL_EVENTS                      = 0x0000000b,\nSQG_PERF_SEL_WAVES_RESTORED              = 0x0000000c,\nSQG_PERF_SEL_WAVES_SAVED                 = 0x0000000d,\nSQG_PERF_SEL_ACCUM_PREV                  = 0x0000000e,\nSQG_PERF_SEL_CYCLES                      = 0x0000000f,\nSQG_PERF_SEL_BUSY_CYCLES                 = 0x00000010,\nSQG_PERF_SEL_WAVE_CYCLES                 = 0x00000011,\nSQG_PERF_SEL_MSG                         = 0x00000012,\nSQG_PERF_SEL_MSG_INTERRUPT               = 0x00000013,\nSQG_PERF_SEL_WAVES                       = 0x00000014,\nSQG_PERF_SEL_WAVES_32                    = 0x00000015,\nSQG_PERF_SEL_WAVES_64                    = 0x00000016,\nSQG_PERF_SEL_LEVEL_WAVES                 = 0x00000017,\nSQG_PERF_SEL_ITEMS                       = 0x00000018,\nSQG_PERF_SEL_WAVE32_ITEMS                = 0x00000019,\nSQG_PERF_SEL_WAVE64_ITEMS                = 0x0000001a,\nSQG_PERF_SEL_PS_QUADS                    = 0x0000001b,\nSQG_PERF_SEL_WAVES_EQ_64                 = 0x0000001c,\nSQG_PERF_SEL_WAVES_EQ_32                 = 0x0000001d,\nSQG_PERF_SEL_WAVES_LT_64                 = 0x0000001e,\nSQG_PERF_SEL_WAVES_LT_48                 = 0x0000001f,\nSQG_PERF_SEL_WAVES_LT_32                 = 0x00000020,\nSQG_PERF_SEL_WAVES_LT_16                 = 0x00000021,\nSQG_PERF_SEL_DUMMY_LAST                  = 0x00000022,\n} SQG_PERF_SEL;\n\n \n\ntypedef enum SQ_CAC_POWER_SEL {\nSQ_CAC_POWER_VALU                        = 0x00000000,\nSQ_CAC_POWER_VALU0                       = 0x00000001,\nSQ_CAC_POWER_VALU1                       = 0x00000002,\nSQ_CAC_POWER_VALU2                       = 0x00000003,\nSQ_CAC_POWER_GPR_RD                      = 0x00000004,\nSQ_CAC_POWER_GPR_WR                      = 0x00000005,\nSQ_CAC_POWER_LDS_BUSY                    = 0x00000006,\nSQ_CAC_POWER_ALU_BUSY                    = 0x00000007,\nSQ_CAC_POWER_TEX_BUSY                    = 0x00000008,\n} SQ_CAC_POWER_SEL;\n\n \n\ntypedef enum SQ_EDC_INFO_SOURCE {\nSQ_EDC_INFO_SOURCE_INVALID               = 0x00000000,\nSQ_EDC_INFO_SOURCE_INST                  = 0x00000001,\nSQ_EDC_INFO_SOURCE_SGPR                  = 0x00000002,\nSQ_EDC_INFO_SOURCE_VGPR                  = 0x00000003,\nSQ_EDC_INFO_SOURCE_LDS                   = 0x00000004,\nSQ_EDC_INFO_SOURCE_GDS                   = 0x00000005,\nSQ_EDC_INFO_SOURCE_TA                    = 0x00000006,\n} SQ_EDC_INFO_SOURCE;\n\n \n\ntypedef enum SQ_IBUF_ST {\nSQ_IBUF_IB_IDLE                          = 0x00000000,\nSQ_IBUF_IB_INI_WAIT_GNT                  = 0x00000001,\nSQ_IBUF_IB_INI_WAIT_DRET                 = 0x00000002,\nSQ_IBUF_IB_LE_4DW                        = 0x00000003,\nSQ_IBUF_IB_WAIT_DRET                     = 0x00000004,\nSQ_IBUF_IB_EMPTY_WAIT_DRET               = 0x00000005,\nSQ_IBUF_IB_DRET                          = 0x00000006,\nSQ_IBUF_IB_EMPTY_WAIT_GNT                = 0x00000007,\n} SQ_IBUF_ST;\n\n \n\ntypedef enum SQ_IMG_FILTER_TYPE {\nSQ_IMG_FILTER_MODE_BLEND                 = 0x00000000,\nSQ_IMG_FILTER_MODE_MIN                   = 0x00000001,\nSQ_IMG_FILTER_MODE_MAX                   = 0x00000002,\n} SQ_IMG_FILTER_TYPE;\n\n \n\ntypedef enum SQ_IND_CMD_CMD {\nSQ_IND_CMD_CMD_NULL                      = 0x00000000,\nSQ_IND_CMD_CMD_SETHALT                   = 0x00000001,\nSQ_IND_CMD_CMD_SAVECTX                   = 0x00000002,\nSQ_IND_CMD_CMD_KILL                      = 0x00000003,\nSQ_IND_CMD_CMD_TRAP_AFTER_INST           = 0x00000004,\nSQ_IND_CMD_CMD_TRAP                      = 0x00000005,\nSQ_IND_CMD_CMD_SET_SPI_PRIO              = 0x00000006,\nSQ_IND_CMD_CMD_SETFATALHALT              = 0x00000007,\nSQ_IND_CMD_CMD_SINGLE_STEP               = 0x00000008,\n} SQ_IND_CMD_CMD;\n\n \n\ntypedef enum SQ_IND_CMD_MODE {\nSQ_IND_CMD_MODE_SINGLE                   = 0x00000000,\nSQ_IND_CMD_MODE_BROADCAST                = 0x00000001,\nSQ_IND_CMD_MODE_BROADCAST_QUEUE          = 0x00000002,\nSQ_IND_CMD_MODE_BROADCAST_PIPE           = 0x00000003,\nSQ_IND_CMD_MODE_BROADCAST_ME             = 0x00000004,\n} SQ_IND_CMD_MODE;\n\n \n\ntypedef enum SQ_INST_STR_ST {\nSQ_INST_STR_IB_WAVE_NORML                = 0x00000000,\nSQ_INST_STR_IB_WAVE2ID_NORMAL_INST_AV    = 0x00000001,\nSQ_INST_STR_IB_WAVE_INTERNAL_INST_AV     = 0x00000002,\nSQ_INST_STR_IB_WAVE_INST_SKIP_AV         = 0x00000003,\nSQ_INST_STR_IB_WAVE_NOP_SLEEP_WAIT       = 0x00000004,\nSQ_INST_STR_IB_WAVE_PC_FROM_SGPR_MSG_WAIT = 0x00000005,\n} SQ_INST_STR_ST;\n\n \n\ntypedef enum SQ_INST_TYPE {\nSQ_INST_TYPE_VALU                        = 0x00000000,\nSQ_INST_TYPE_SCALAR                      = 0x00000001,\nSQ_INST_TYPE_TEX                         = 0x00000002,\nSQ_INST_TYPE_LDS                         = 0x00000003,\nSQ_INST_TYPE_LDS_DIRECT                  = 0x00000004,\nSQ_INST_TYPE_EXP                         = 0x00000005,\nSQ_INST_TYPE_MSG                         = 0x00000006,\nSQ_INST_TYPE_BARRIER                     = 0x00000007,\nSQ_INST_TYPE_BRANCH_NOT_TAKEN            = 0x00000008,\nSQ_INST_TYPE_BRANCH_TAKEN                = 0x00000009,\nSQ_INST_TYPE_JUMP                        = 0x0000000a,\nSQ_INST_TYPE_OTHER                       = 0x0000000b,\nSQ_INST_TYPE_NONE                        = 0x0000000c,\n} SQ_INST_TYPE;\n\n \n\ntypedef enum SQ_LLC_CTL {\nSQ_LLC_0                                 = 0x00000000,\nSQ_LLC_1                                 = 0x00000001,\nSQ_LLC_RSVD_2                            = 0x00000002,\nSQ_LLC_BYPASS                            = 0x00000003,\n} SQ_LLC_CTL;\n\n \n\ntypedef enum SQ_NO_INST_ISSUE {\nSQ_NO_INST_ISSUE_NO_INSTS                = 0x00000000,\nSQ_NO_INST_ISSUE_ALU_DEP                 = 0x00000001,\nSQ_NO_INST_ISSUE_S_WAITCNT               = 0x00000002,\nSQ_NO_INST_ISSUE_NO_ARB_WIN              = 0x00000003,\nSQ_NO_INST_ISSUE_SLEEP_WAIT              = 0x00000004,\nSQ_NO_INST_ISSUE_BARRIER_WAIT            = 0x00000005,\nSQ_NO_INST_ISSUE_OTHER                   = 0x00000006,\n} SQ_NO_INST_ISSUE;\n\n \n\ntypedef enum SQ_OOB_SELECT {\nSQ_OOB_INDEX_AND_OFFSET                  = 0x00000000,\nSQ_OOB_INDEX_ONLY                        = 0x00000001,\nSQ_OOB_NUM_RECORDS_0                     = 0x00000002,\nSQ_OOB_COMPLETE                          = 0x00000003,\n} SQ_OOB_SELECT;\n\n \n\ntypedef enum SQ_PERF_SEL {\nSQ_PERF_SEL_NONE                         = 0x00000000,\nSQ_PERF_SEL_ACCUM_PREV                   = 0x00000001,\nSQ_PERF_SEL_CYCLES                       = 0x00000002,\nSQ_PERF_SEL_BUSY_CYCLES                  = 0x00000003,\nSQ_PERF_SEL_WAVES                        = 0x00000004,\nSQ_PERF_SEL_WAVES_32                     = 0x00000005,\nSQ_PERF_SEL_WAVES_64                     = 0x00000006,\nSQ_PERF_SEL_LEVEL_WAVES                  = 0x00000007,\nSQ_PERF_SEL_ITEMS                        = 0x00000008,\nSQ_PERF_SEL_WAVE32_ITEMS                 = 0x00000009,\nSQ_PERF_SEL_WAVE64_ITEMS                 = 0x0000000a,\nSQ_PERF_SEL_PS_QUADS                     = 0x0000000b,\nSQ_PERF_SEL_EVENTS                       = 0x0000000c,\nSQ_PERF_SEL_WAVES_EQ_32                  = 0x0000000d,\nSQ_PERF_SEL_WAVES_EQ_64                  = 0x0000000e,\nSQ_PERF_SEL_WAVES_LT_64                  = 0x0000000f,\nSQ_PERF_SEL_WAVES_LT_48                  = 0x00000010,\nSQ_PERF_SEL_WAVES_LT_32                  = 0x00000011,\nSQ_PERF_SEL_WAVES_LT_16                  = 0x00000012,\nSQ_PERF_SEL_WAVES_RESTORED               = 0x00000013,\nSQ_PERF_SEL_WAVES_SAVED                  = 0x00000014,\nSQ_PERF_SEL_MSG                          = 0x00000015,\nSQ_PERF_SEL_MSG_INTERRUPT                = 0x00000016,\nSQ_PERF_SEL_WAVES_INITIAL_PREFETCH       = 0x00000017,\nSQ_PERF_SEL_WAVE_CYCLES                  = 0x00000018,\nSQ_PERF_SEL_WAVE_READY                   = 0x00000019,\nSQ_PERF_SEL_WAIT_INST_ANY                = 0x0000001a,\nSQ_PERF_SEL_WAIT_INST_VALU               = 0x0000001b,\nSQ_PERF_SEL_WAIT_INST_SCA                = 0x0000001c,\nSQ_PERF_SEL_WAIT_INST_LDS                = 0x0000001d,\nSQ_PERF_SEL_WAIT_INST_TEX                = 0x0000001e,\nSQ_PERF_SEL_WAIT_INST_FLAT               = 0x0000001f,\nSQ_PERF_SEL_WAIT_INST_VMEM               = 0x00000020,\nSQ_PERF_SEL_WAIT_INST_EXP_GDS            = 0x00000021,\nSQ_PERF_SEL_WAIT_INST_BR_MSG             = 0x00000022,\nSQ_PERF_SEL_WAIT_ANY                     = 0x00000023,\nSQ_PERF_SEL_WAIT_CNT_ANY                 = 0x00000024,\nSQ_PERF_SEL_WAIT_CNT_VMVS                = 0x00000025,\nSQ_PERF_SEL_WAIT_CNT_LGKM                = 0x00000026,\nSQ_PERF_SEL_WAIT_CNT_EXP                 = 0x00000027,\nSQ_PERF_SEL_WAIT_TTRACE                  = 0x00000028,\nSQ_PERF_SEL_WAIT_IFETCH                  = 0x00000029,\nSQ_PERF_SEL_WAIT_BARRIER                 = 0x0000002a,\nSQ_PERF_SEL_WAIT_EXP_ALLOC               = 0x0000002b,\nSQ_PERF_SEL_WAIT_SLEEP                   = 0x0000002c,\nSQ_PERF_SEL_WAIT_DELAY_ALU               = 0x0000002d,\nSQ_PERF_SEL_WAIT_DEPCTR                  = 0x0000002e,\nSQ_PERF_SEL_WAIT_OTHER                   = 0x0000002f,\nSQ_PERF_SEL_INSTS_ALL                    = 0x00000030,\nSQ_PERF_SEL_INSTS_BRANCH                 = 0x00000031,\nSQ_PERF_SEL_INSTS_CBRANCH_NOT_TAKEN      = 0x00000032,\nSQ_PERF_SEL_INSTS_CBRANCH_TAKEN          = 0x00000033,\nSQ_PERF_SEL_INSTS_CBRANCH_TAKEN_HIT_IS   = 0x00000034,\nSQ_PERF_SEL_INSTS_EXP_GDS                = 0x00000035,\nSQ_PERF_SEL_INSTS_GDS                    = 0x00000036,\nSQ_PERF_SEL_INSTS_EXP                    = 0x00000037,\nSQ_PERF_SEL_INSTS_FLAT                   = 0x00000038,\nSQ_PERF_SEL_INSTS_LDS                    = 0x00000039,\nSQ_PERF_SEL_INSTS_SALU                   = 0x0000003a,\nSQ_PERF_SEL_INSTS_SMEM                   = 0x0000003b,\nSQ_PERF_SEL_INSTS_SMEM_NORM              = 0x0000003c,\nSQ_PERF_SEL_INSTS_SENDMSG                = 0x0000003d,\nSQ_PERF_SEL_INSTS_VALU                   = 0x0000003e,\nSQ_PERF_SEL_INSTS_VALU_TRANS32           = 0x0000003f,\nSQ_PERF_SEL_INSTS_VALU_NO_COEXEC         = 0x00000040,\nSQ_PERF_SEL_INSTS_TEX                    = 0x00000041,\nSQ_PERF_SEL_INSTS_TEX_LOAD               = 0x00000042,\nSQ_PERF_SEL_INSTS_TEX_STORE              = 0x00000043,\nSQ_PERF_SEL_INSTS_DELAY_ALU              = 0x00000044,\nSQ_PERF_SEL_INSTS_INTERNAL               = 0x00000045,\nSQ_PERF_SEL_INSTS_WAVE32                 = 0x00000046,\nSQ_PERF_SEL_INSTS_WAVE32_FLAT            = 0x00000047,\nSQ_PERF_SEL_INSTS_WAVE32_LDS             = 0x00000048,\nSQ_PERF_SEL_INSTS_WAVE32_VALU            = 0x00000049,\nSQ_PERF_SEL_WAVE32_INSTS_EXP_GDS         = 0x0000004a,\nSQ_PERF_SEL_INSTS_WAVE32_VALU_TRANS32    = 0x0000004b,\nSQ_PERF_SEL_INSTS_WAVE32_VALU_NO_COEXEC  = 0x0000004c,\nSQ_PERF_SEL_INSTS_WAVE32_TEX             = 0x0000004d,\nSQ_PERF_SEL_INSTS_WAVE32_TEX_LOAD        = 0x0000004e,\nSQ_PERF_SEL_INSTS_WAVE32_TEX_STORE       = 0x0000004f,\nSQ_PERF_SEL_ITEM_CYCLES_VALU             = 0x00000050,\nSQ_PERF_SEL_VALU_READWRITELANE_CYCLES    = 0x00000051,\nSQ_PERF_SEL_WAVE32_INSTS                 = 0x00000052,\nSQ_PERF_SEL_WAVE64_INSTS                 = 0x00000053,\nSQ_PERF_SEL_INSTS_VALU_EXEC_SKIPPED      = 0x00000054,\nSQ_PERF_SEL_WAVE64_HALF_SKIP             = 0x00000055,\nSQ_PERF_SEL_INST_LEVEL_EXP               = 0x00000056,\nSQ_PERF_SEL_INST_LEVEL_GDS               = 0x00000057,\nSQ_PERF_SEL_INST_LEVEL_LDS               = 0x00000058,\nSQ_PERF_SEL_INST_LEVEL_SMEM              = 0x00000059,\nSQ_PERF_SEL_INST_LEVEL_TEX_LOAD          = 0x0000005a,\nSQ_PERF_SEL_INST_LEVEL_TEX_STORE         = 0x0000005b,\nSQ_PERF_SEL_IFETCH_REQS                  = 0x0000005c,\nSQ_PERF_SEL_IFETCH_LEVEL                 = 0x0000005d,\nSQ_PERF_SEL_LDS_DIRECT_CMD_FIFO_FULL_STALL = 0x0000005e,\nSQ_PERF_SEL_VALU_SGATHER_STALL           = 0x0000005f,\nSQ_PERF_SEL_VALU_FWD_BUFFER_FULL_STALL   = 0x00000060,\nSQ_PERF_SEL_VALU_SGPR_RD_FIFO_FULL_STALL = 0x00000061,\nSQ_PERF_SEL_VALU_SGATHER_FULL_STALL      = 0x00000062,\nSQ_PERF_SEL_SALU_SGATHER_STALL           = 0x00000063,\nSQ_PERF_SEL_SALU_SGPR_RD_FIFO_FULL_STALL = 0x00000064,\nSQ_PERF_SEL_SALU_GATHER_FULL_STALL       = 0x00000065,\nSQ_PERF_SEL_SMEM_DCACHE_FIFO_FULL_STALL  = 0x00000066,\nSQ_PERF_SEL_INST_CYCLES_VALU             = 0x00000067,\nSQ_PERF_SEL_INST_CYCLES_VALU_TRANS32     = 0x00000068,\nSQ_PERF_SEL_INST_CYCLES_VALU_NO_COEXEC   = 0x00000069,\nSQ_PERF_SEL_INST_CYCLES_VMEM             = 0x0000006a,\nSQ_PERF_SEL_INST_CYCLES_VMEM_LOAD        = 0x0000006b,\nSQ_PERF_SEL_INST_CYCLES_VMEM_STORE       = 0x0000006c,\nSQ_PERF_SEL_INST_CYCLES_LDS              = 0x0000006d,\nSQ_PERF_SEL_INST_CYCLES_TEX              = 0x0000006e,\nSQ_PERF_SEL_INST_CYCLES_FLAT             = 0x0000006f,\nSQ_PERF_SEL_INST_CYCLES_EXP_GDS          = 0x00000070,\nSQ_PERF_SEL_INST_CYCLES_EXP              = 0x00000071,\nSQ_PERF_SEL_INST_CYCLES_GDS              = 0x00000072,\nSQ_PERF_SEL_VALU_STARVE                  = 0x00000073,\nSQ_PERF_SEL_VMEM_ARB_FIFO_FULL           = 0x00000074,\nSQ_PERF_SEL_MSG_FIFO_FULL_STALL          = 0x00000075,\nSQ_PERF_SEL_EXP_REQ_FIFO_FULL            = 0x00000076,\nSQ_PERF_SEL_VMEM_BUS_ACTIVE              = 0x00000077,\nSQ_PERF_SEL_VMEM_BUS_STALL               = 0x00000078,\nSQ_PERF_SEL_VMEM_BUS_STALL_TA_ADDR_FIFO_FULL = 0x00000079,\nSQ_PERF_SEL_VMEM_BUS_STALL_TA_CMD_FIFO_FULL = 0x0000007a,\nSQ_PERF_SEL_VMEM_BUS_STALL_LDS_ADDR_FIFO_FULL = 0x0000007b,\nSQ_PERF_SEL_VMEM_BUS_STALL_LDS_CMD_FIFO_FULL = 0x0000007c,\nSQ_PERF_SEL_VMEM_STARVE_TA_ADDR_EMPTY    = 0x0000007d,\nSQ_PERF_SEL_VMEM_STARVE_LDS_ADDR_EMPTY   = 0x0000007e,\nSQ_PERF_SEL_SALU_PIPE_STALL              = 0x0000007f,\nSQ_PERF_SEL_SMEM_DCACHE_RETURN_CYCLES    = 0x00000080,\nSQ_PERF_SEL_MSG_BUS_BUSY                 = 0x00000081,\nSQ_PERF_SEL_EXP_REQ_BUS_STALL            = 0x00000082,\nSQ_PERF_SEL_EXP_REQ0_BUS_BUSY            = 0x00000083,\nSQ_PERF_SEL_EXP_REQ1_BUS_BUSY            = 0x00000084,\nSQ_PERF_SEL_EXP_BUS0_BUSY                = 0x00000085,\nSQ_PERF_SEL_EXP_BUS1_BUSY                = 0x00000086,\nSQ_PERF_SEL_INST_CACHE_REQ_STALL         = 0x00000087,\nSQ_PERF_SEL_USER0                        = 0x00000088,\nSQ_PERF_SEL_USER1                        = 0x00000089,\nSQ_PERF_SEL_USER2                        = 0x0000008a,\nSQ_PERF_SEL_USER3                        = 0x0000008b,\nSQ_PERF_SEL_USER4                        = 0x0000008c,\nSQ_PERF_SEL_USER5                        = 0x0000008d,\nSQ_PERF_SEL_USER6                        = 0x0000008e,\nSQ_PERF_SEL_USER7                        = 0x0000008f,\nSQ_PERF_SEL_USER8                        = 0x00000090,\nSQ_PERF_SEL_USER9                        = 0x00000091,\nSQ_PERF_SEL_USER10                       = 0x00000092,\nSQ_PERF_SEL_USER11                       = 0x00000093,\nSQ_PERF_SEL_USER12                       = 0x00000094,\nSQ_PERF_SEL_USER13                       = 0x00000095,\nSQ_PERF_SEL_USER14                       = 0x00000096,\nSQ_PERF_SEL_USER15                       = 0x00000097,\nSQ_PERF_SEL_USER_LEVEL0                  = 0x00000098,\nSQ_PERF_SEL_USER_LEVEL1                  = 0x00000099,\nSQ_PERF_SEL_USER_LEVEL2                  = 0x0000009a,\nSQ_PERF_SEL_USER_LEVEL3                  = 0x0000009b,\nSQ_PERF_SEL_USER_LEVEL4                  = 0x0000009c,\nSQ_PERF_SEL_USER_LEVEL5                  = 0x0000009d,\nSQ_PERF_SEL_USER_LEVEL6                  = 0x0000009e,\nSQ_PERF_SEL_USER_LEVEL7                  = 0x0000009f,\nSQ_PERF_SEL_USER_LEVEL8                  = 0x000000a0,\nSQ_PERF_SEL_USER_LEVEL9                  = 0x000000a1,\nSQ_PERF_SEL_USER_LEVEL10                 = 0x000000a2,\nSQ_PERF_SEL_USER_LEVEL11                 = 0x000000a3,\nSQ_PERF_SEL_USER_LEVEL12                 = 0x000000a4,\nSQ_PERF_SEL_USER_LEVEL13                 = 0x000000a5,\nSQ_PERF_SEL_USER_LEVEL14                 = 0x000000a6,\nSQ_PERF_SEL_USER_LEVEL15                 = 0x000000a7,\nSQ_PERF_SEL_VALU_RETURN_SDST             = 0x000000a8,\nSQ_PERF_SEL_VMEM_VGPR_READ_STALLED_BY_EXPORT = 0x000000a9,\nSQ_PERF_SEL_INSTS_VALU_TRANS             = 0x000000aa,\nSQ_PERF_SEL_INSTS_LDS_DIRECT_LOAD        = 0x000000ab,\nSQ_PERF_SEL_INSTS_LDS_PARAM_LOAD         = 0x000000ac,\nSQ_PERF_SEL_INSTS_WAVE32_LDS_PARAM_LOAD  = 0x000000ad,\nSQ_PERF_SEL_INSTS_VALU_ONE_CYCLE_WAVE64  = 0x000000ae,\nSQ_PERF_SEL_INSTS_VALU_VINTERP           = 0x000000af,\nSQ_PERF_SEL_INSTS_VALU_WAVE32_VINTERP    = 0x000000b0,\nSQ_PERF_SEL_OVERFLOW_PREV                = 0x000000b1,\nSQ_PERF_SEL_INSTS_DUAL_VALU_WAVE32       = 0x000000b2,\nSQ_PERF_SEL_INSTS_VALU_1_PASS            = 0x000000b3,\nSQ_PERF_SEL_INSTS_VALU_2_PASS            = 0x000000b4,\nSQ_PERF_SEL_INSTS_VALU_4_PASS            = 0x000000b5,\nSQ_PERF_SEL_INSTS_VALU_DP                = 0x000000b6,\nSQ_PERF_SEL_SP_CONST_CYCLES              = 0x000000b7,\nSQ_PERF_SEL_SP_CONST_STALL_CYCLES        = 0x000000b8,\nSQ_PERF_SEL_ITEMS_VALU                   = 0x000000b9,\nSQ_PERF_SEL_ITEMS_MAX_VALU               = 0x000000ba,\nSQ_PERF_SEL_ITEM_CYCLES_VMEM             = 0x000000bb,\nSQ_PERF_SEL_DUMMY_END                    = 0x000000bc,\nSQ_PERF_SEL_DUMMY_LAST                   = 0x000000ff,\nSQC_PERF_SEL_LDS_BANK_CONFLICT           = 0x00000100,\nSQC_PERF_SEL_LDS_ADDR_CONFLICT           = 0x00000101,\nSQC_PERF_SEL_LDS_UNALIGNED_STALL         = 0x00000102,\nSQC_PERF_SEL_LDS_MEM_VIOLATIONS          = 0x00000103,\nSQC_PERF_SEL_LDS_ATOMIC_RETURN           = 0x00000104,\nSQC_PERF_SEL_LDS_IDX_ACTIVE              = 0x00000105,\nSQC_PERF_SEL_LDS_ADDR_STALL              = 0x00000106,\nSQC_PERF_SEL_LDS_ADDR_ACTIVE             = 0x00000107,\nSQC_PERF_SEL_LDS_PC_LDS_WRITE_STALL_TD   = 0x00000108,\nSQC_PERF_SEL_LDS_SPI_VGPR_WRITE_STALL_TD = 0x00000109,\nSQC_PERF_SEL_LDS_LDS_VGPR_WRITE_STALL    = 0x0000010a,\nSQC_PERF_SEL_LDS_FP_ADD_CYCLES           = 0x0000010b,\nSQC_PERF_SEL_ICACHE_BUSY_CYCLES          = 0x0000010c,\nSQC_PERF_SEL_ICACHE_REQ                  = 0x0000010d,\nSQC_PERF_SEL_ICACHE_HITS                 = 0x0000010e,\nSQC_PERF_SEL_ICACHE_MISSES               = 0x0000010f,\nSQC_PERF_SEL_ICACHE_MISSES_DUPLICATE     = 0x00000110,\nSQC_PERF_SEL_ICACHE_INVAL_INST           = 0x00000111,\nSQC_PERF_SEL_ICACHE_INVAL_ASYNC          = 0x00000112,\nSQC_PERF_SEL_ICACHE_INFLIGHT_LEVEL       = 0x00000113,\nSQC_PERF_SEL_DCACHE_INFLIGHT_LEVEL       = 0x00000114,\nSQC_PERF_SEL_TC_INFLIGHT_LEVEL           = 0x00000115,\nSQC_PERF_SEL_ICACHE_TC_INFLIGHT_LEVEL    = 0x00000116,\nSQC_PERF_SEL_DCACHE_TC_INFLIGHT_LEVEL    = 0x00000117,\nSQC_PERF_SEL_ICACHE_INPUT_VALID_READYB   = 0x00000118,\nSQC_PERF_SEL_DCACHE_INPUT_VALID_READYB   = 0x00000119,\nSQC_PERF_SEL_TC_REQ                      = 0x0000011a,\nSQC_PERF_SEL_TC_INST_REQ                 = 0x0000011b,\nSQC_PERF_SEL_TC_DATA_READ_REQ            = 0x0000011c,\nSQC_PERF_SEL_TC_STALL                    = 0x0000011d,\nSQC_PERF_SEL_TC_STARVE                   = 0x0000011e,\nSQC_PERF_SEL_ICACHE_INPUT_STALL_ARB_NO_GRANT = 0x0000011f,\nSQC_PERF_SEL_ICACHE_INPUT_STALL_BANK_READYB = 0x00000120,\nSQC_PERF_SEL_ICACHE_CACHE_STALLED        = 0x00000121,\nSQC_PERF_SEL_ICACHE_CACHE_STALL_INFLIGHT_MAX = 0x00000122,\nSQC_PERF_SEL_ICACHE_STALL_OUTXBAR_ARB_NO_GRANT = 0x00000123,\nSQC_PERF_SEL_DCACHE_BUSY_CYCLES          = 0x00000124,\nSQC_PERF_SEL_DCACHE_REQ                  = 0x00000125,\nSQC_PERF_SEL_DCACHE_HITS                 = 0x00000126,\nSQC_PERF_SEL_DCACHE_MISSES               = 0x00000127,\nSQC_PERF_SEL_DCACHE_MISSES_DUPLICATE     = 0x00000128,\nSQC_PERF_SEL_DCACHE_INVAL_INST           = 0x00000129,\nSQC_PERF_SEL_DCACHE_INVAL_ASYNC          = 0x0000012a,\nSQC_PERF_SEL_DCACHE_HIT_LRU_READ         = 0x0000012b,\nSQC_PERF_SEL_DCACHE_INPUT_STALL_ARB_NO_GRANT = 0x0000012c,\nSQC_PERF_SEL_DCACHE_INPUT_STALL_BANK_READYB = 0x0000012d,\nSQC_PERF_SEL_DCACHE_CACHE_STALLED        = 0x0000012e,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_INFLIGHT_MAX = 0x0000012f,\nSQC_PERF_SEL_DCACHE_CACHE_STALL_OUTPUT   = 0x00000130,\nSQC_PERF_SEL_DCACHE_STALL_OUTXBAR_ARB_NO_GRANT = 0x00000131,\nSQC_PERF_SEL_DCACHE_REQ_READ_1           = 0x00000132,\nSQC_PERF_SEL_DCACHE_REQ_READ_2           = 0x00000133,\nSQC_PERF_SEL_DCACHE_REQ_READ_4           = 0x00000134,\nSQC_PERF_SEL_DCACHE_REQ_READ_8           = 0x00000135,\nSQC_PERF_SEL_DCACHE_REQ_READ_16          = 0x00000136,\nSQC_PERF_SEL_DCACHE_REQ_ATC_PROBE        = 0x00000137,\nSQC_PERF_SEL_SQ_DCACHE_REQS              = 0x00000138,\nSQC_PERF_SEL_DCACHE_FLAT_REQ             = 0x00000139,\nSQC_PERF_SEL_TD_VGPR_BUSY                = 0x0000013a,\nSQC_PERF_SEL_LDS_VGPR_BUSY               = 0x0000013b,\nSQC_PERF_SEL_LDS_TD_VGPR_CONF_STALL      = 0x0000013c,\nSQC_PERF_SEL_ICACHE_GCR                  = 0x0000013d,\nSQC_PERF_SEL_ICACHE_GCR_HITS             = 0x0000013e,\nSQC_PERF_SEL_DCACHE_GCR                  = 0x0000013f,\nSQC_PERF_SEL_DCACHE_GCR_HITS             = 0x00000140,\nSQC_PERF_SEL_ICACHE_GCR_INVALIDATE       = 0x00000141,\nSQC_PERF_SEL_DCACHE_GCR_INVALIDATE       = 0x00000142,\nSQC_PERF_SEL_DCACHE_SPI_RETURN_STALL     = 0x00000143,\nSQC_PERF_SEL_DUMMY_LAST                  = 0x00000144,\nSP_PERF_SEL_DST_BUF_ALLOC_STALL          = 0x000001c0,\nSP_PERF_SEL_DST_BUF_WB_CONF_W_TD_LDS     = 0x000001c1,\nSP_PERF_SEL_DST_BUF_WB_CONF_W_SPI        = 0x000001c2,\nSP_PERF_SEL_DST_BUF_EVEN_DIRTY           = 0x000001c3,\nSP_PERF_SEL_DST_BUF_ODD_DIRTY            = 0x000001c4,\nSP_PERF_SEL_SRC_CACHE_HIT_B0             = 0x000001c5,\nSP_PERF_SEL_SRC_CACHE_HIT_B1             = 0x000001c6,\nSP_PERF_SEL_SRC_CACHE_HIT_B2             = 0x000001c7,\nSP_PERF_SEL_SRC_CACHE_HIT_B3             = 0x000001c8,\nSP_PERF_SEL_SRC_CACHE_PROBE_B0           = 0x000001c9,\nSP_PERF_SEL_SRC_CACHE_PROBE_B1           = 0x000001ca,\nSP_PERF_SEL_SRC_CACHE_PROBE_B2           = 0x000001cb,\nSP_PERF_SEL_SRC_CACHE_PROBE_B3           = 0x000001cc,\nSP_PERF_SEL_SRC_CACHE_VGPR_RD_B0         = 0x000001cd,\nSP_PERF_SEL_SRC_CACHE_VGPR_RD_B1         = 0x000001ce,\nSP_PERF_SEL_SRC_CACHE_VGPR_RD_B2         = 0x000001cf,\nSP_PERF_SEL_SRC_CACHE_VGPR_RD_B3         = 0x000001d0,\nSP_PERF_SEL_SRC_CACHE_RECYCLE_HIT_B0     = 0x000001d1,\nSP_PERF_SEL_SRC_CACHE_RECYCLE_HIT_B1     = 0x000001d2,\nSP_PERF_SEL_SRC_CACHE_RECYCLE_HIT_B2     = 0x000001d3,\nSP_PERF_SEL_SRC_CACHE_RECYCLE_HIT_B3     = 0x000001d4,\nSP_PERF_SEL_SRC_CACHE_PROBE_SUCCESS_B0   = 0x000001d5,\nSP_PERF_SEL_SRC_CACHE_PROBE_SUCCESS_B1   = 0x000001d6,\nSP_PERF_SEL_SRC_CACHE_PROBE_SUCCESS_B2   = 0x000001d7,\nSP_PERF_SEL_SRC_CACHE_PROBE_SUCCESS_B3   = 0x000001d8,\nSP_PERF_SEL_VALU_PENDING_QUEUE_STALL     = 0x000001d9,\nSP_PERF_SEL_VALU_OPERAND                 = 0x000001da,\nSP_PERF_SEL_VALU_VGPR_OPERAND            = 0x000001db,\nSP_PERF_SEL_VALU_OPERAND_FROM_DST_BUF    = 0x000001dc,\nSP_PERF_SEL_VALU_EXEC_MASK_CHANGE        = 0x000001dd,\nSP_PERF_SEL_VALU_COEXEC_WITH_TRANS       = 0x000001de,\nSP_PERF_SEL_VALU_SGPR_FWD_BUF_FULL       = 0x000001df,\nSP_PERF_SEL_VALU_STALL                   = 0x000001e0,\nSP_PERF_SEL_VALU_STALL_VGPR_NOT_READY    = 0x000001e1,\nSP_PERF_SEL_VALU_STALL_SGPR_NOT_READY    = 0x000001e2,\nSP_PERF_SEL_VALU_STALL_VDST_FWD          = 0x000001e3,\nSP_PERF_SEL_VALU_STALL_SDST_FWD          = 0x000001e4,\nSP_PERF_SEL_VALU_STALL_DST_STALL         = 0x000001e5,\nSP_PERF_SEL_VALU_FAST_OP_STALL_VGPR_NOT_READY = 0x000001e6,\nSP_PERF_SEL_VGPR_VMEM_RD                 = 0x000001e7,\nSP_PERF_SEL_VGPR_EXP_RD                  = 0x000001e8,\nSP_PERF_SEL_VGPR_SPI_WR                  = 0x000001e9,\nSP_PERF_SEL_VGPR_TDLDS_DATA_WR           = 0x000001ea,\nSP_PERF_SEL_VGPR_WR                      = 0x000001eb,\nSP_PERF_SEL_VGPR_RD                      = 0x000001ec,\nSP_PERF_SEL_DUMMY_LAST                   = 0x000001ed,\nSQ_PERF_SEL_NONE2                        = 0x000001ff,\n} SQ_PERF_SEL;\n\n \n\ntypedef enum SQ_ROUND_MODE {\nSQ_ROUND_NEAREST_EVEN                    = 0x00000000,\nSQ_ROUND_PLUS_INFINITY                   = 0x00000001,\nSQ_ROUND_MINUS_INFINITY                  = 0x00000002,\nSQ_ROUND_TO_ZERO                         = 0x00000003,\n} SQ_ROUND_MODE;\n\n \n\ntypedef enum SQ_RSRC_BUF_TYPE {\nSQ_RSRC_BUF                              = 0x00000000,\nSQ_RSRC_BUF_RSVD_1                       = 0x00000001,\nSQ_RSRC_BUF_RSVD_2                       = 0x00000002,\nSQ_RSRC_BUF_RSVD_3                       = 0x00000003,\n} SQ_RSRC_BUF_TYPE;\n\n \n\ntypedef enum SQ_RSRC_FLAT_TYPE {\nSQ_RSRC_FLAT_RSVD_0                      = 0x00000000,\nSQ_RSRC_FLAT                             = 0x00000001,\nSQ_RSRC_FLAT_RSVD_2                      = 0x00000002,\nSQ_RSRC_FLAT_RSVD_3                      = 0x00000003,\n} SQ_RSRC_FLAT_TYPE;\n\n \n\ntypedef enum SQ_RSRC_IMG_TYPE {\nSQ_RSRC_IMG_RSVD_0                       = 0x00000000,\nSQ_RSRC_IMG_RSVD_1                       = 0x00000001,\nSQ_RSRC_IMG_RSVD_2                       = 0x00000002,\nSQ_RSRC_IMG_RSVD_3                       = 0x00000003,\nSQ_RSRC_IMG_RSVD_4                       = 0x00000004,\nSQ_RSRC_IMG_RSVD_5                       = 0x00000005,\nSQ_RSRC_IMG_RSVD_6                       = 0x00000006,\nSQ_RSRC_IMG_RSVD_7                       = 0x00000007,\nSQ_RSRC_IMG_1D                           = 0x00000008,\nSQ_RSRC_IMG_2D                           = 0x00000009,\nSQ_RSRC_IMG_3D                           = 0x0000000a,\nSQ_RSRC_IMG_CUBE                         = 0x0000000b,\nSQ_RSRC_IMG_1D_ARRAY                     = 0x0000000c,\nSQ_RSRC_IMG_2D_ARRAY                     = 0x0000000d,\nSQ_RSRC_IMG_2D_MSAA                      = 0x0000000e,\nSQ_RSRC_IMG_2D_MSAA_ARRAY                = 0x0000000f,\n} SQ_RSRC_IMG_TYPE;\n\n \n\ntypedef enum SQ_SEL_XYZW01 {\nSQ_SEL_0                                 = 0x00000000,\nSQ_SEL_1                                 = 0x00000001,\nSQ_SEL_N_BC_1                            = 0x00000002,\nSQ_SEL_RESERVED_1                        = 0x00000003,\nSQ_SEL_X                                 = 0x00000004,\nSQ_SEL_Y                                 = 0x00000005,\nSQ_SEL_Z                                 = 0x00000006,\nSQ_SEL_W                                 = 0x00000007,\n} SQ_SEL_XYZW01;\n\n \n\ntypedef enum SQ_TEX_ANISO_RATIO {\nSQ_TEX_ANISO_RATIO_1                     = 0x00000000,\nSQ_TEX_ANISO_RATIO_2                     = 0x00000001,\nSQ_TEX_ANISO_RATIO_4                     = 0x00000002,\nSQ_TEX_ANISO_RATIO_8                     = 0x00000003,\nSQ_TEX_ANISO_RATIO_16                    = 0x00000004,\n} SQ_TEX_ANISO_RATIO;\n\n \n\ntypedef enum SQ_TEX_BORDER_COLOR {\nSQ_TEX_BORDER_COLOR_TRANS_BLACK          = 0x00000000,\nSQ_TEX_BORDER_COLOR_OPAQUE_BLACK         = 0x00000001,\nSQ_TEX_BORDER_COLOR_OPAQUE_WHITE         = 0x00000002,\nSQ_TEX_BORDER_COLOR_REGISTER             = 0x00000003,\n} SQ_TEX_BORDER_COLOR;\n\n \n\ntypedef enum SQ_TEX_CLAMP {\nSQ_TEX_WRAP                              = 0x00000000,\nSQ_TEX_MIRROR                            = 0x00000001,\nSQ_TEX_CLAMP_LAST_TEXEL                  = 0x00000002,\nSQ_TEX_MIRROR_ONCE_LAST_TEXEL            = 0x00000003,\nSQ_TEX_CLAMP_HALF_BORDER                 = 0x00000004,\nSQ_TEX_MIRROR_ONCE_HALF_BORDER           = 0x00000005,\nSQ_TEX_CLAMP_BORDER                      = 0x00000006,\nSQ_TEX_MIRROR_ONCE_BORDER                = 0x00000007,\n} SQ_TEX_CLAMP;\n\n \n\ntypedef enum SQ_TEX_DEPTH_COMPARE {\nSQ_TEX_DEPTH_COMPARE_NEVER               = 0x00000000,\nSQ_TEX_DEPTH_COMPARE_LESS                = 0x00000001,\nSQ_TEX_DEPTH_COMPARE_EQUAL               = 0x00000002,\nSQ_TEX_DEPTH_COMPARE_LESSEQUAL           = 0x00000003,\nSQ_TEX_DEPTH_COMPARE_GREATER             = 0x00000004,\nSQ_TEX_DEPTH_COMPARE_NOTEQUAL            = 0x00000005,\nSQ_TEX_DEPTH_COMPARE_GREATEREQUAL        = 0x00000006,\nSQ_TEX_DEPTH_COMPARE_ALWAYS              = 0x00000007,\n} SQ_TEX_DEPTH_COMPARE;\n\n \n\ntypedef enum SQ_TEX_MIP_FILTER {\nSQ_TEX_MIP_FILTER_NONE                   = 0x00000000,\nSQ_TEX_MIP_FILTER_POINT                  = 0x00000001,\nSQ_TEX_MIP_FILTER_LINEAR                 = 0x00000002,\nSQ_TEX_MIP_FILTER_POINT_ANISO_ADJ        = 0x00000003,\n} SQ_TEX_MIP_FILTER;\n\n \n\ntypedef enum SQ_TEX_XY_FILTER {\nSQ_TEX_XY_FILTER_POINT                   = 0x00000000,\nSQ_TEX_XY_FILTER_BILINEAR                = 0x00000001,\nSQ_TEX_XY_FILTER_ANISO_POINT             = 0x00000002,\nSQ_TEX_XY_FILTER_ANISO_BILINEAR          = 0x00000003,\n} SQ_TEX_XY_FILTER;\n\n \n\ntypedef enum SQ_TEX_Z_FILTER {\nSQ_TEX_Z_FILTER_NONE                     = 0x00000000,\nSQ_TEX_Z_FILTER_POINT                    = 0x00000001,\nSQ_TEX_Z_FILTER_LINEAR                   = 0x00000002,\n} SQ_TEX_Z_FILTER;\n\n \n\ntypedef enum SQ_TT_MODE {\nSQ_TT_MODE_OFF                           = 0x00000000,\nSQ_TT_MODE_ON                            = 0x00000001,\nSQ_TT_MODE_GLOBAL                        = 0x00000002,\nSQ_TT_MODE_DETAIL                        = 0x00000003,\n} SQ_TT_MODE;\n\n \n\ntypedef enum SQ_TT_RT_FREQ {\nSQ_TT_RT_FREQ_NEVER                      = 0x00000000,\nSQ_TT_RT_FREQ_1024_CLK                   = 0x00000001,\nSQ_TT_RT_FREQ_4096_CLK                   = 0x00000002,\n} SQ_TT_RT_FREQ;\n\n \n\ntypedef enum SQ_TT_TOKEN_MASK_INST_EXCLUDE {\nSQ_TT_INST_EXCLUDE_VMEM_OTHER_SIMD_BIT   = 0x00000001,\nSQ_TT_INST_EXCLUDE_EXPGNT234_BIT         = 0x00000002,\n} SQ_TT_TOKEN_MASK_INST_EXCLUDE;\n\n \n\ntypedef enum SQ_TT_TOKEN_MASK_INST_EXCLUDE_SHIFT {\nSQ_TT_INST_EXCLUDE_VMEM_OTHER_SIMD_SHIFT = 0x00000000,\nSQ_TT_INST_EXCLUDE_EXPGNT234_SHIFT       = 0x00000001,\n} SQ_TT_TOKEN_MASK_INST_EXCLUDE_SHIFT;\n\n \n\ntypedef enum SQ_TT_TOKEN_MASK_REG_EXCLUDE {\nSQ_TT_REG_EXCLUDE_USER_DATA_BIT          = 0x00000001,\nSQ_TT_REG_EXCLUDE_CP_ME_MC_RADDR_BIT     = 0x00000002,\nSQ_TT_REG_EXCLUDE_GRBM_COMPUTE_EXCLUDE_BIT = 0x00000004,\n} SQ_TT_TOKEN_MASK_REG_EXCLUDE;\n\n \n\ntypedef enum SQ_TT_TOKEN_MASK_REG_EXCLUDE_SHIFT {\nSQ_TT_REG_EXCLUDE_USER_DATA_SHIFT        = 0x00000000,\nSQ_TT_REG_EXCLUDE_CP_ME_MC_RADDR_SHIFT   = 0x00000001,\nSQ_TT_REG_EXCLUDE_GRBM_COMPUTE_EXCLUDE_SHIFT = 0x00000002,\n} SQ_TT_TOKEN_MASK_REG_EXCLUDE_SHIFT;\n\n \n\ntypedef enum SQ_TT_TOKEN_MASK_REG_INCLUDE {\nSQ_TT_TOKEN_MASK_SQDEC_BIT               = 0x00000001,\nSQ_TT_TOKEN_MASK_SHDEC_BIT               = 0x00000002,\nSQ_TT_TOKEN_MASK_GFXUDEC_BIT             = 0x00000004,\nSQ_TT_TOKEN_MASK_COMP_BIT                = 0x00000008,\nSQ_TT_TOKEN_MASK_CONTEXT_BIT             = 0x00000010,\nSQ_TT_TOKEN_MASK_CONFIG_BIT              = 0x00000020,\nSQ_TT_TOKEN_MASK_ALL_BIT                 = 0x00000040,\nSQ_TT_TOKEN_MASK_RSVD_BIT                = 0x00000080,\n} SQ_TT_TOKEN_MASK_REG_INCLUDE;\n\n \n\ntypedef enum SQ_TT_TOKEN_MASK_REG_INCLUDE_SHIFT {\nSQ_TT_TOKEN_MASK_SQDEC_SHIFT             = 0x00000000,\nSQ_TT_TOKEN_MASK_SHDEC_SHIFT             = 0x00000001,\nSQ_TT_TOKEN_MASK_GFXUDEC_SHIFT           = 0x00000002,\nSQ_TT_TOKEN_MASK_COMP_SHIFT              = 0x00000003,\nSQ_TT_TOKEN_MASK_CONTEXT_SHIFT           = 0x00000004,\nSQ_TT_TOKEN_MASK_CONFIG_SHIFT            = 0x00000005,\nSQ_TT_TOKEN_MASK_ALL_SHIFT               = 0x00000006,\nSQ_TT_TOKEN_MASK_RSVD_SHIFT              = 0x00000007,\n} SQ_TT_TOKEN_MASK_REG_INCLUDE_SHIFT;\n\n \n\ntypedef enum SQ_TT_TOKEN_MASK_TOKEN_EXCLUDE_SHIFT {\nSQ_TT_TOKEN_EXCLUDE_VMEMEXEC_SHIFT       = 0x00000000,\nSQ_TT_TOKEN_EXCLUDE_ALUEXEC_SHIFT        = 0x00000001,\nSQ_TT_TOKEN_EXCLUDE_VALUINST_SHIFT       = 0x00000002,\nSQ_TT_TOKEN_EXCLUDE_WAVERDY_SHIFT        = 0x00000003,\nSQ_TT_TOKEN_EXCLUDE_WAVESTARTEND_SHIFT   = 0x00000004,\nSQ_TT_TOKEN_EXCLUDE_IMMEDIATE_SHIFT      = 0x00000005,\nSQ_TT_TOKEN_EXCLUDE_REG_SHIFT            = 0x00000006,\nSQ_TT_TOKEN_EXCLUDE_EVENT_SHIFT          = 0x00000007,\nSQ_TT_TOKEN_EXCLUDE_INST_SHIFT           = 0x00000008,\nSQ_TT_TOKEN_EXCLUDE_UTILCTR_SHIFT        = 0x00000009,\nSQ_TT_TOKEN_EXCLUDE_WAVEALLOC_SHIFT      = 0x0000000a,\nSQ_TT_TOKEN_EXCLUDE_PERF_SHIFT           = 0x0000000b,\n} SQ_TT_TOKEN_MASK_TOKEN_EXCLUDE_SHIFT;\n\n \n\ntypedef enum SQ_TT_UTIL_TIMER {\nSQ_TT_UTIL_TIMER_100_CLK                 = 0x00000000,\nSQ_TT_UTIL_TIMER_250_CLK                 = 0x00000001,\n} SQ_TT_UTIL_TIMER;\n\n \n\ntypedef enum SQ_TT_WAVESTART_MODE {\nSQ_TT_WAVESTART_MODE_SHORT               = 0x00000000,\nSQ_TT_WAVESTART_MODE_ALLOC               = 0x00000001,\nSQ_TT_WAVESTART_MODE_PBB_ID              = 0x00000002,\n} SQ_TT_WAVESTART_MODE;\n\n \n\ntypedef enum SQ_TT_WTYPE_INCLUDE {\nSQ_TT_WTYPE_INCLUDE_PS_BIT               = 0x00000001,\nSQ_TT_WTYPE_INCLUDE_RSVD0_BIT            = 0x00000002,\nSQ_TT_WTYPE_INCLUDE_GS_BIT               = 0x00000004,\nSQ_TT_WTYPE_INCLUDE_RSVD1_BIT            = 0x00000008,\nSQ_TT_WTYPE_INCLUDE_HS_BIT               = 0x00000010,\nSQ_TT_WTYPE_INCLUDE_RSVD2_BIT            = 0x00000020,\nSQ_TT_WTYPE_INCLUDE_CS_BIT               = 0x00000040,\n} SQ_TT_WTYPE_INCLUDE;\n\n \n\ntypedef enum SQ_TT_WTYPE_INCLUDE_SHIFT {\nSQ_TT_WTYPE_INCLUDE_PS_SHIFT             = 0x00000000,\nSQ_TT_WTYPE_INCLUDE_RSVD0_SHIFT          = 0x00000001,\nSQ_TT_WTYPE_INCLUDE_GS_SHIFT             = 0x00000002,\nSQ_TT_WTYPE_INCLUDE_RSVD1_SHIFT          = 0x00000003,\nSQ_TT_WTYPE_INCLUDE_HS_SHIFT             = 0x00000004,\nSQ_TT_WTYPE_INCLUDE_RSVD2_SHIFT          = 0x00000005,\nSQ_TT_WTYPE_INCLUDE_CS_SHIFT             = 0x00000006,\n} SQ_TT_WTYPE_INCLUDE_SHIFT;\n\n \n\ntypedef enum SQ_WATCH_MODES {\nSQ_WATCH_MODE_READ                       = 0x00000000,\nSQ_WATCH_MODE_NONREAD                    = 0x00000001,\nSQ_WATCH_MODE_ATOMIC                     = 0x00000002,\nSQ_WATCH_MODE_ALL                        = 0x00000003,\n} SQ_WATCH_MODES;\n\n \n\ntypedef enum SQ_WAVE_FWD_PROG_INTERVAL {\nSQ_WAVE_FWD_PROG_INTERVAL_NEVER          = 0x00000000,\nSQ_WAVE_FWD_PROG_INTERVAL_256            = 0x00000001,\nSQ_WAVE_FWD_PROG_INTERVAL_1024           = 0x00000002,\nSQ_WAVE_FWD_PROG_INTERVAL_4096           = 0x00000003,\n} SQ_WAVE_FWD_PROG_INTERVAL;\n\n \n\ntypedef enum SQ_WAVE_IB_ECC_ST {\nSQ_WAVE_IB_ECC_CLEAN                     = 0x00000000,\nSQ_WAVE_IB_ECC_ERR_CONTINUE              = 0x00000001,\nSQ_WAVE_IB_ECC_ERR_HALT                  = 0x00000002,\nSQ_WAVE_IB_ECC_WITH_ERR_MSG              = 0x00000003,\n} SQ_WAVE_IB_ECC_ST;\n\n \n\ntypedef enum SQ_WAVE_SCHED_MODES {\nSQ_WAVE_SCHED_MODE_NORMAL                = 0x00000000,\nSQ_WAVE_SCHED_MODE_EXPERT                = 0x00000001,\nSQ_WAVE_SCHED_MODE_DISABLE_VA_VDST       = 0x00000002,\n} SQ_WAVE_SCHED_MODES;\n\n \n\ntypedef enum SQ_WAVE_TYPE {\nSQ_WAVE_TYPE_PS                          = 0x00000000,\nSQ_WAVE_TYPE_RSVD0                       = 0x00000001,\nSQ_WAVE_TYPE_GS                          = 0x00000002,\nSQ_WAVE_TYPE_RSVD1                       = 0x00000003,\nSQ_WAVE_TYPE_HS                          = 0x00000004,\nSQ_WAVE_TYPE_RSVD2                       = 0x00000005,\nSQ_WAVE_TYPE_CS                          = 0x00000006,\nSQ_WAVE_TYPE_PS1                         = 0x00000007,\nSQ_WAVE_TYPE_PS2                         = 0x00000008,\nSQ_WAVE_TYPE_PS3                         = 0x00000009,\n} SQ_WAVE_TYPE;\n\n \n\n#define SQ_WAVE_TYPE_PS0               0x00000000\n\n \n\n#define SQIND_GLOBAL_REGS_OFFSET       0x00000000\n#define SQIND_GLOBAL_REGS_SIZE         0x00000008\n#define SQIND_LOCAL_REGS_OFFSET        0x00000008\n#define SQIND_LOCAL_REGS_SIZE          0x00000008\n#define SQIND_WAVE_HWREGS_OFFSET       0x00000100\n#define SQIND_WAVE_HWREGS_SIZE         0x00000100\n#define SQIND_WAVE_SGPRS_OFFSET        0x00000200\n#define SQIND_WAVE_SGPRS_SIZE          0x00000200\n#define SQIND_WAVE_VGPRS_OFFSET        0x00000400\n#define SQIND_WAVE_VGPRS_SIZE          0x00000400\n\n \n\n#define SQ_GFXDEC_BEGIN                0x0000a000\n#define SQ_GFXDEC_END                  0x0000c000\n#define SQ_GFXDEC_STATE_ID_SHIFT       0x0000000a\n\n \n\n#define SQDEC_BEGIN                    0x00002300\n#define SQDEC_END                      0x000023ff\n\n \n\n#define SQPERFSDEC_BEGIN               0x0000d9c0\n#define SQPERFSDEC_END                 0x0000da40\n\n \n\n#define SQPERFDDEC_BEGIN               0x0000d1c0\n#define SQPERFDDEC_END                 0x0000d240\n\n \n\n#define SQGFXUDEC_BEGIN                0x0000c330\n#define SQGFXUDEC_END                  0x0000c380\n\n \n\n#define SQPWRDEC_BEGIN                 0x0000f08c\n#define SQPWRDEC_END                   0x0000f094\n\n \n\n#define SQ_DISPATCHER_GFX_MIN          0x00000010\n#define SQ_DISPATCHER_GFX_CNT_PER_RING 0x00000008\n\n \n\n#define SQ_MAX_PGM_SGPRS               0x00000068\n#define SQ_MAX_PGM_VGPRS               0x00000100\n\n \n\n#define SQ_EX_MODE_EXCP_VALU_BASE      0x00000000\n#define SQ_EX_MODE_EXCP_VALU_SIZE      0x00000007\n#define SQ_EX_MODE_EXCP_INVALID        0x00000000\n#define SQ_EX_MODE_EXCP_INPUT_DENORM   0x00000001\n#define SQ_EX_MODE_EXCP_DIV0           0x00000002\n#define SQ_EX_MODE_EXCP_OVERFLOW       0x00000003\n#define SQ_EX_MODE_EXCP_UNDERFLOW      0x00000004\n#define SQ_EX_MODE_EXCP_INEXACT        0x00000005\n#define SQ_EX_MODE_EXCP_INT_DIV0       0x00000006\n#define SQ_EX_MODE_EXCP_ADDR_WATCH0    0x00000007\n#define SQ_EX_MODE_EXCP_MEM_VIOL       0x00000008\n\n \n\n#define SQ_EX_MODE_EXCP_HI_ADDR_WATCH1 0x00000000\n#define SQ_EX_MODE_EXCP_HI_ADDR_WATCH2 0x00000001\n#define SQ_EX_MODE_EXCP_HI_ADDR_WATCH3 0x00000002\n\n \n\n#define INST_ID_PRIV_START             0x80000000\n#define INST_ID_ECC_INTERRUPT_MSG      0xfffffff0\n#define INST_ID_TTRACE_NEW_PC_MSG      0xfffffff1\n#define INST_ID_HW_TRAP                0xfffffff2\n#define INST_ID_KILL_SEQ               0xfffffff3\n#define INST_ID_SPI_WREXEC             0xfffffff4\n#define INST_ID_HW_TRAP_GET_TBA        0xfffffff5\n#define INST_ID_HOST_REG_TRAP_MSG      0xfffffffe\n\n \n\n#define SIMM16_WAITCNT_EXP_CNT_START   0x00000000\n#define SIMM16_WAITCNT_EXP_CNT_SIZE    0x00000003\n#define SIMM16_WAITCNT_LGKM_CNT_START  0x00000004\n#define SIMM16_WAITCNT_LGKM_CNT_SIZE   0x00000006\n#define SIMM16_WAITCNT_VM_CNT_START    0x0000000a\n#define SIMM16_WAITCNT_VM_CNT_SIZE     0x00000006\n#define SIMM16_WAITCNT_DEPCTR_SA_SDST_START 0x00000000\n#define SIMM16_WAITCNT_DEPCTR_SA_SDST_SIZE 0x00000001\n#define SIMM16_WAITCNT_DEPCTR_VA_VCC_START 0x00000001\n#define SIMM16_WAITCNT_DEPCTR_VA_VCC_SIZE 0x00000001\n#define SIMM16_WAITCNT_DEPCTR_VM_VSRC_START 0x00000002\n#define SIMM16_WAITCNT_DEPCTR_VM_VSRC_SIZE 0x00000003\n#define SIMM16_WAITCNT_DEPCTR_HOLD_CNT_START 0x00000006\n#define SIMM16_WAITCNT_DEPCTR_HOLD_CNT_SIZE 0x00000001\n#define SIMM16_WAITCNT_DEPCTR_VA_SSRC_START 0x00000007\n#define SIMM16_WAITCNT_DEPCTR_VA_SSRC_SIZE 0x00000001\n#define SIMM16_WAITCNT_DEPCTR_VA_SDST_START 0x00000008\n#define SIMM16_WAITCNT_DEPCTR_VA_SDST_SIZE 0x00000003\n#define SIMM16_WAITCNT_DEPCTR_VA_VDST_START 0x0000000b\n#define SIMM16_WAITCNT_DEPCTR_VA_VDST_SIZE 0x00000005\n\n \n\n#define SIMM16_WAIT_EVENT_EXP_RDY_START 0x00000000\n#define SIMM16_WAIT_EVENT_EXP_RDY_SIZE 0x00000001\n\n \n\n#define SQ_WAVE_IB_DEP_SA_SDST_SIZE    0x00000004\n#define SQ_WAVE_IB_DEP_SA_EXEC_SIZE    0x00000002\n#define SQ_WAVE_IB_DEP_SA_M0_SIZE      0x00000001\n#define SQ_WAVE_IB_DEP_VM_VSRC_SIZE    0x00000004\n#define SQ_WAVE_IB_DEP_HOLD_CNT_SIZE   0x00000001\n#define SQ_WAVE_IB_DEP_VA_SSRC_SIZE    0x00000003\n#define SQ_WAVE_IB_DEP_VA_SDST_SIZE    0x00000004\n#define SQ_WAVE_IB_DEP_VA_VCC_SIZE     0x00000003\n#define SQ_WAVE_IB_DEP_VA_EXEC_SIZE    0x00000002\n#define SQ_WAVE_IB_DEP_VA_VDST_SIZE    0x00000005\n#define SQ_WAVE_IB_DEP_LDS_DIR_SIZE    0x00000003\n\n \n\n#define SQ_EDC_FUE_CNTL_SIMD0          0x00000000\n#define SQ_EDC_FUE_CNTL_SIMD1          0x00000001\n#define SQ_EDC_FUE_CNTL_SIMD2          0x00000002\n#define SQ_EDC_FUE_CNTL_SIMD3          0x00000003\n#define SQ_EDC_FUE_CNTL_SQ             0x00000004\n#define SQ_EDC_FUE_CNTL_LDS            0x00000005\n#define SQ_EDC_FUE_CNTL_TD             0x00000006\n#define SQ_EDC_FUE_CNTL_TA             0x00000007\n#define SQ_EDC_FUE_CNTL_TCP            0x00000008\n\n \n\n \n\ntypedef enum CSCNTL_TYPE {\nCSCNTL_TYPE_TG                           = 0x00000000,\nCSCNTL_TYPE_STATE                        = 0x00000001,\nCSCNTL_TYPE_EVENT                        = 0x00000002,\nCSCNTL_TYPE_PRIVATE                      = 0x00000003,\n} CSCNTL_TYPE;\n\n \n\ntypedef enum CSDATA_TYPE {\nCSDATA_TYPE_TG                           = 0x00000000,\nCSDATA_TYPE_STATE                        = 0x00000001,\nCSDATA_TYPE_EVENT                        = 0x00000002,\nCSDATA_TYPE_PRIVATE                      = 0x00000003,\n} CSDATA_TYPE;\n\n \n\n#define CSDATA_TYPE_WIDTH              0x00000002\n\n \n\n#define CSDATA_ADDR_WIDTH              0x00000007\n\n \n\n#define CSDATA_DATA_WIDTH              0x00000020\n\n \n\n#define CSCNTL_TYPE_WIDTH              0x00000002\n\n \n\n#define CSCNTL_ADDR_WIDTH              0x00000007\n\n \n\n#define CSCNTL_DATA_WIDTH              0x00000020\n\n \n\n \n\ntypedef enum GE1_PERFCOUNT_SELECT {\nge1_assembler_busy                       = 0x00000000,\nge1_assembler_stalled                    = 0x00000001,\nge1_dma_busy                             = 0x00000002,\nge1_dma_lat_bin_0                        = 0x00000003,\nge1_dma_lat_bin_1                        = 0x00000004,\nge1_dma_lat_bin_2                        = 0x00000005,\nge1_dma_lat_bin_3                        = 0x00000006,\nge1_dma_lat_bin_4                        = 0x00000007,\nge1_dma_lat_bin_5                        = 0x00000008,\nge1_dma_lat_bin_6                        = 0x00000009,\nge1_dma_lat_bin_7                        = 0x0000000a,\nge1_dma_return_cl0                       = 0x0000000b,\nge1_dma_return_cl1                       = 0x0000000c,\nge1_dma_utcl1_consecutive_retry_event    = 0x0000000d,\nge1_dma_utcl1_request_event              = 0x0000000e,\nge1_dma_utcl1_retry_event                = 0x0000000f,\nge1_dma_utcl1_stall_event                = 0x00000010,\nge1_dma_utcl1_stall_utcl2_event          = 0x00000011,\nge1_dma_utcl1_translation_hit_event      = 0x00000012,\nge1_dma_utcl1_translation_miss_event     = 0x00000013,\nge1_assembler_dma_starved                = 0x00000014,\nge1_rbiu_di_fifo_stalled_p0              = 0x00000015,\nge1_rbiu_di_fifo_starved_p0              = 0x00000016,\nge1_rbiu_dr_fifo_stalled_p0              = 0x00000017,\nge1_rbiu_dr_fifo_starved_p0              = 0x00000018,\nge1_sclk_reg_vld                         = 0x00000019,\nge1_stat_busy                            = 0x0000001a,\nge1_stat_no_dma_busy                     = 0x0000001b,\nge1_pipe0_to_pipe1                       = 0x0000001c,\nge1_pipe1_to_pipe0                       = 0x0000001d,\nge1_dma_return_size_cl0                  = 0x0000001e,\nge1_dma_return_size_cl1                  = 0x0000001f,\nge1_small_draws_one_instance             = 0x00000020,\nge1_sclk_input_vld                       = 0x00000021,\nge1_prim_group_limit_hit                 = 0x00000022,\nge1_unopt_multi_instance_draws           = 0x00000023,\nge1_rbiu_di_fifo_stalled_p1              = 0x00000024,\nge1_rbiu_di_fifo_starved_p1              = 0x00000025,\nge1_rbiu_dr_fifo_stalled_p1              = 0x00000026,\nge1_rbiu_dr_fifo_starved_p1              = 0x00000027,\n} GE1_PERFCOUNT_SELECT;\n\n \n\ntypedef enum GE2_DIST_PERFCOUNT_SELECT {\nge_dist_hs_done                          = 0x00000000,\nge_dist_hs_done_latency_se0              = 0x00000001,\nge_dist_hs_done_latency_se1              = 0x00000002,\nge_dist_hs_done_latency_se2              = 0x00000003,\nge_dist_hs_done_latency_se3              = 0x00000004,\nge_dist_hs_done_latency_se4              = 0x00000005,\nge_dist_hs_done_latency_se5              = 0x00000006,\nge_dist_hs_done_latency_se6              = 0x00000007,\nge_dist_hs_done_latency_se7              = 0x00000008,\nge_dist_inside_tf_bin_0                  = 0x00000009,\nge_dist_inside_tf_bin_1                  = 0x0000000a,\nge_dist_inside_tf_bin_2                  = 0x0000000b,\nge_dist_inside_tf_bin_3                  = 0x0000000c,\nge_dist_inside_tf_bin_4                  = 0x0000000d,\nge_dist_inside_tf_bin_5                  = 0x0000000e,\nge_dist_inside_tf_bin_6                  = 0x0000000f,\nge_dist_inside_tf_bin_7                  = 0x00000010,\nge_dist_inside_tf_bin_8                  = 0x00000011,\nge_dist_null_patch                       = 0x00000012,\nge_dist_sclk_core_vld                    = 0x00000013,\nge_dist_sclk_wd_te11_vld                 = 0x00000014,\nge_dist_tfreq_lat_bin_0                  = 0x00000015,\nge_dist_tfreq_lat_bin_1                  = 0x00000016,\nge_dist_tfreq_lat_bin_2                  = 0x00000017,\nge_dist_tfreq_lat_bin_3                  = 0x00000018,\nge_dist_tfreq_lat_bin_4                  = 0x00000019,\nge_dist_tfreq_lat_bin_5                  = 0x0000001a,\nge_dist_tfreq_lat_bin_6                  = 0x0000001b,\nge_dist_tfreq_lat_bin_7                  = 0x0000001c,\nge_dist_tfreq_utcl1_consecutive_retry_event = 0x0000001d,\nge_dist_tfreq_utcl1_request_event        = 0x0000001e,\nge_dist_tfreq_utcl1_retry_event          = 0x0000001f,\nge_dist_tfreq_utcl1_stall_event          = 0x00000020,\nge_dist_tfreq_utcl1_stall_utcl2_event    = 0x00000021,\nge_dist_tfreq_utcl1_translation_hit_event = 0x00000022,\nge_dist_tfreq_utcl1_translation_miss_event = 0x00000023,\nge_dist_vs_pc_stall                      = 0x00000024,\nge_dist_pc_feorder_fifo_full             = 0x00000025,\nge_dist_pc_ge_manager_busy               = 0x00000026,\nge_dist_pc_req_stall_se0                 = 0x00000027,\nge_dist_pc_req_stall_se1                 = 0x00000028,\nge_dist_pc_req_stall_se2                 = 0x00000029,\nge_dist_pc_req_stall_se3                 = 0x0000002a,\nge_dist_pc_req_stall_se4                 = 0x0000002b,\nge_dist_pc_req_stall_se5                 = 0x0000002c,\nge_dist_pc_req_stall_se6                 = 0x0000002d,\nge_dist_pc_req_stall_se7                 = 0x0000002e,\nge_dist_pc_space_zero                    = 0x0000002f,\nge_dist_sclk_input_vld                   = 0x00000030,\nge_dist_reserved                         = 0x00000031,\nge_dist_wd_te11_busy                     = 0x00000032,\nge_dist_te11_starved                     = 0x00000033,\nge_dist_switch_mode_stall                = 0x00000034,\nge_all_tf_eq                             = 0x00000035,\nge_all_tf2                               = 0x00000036,\nge_all_tf3                               = 0x00000037,\nge_all_tf4                               = 0x00000038,\nge_all_tf5                               = 0x00000039,\nge_all_tf6                               = 0x0000003a,\nge_se0_te11_starved_on_hs_done           = 0x0000003b,\nge_se1_te11_starved_on_hs_done           = 0x0000003c,\nge_se2_te11_starved_on_hs_done           = 0x0000003d,\nge_se3_te11_starved_on_hs_done           = 0x0000003e,\nge_se4_te11_starved_on_hs_done           = 0x0000003f,\nge_se5_te11_starved_on_hs_done           = 0x00000040,\nge_se6_te11_starved_on_hs_done           = 0x00000041,\nge_se7_te11_starved_on_hs_done           = 0x00000042,\nge_dist_op_fifo_full_starve              = 0x00000043,\nge_dist_hs_done_se0                      = 0x00000044,\nge_dist_hs_done_se1                      = 0x00000045,\nge_dist_hs_done_se2                      = 0x00000046,\nge_dist_hs_done_se3                      = 0x00000047,\nge_dist_hs_done_se4                      = 0x00000048,\nge_dist_hs_done_se5                      = 0x00000049,\nge_dist_hs_done_se6                      = 0x0000004a,\nge_dist_hs_done_se7                      = 0x0000004b,\nge_dist_hs_done_latency                  = 0x0000004c,\nge_dist_distributer_busy                 = 0x0000004d,\nge_tf_ret_data_stalling_hs_done          = 0x0000004e,\nge_num_of_no_dist_patches                = 0x0000004f,\nge_num_of_donut_dist_patches             = 0x00000050,\nge_num_of_patch_dist_patches             = 0x00000051,\nge_num_of_se_switches_due_to_patch_accum = 0x00000052,\nge_num_of_se_switches_due_to_donut       = 0x00000053,\nge_num_of_se_switches_due_to_trap        = 0x00000054,\nge_num_of_hs_alloc_events                = 0x00000055,\nge_agm_gcr_req                           = 0x00000056,\nge_agm_gcr_tag_stall                     = 0x00000057,\nge_agm_gcr_crd_stall                     = 0x00000058,\nge_agm_gcr_stall                         = 0x00000059,\nge_agm_gcr_latency                       = 0x0000005a,\nge_distclk_vld                           = 0x0000005b,\n} GE2_DIST_PERFCOUNT_SELECT;\n\n \n\ntypedef enum GE2_SE_PERFCOUNT_SELECT {\nge_se_ds_prims                           = 0x00000000,\nge_se_es_thread_groups                   = 0x00000001,\nge_se_esvert_stalled_gsprim              = 0x00000002,\nge_se_hs_tfm_stall                       = 0x00000003,\nge_se_hs_tgs_active_high_water_mark      = 0x00000004,\nge_se_hs_thread_groups                   = 0x00000005,\nge_se_reused_es_indices                  = 0x00000006,\nge_se_sclk_ngg_vld                       = 0x00000007,\nge_se_sclk_te11_vld                      = 0x00000008,\nge_se_spi_esvert_eov                     = 0x00000009,\nge_se_spi_esvert_stalled                 = 0x0000000a,\nge_se_spi_esvert_starved_busy            = 0x0000000b,\nge_se_spi_esvert_valid                   = 0x0000000c,\nge_se_spi_gsprim_cont                    = 0x0000000d,\nge_se_spi_gsprim_eov                     = 0x0000000e,\nge_se_spi_gsprim_stalled                 = 0x0000000f,\nge_se_spi_gsprim_starved_busy            = 0x00000010,\nge_se_spi_gsprim_valid                   = 0x00000011,\nge_se_spi_gssubgrp_is_event              = 0x00000012,\nge_se_spi_gssubgrp_send                  = 0x00000013,\nge_se_spi_hsvert_eov                     = 0x00000014,\nge_se_spi_hsvert_stalled                 = 0x00000015,\nge_se_spi_hsvert_starved_busy            = 0x00000016,\nge_se_spi_hsvert_valid                   = 0x00000017,\nge_se_spi_hswave_is_event                = 0x00000018,\nge_se_spi_hswave_send                    = 0x00000019,\nge_se_spi_lsvert_eov                     = 0x0000001a,\nge_se_spi_lsvert_stalled                 = 0x0000001b,\nge_se_spi_lsvert_starved_busy            = 0x0000001c,\nge_se_spi_lsvert_valid                   = 0x0000001d,\nge_se_spi_hsvert_fifo_full_stall         = 0x0000001e,\nge_se_spi_tgrp_fifo_stall                = 0x0000001f,\nge_spi_hsgrp_spi_stall                   = 0x00000020,\nge_se_spi_gssubgrp_event_window_active   = 0x00000021,\nge_se_hs_input_stall                     = 0x00000022,\nge_se_sending_vert_or_prim               = 0x00000023,\nge_se_sclk_input_vld                     = 0x00000024,\nge_spi_lswave_fifo_full_stall            = 0x00000025,\nge_spi_hswave_fifo_full_stall            = 0x00000026,\nge_hs_tif_stall                          = 0x00000027,\nge_csb_spi_bp                            = 0x00000028,\nge_ngg_starving_for_pc_grant             = 0x00000029,\nge_pa0_csb_eop                           = 0x0000002a,\nge_pa1_csb_eop                           = 0x0000002b,\nge_ngg_starved_idle                      = 0x0000002c,\nge_gsprim_send                           = 0x0000002d,\nge_esvert_send                           = 0x0000002e,\nge_ngg_starved_after_work                = 0x0000002f,\nge_ngg_subgrp_fifo_stall                 = 0x00000030,\nge_ngg_ord_id_req_stall                  = 0x00000031,\nge_ngg_indx_bus_stall                    = 0x00000032,\nge_hs_stall_tfmm_fifo_full               = 0x00000033,\nge_gs_issue_rtr_stalled                  = 0x00000034,\nge_gsprim_stalled_esvert                 = 0x00000035,\nge_gsthread_stalled                      = 0x00000036,\nge_te11_stall_prim_funnel                = 0x00000037,\nge_te11_stall_vert_funnel                = 0x00000038,\nge_ngg_attr_grp_alloc                    = 0x00000039,\nge_ngg_attr_discard_alloc                = 0x0000003a,\nge_ngg_pc_space_not_avail                = 0x0000003b,\nge_ngg_agm_req_stall                     = 0x0000003c,\nge_ngg_spi_esvert_partial_eov            = 0x0000003d,\nge_ngg_spi_gsprim_partial_eov            = 0x0000003e,\nge_spi_gsgrp_valid                       = 0x0000003f,\nge_ngg_attr_grp_latency                  = 0x00000040,\nge_ngg_reuse_prim_limit_hit              = 0x00000041,\nge_ngg_reuse_vert_limit_hit              = 0x00000042,\nge_te11_con_stall                        = 0x00000043,\nge_te11_compactor_starved                = 0x00000044,\nge_ngg_stall_tess_off_tess_on            = 0x00000045,\nge_ngg_stall_tess_on_tess_off            = 0x00000046,\n} GE2_SE_PERFCOUNT_SELECT;\n\n \n\ntypedef enum VGT_DETECT_ONE {\nENABLE_TF1_OPT                           = 0x00000000,\nDISABLE_TF1_OPT                          = 0x00000001,\n} VGT_DETECT_ONE;\n\n \n\ntypedef enum VGT_DETECT_ZERO {\nENABLE_TF0_OPT                           = 0x00000000,\nDISABLE_TF0_OPT                          = 0x00000001,\n} VGT_DETECT_ZERO;\n\n \n\ntypedef enum VGT_DIST_MODE {\nNO_DIST                                  = 0x00000000,\nPATCHES                                  = 0x00000001,\nDONUTS                                   = 0x00000002,\nTRAPEZOIDS                               = 0x00000003,\n} VGT_DIST_MODE;\n\n \n\ntypedef enum VGT_DI_INDEX_SIZE {\nDI_INDEX_SIZE_16_BIT                     = 0x00000000,\nDI_INDEX_SIZE_32_BIT                     = 0x00000001,\nDI_INDEX_SIZE_8_BIT                      = 0x00000002,\n} VGT_DI_INDEX_SIZE;\n\n \n\ntypedef enum VGT_DI_MAJOR_MODE_SELECT {\nDI_MAJOR_MODE_0                          = 0x00000000,\nDI_MAJOR_MODE_1                          = 0x00000001,\n} VGT_DI_MAJOR_MODE_SELECT;\n\n \n\ntypedef enum VGT_DI_PRIM_TYPE {\nDI_PT_NONE                               = 0x00000000,\nDI_PT_POINTLIST                          = 0x00000001,\nDI_PT_LINELIST                           = 0x00000002,\nDI_PT_LINESTRIP                          = 0x00000003,\nDI_PT_TRILIST                            = 0x00000004,\nDI_PT_TRIFAN                             = 0x00000005,\nDI_PT_TRISTRIP                           = 0x00000006,\nDI_PT_2D_RECTANGLE                       = 0x00000007,\nDI_PT_UNUSED_1                           = 0x00000008,\nDI_PT_PATCH                              = 0x00000009,\nDI_PT_LINELIST_ADJ                       = 0x0000000a,\nDI_PT_LINESTRIP_ADJ                      = 0x0000000b,\nDI_PT_TRILIST_ADJ                        = 0x0000000c,\nDI_PT_TRISTRIP_ADJ                       = 0x0000000d,\nDI_PT_UNUSED_3                           = 0x0000000e,\nDI_PT_UNUSED_4                           = 0x0000000f,\nDI_PT_UNUSED_5                           = 0x00000010,\nDI_PT_RECTLIST                           = 0x00000011,\nDI_PT_LINELOOP                           = 0x00000012,\nDI_PT_QUADLIST                           = 0x00000013,\nDI_PT_QUADSTRIP                          = 0x00000014,\nDI_PT_POLYGON                            = 0x00000015,\n} VGT_DI_PRIM_TYPE;\n\n \n\ntypedef enum VGT_DI_SOURCE_SELECT {\nDI_SRC_SEL_DMA                           = 0x00000000,\nDI_SRC_SEL_IMMEDIATE                     = 0x00000001,\nDI_SRC_SEL_AUTO_INDEX                    = 0x00000002,\nDI_SRC_SEL_RESERVED                      = 0x00000003,\n} VGT_DI_SOURCE_SELECT;\n\n \n\ntypedef enum VGT_DMA_BUF_TYPE {\nVGT_DMA_BUF_MEM                          = 0x00000000,\nVGT_DMA_BUF_RING                         = 0x00000001,\nVGT_DMA_BUF_SETUP                        = 0x00000002,\nVGT_DMA_PTR_UPDATE                       = 0x00000003,\n} VGT_DMA_BUF_TYPE;\n\n \n\ntypedef enum VGT_DMA_SWAP_MODE {\nVGT_DMA_SWAP_NONE                        = 0x00000000,\nVGT_DMA_SWAP_16_BIT                      = 0x00000001,\nVGT_DMA_SWAP_32_BIT                      = 0x00000002,\nVGT_DMA_SWAP_WORD                        = 0x00000003,\n} VGT_DMA_SWAP_MODE;\n\n \n\ntypedef enum VGT_EVENT_TYPE {\nReserved_0x00                            = 0x00000000,\nSAMPLE_STREAMOUTSTATS1                   = 0x00000001,\nSAMPLE_STREAMOUTSTATS2                   = 0x00000002,\nSAMPLE_STREAMOUTSTATS3                   = 0x00000003,\nCACHE_FLUSH_TS                           = 0x00000004,\nCONTEXT_DONE                             = 0x00000005,\nCACHE_FLUSH                              = 0x00000006,\nCS_PARTIAL_FLUSH                         = 0x00000007,\nVGT_STREAMOUT_SYNC                       = 0x00000008,\nReserved_0x09                            = 0x00000009,\nVGT_STREAMOUT_RESET                      = 0x0000000a,\nEND_OF_PIPE_INCR_DE                      = 0x0000000b,\nEND_OF_PIPE_IB_END                       = 0x0000000c,\nRST_PIX_CNT                              = 0x0000000d,\nBREAK_BATCH                              = 0x0000000e,\nVS_PARTIAL_FLUSH                         = 0x0000000f,\nPS_PARTIAL_FLUSH                         = 0x00000010,\nFLUSH_HS_OUTPUT                          = 0x00000011,\nFLUSH_DFSM                               = 0x00000012,\nRESET_TO_LOWEST_VGT                      = 0x00000013,\nCACHE_FLUSH_AND_INV_TS_EVENT             = 0x00000014,\nWAIT_SYNC                                = 0x00000015,\nCACHE_FLUSH_AND_INV_EVENT                = 0x00000016,\nPERFCOUNTER_START                        = 0x00000017,\nPERFCOUNTER_STOP                         = 0x00000018,\nPIPELINESTAT_START                       = 0x00000019,\nPIPELINESTAT_STOP                        = 0x0000001a,\nPERFCOUNTER_SAMPLE                       = 0x0000001b,\nFLUSH_ES_OUTPUT                          = 0x0000001c,\nBIN_CONF_OVERRIDE_CHECK                  = 0x0000001d,\nSAMPLE_PIPELINESTAT                      = 0x0000001e,\nSO_VGTSTREAMOUT_FLUSH                    = 0x0000001f,\nSAMPLE_STREAMOUTSTATS                    = 0x00000020,\nRESET_VTX_CNT                            = 0x00000021,\nBLOCK_CONTEXT_DONE                       = 0x00000022,\nCS_CONTEXT_DONE                          = 0x00000023,\nVGT_FLUSH                                = 0x00000024,\nTGID_ROLLOVER                            = 0x00000025,\nSQ_NON_EVENT                             = 0x00000026,\nSC_SEND_DB_VPZ                           = 0x00000027,\nBOTTOM_OF_PIPE_TS                        = 0x00000028,\nFLUSH_SX_TS                              = 0x00000029,\nDB_CACHE_FLUSH_AND_INV                   = 0x0000002a,\nFLUSH_AND_INV_DB_DATA_TS                 = 0x0000002b,\nFLUSH_AND_INV_DB_META                    = 0x0000002c,\nFLUSH_AND_INV_CB_DATA_TS                 = 0x0000002d,\nFLUSH_AND_INV_CB_META                    = 0x0000002e,\nCS_DONE                                  = 0x0000002f,\nPS_DONE                                  = 0x00000030,\nFLUSH_AND_INV_CB_PIXEL_DATA              = 0x00000031,\nSX_CB_RAT_ACK_REQUEST                    = 0x00000032,\nTHREAD_TRACE_START                       = 0x00000033,\nTHREAD_TRACE_STOP                        = 0x00000034,\nTHREAD_TRACE_MARKER                      = 0x00000035,\nTHREAD_TRACE_DRAW                        = 0x00000036,\nTHREAD_TRACE_FINISH                      = 0x00000037,\nPIXEL_PIPE_STAT_CONTROL                  = 0x00000038,\nPIXEL_PIPE_STAT_DUMP                     = 0x00000039,\nPIXEL_PIPE_STAT_RESET                    = 0x0000003a,\nCONTEXT_SUSPEND                          = 0x0000003b,\nOFFCHIP_HS_DEALLOC                       = 0x0000003c,\nENABLE_NGG_PIPELINE                      = 0x0000003d,\nENABLE_LEGACY_PIPELINE                   = 0x0000003e,\nDRAW_DONE                                = 0x0000003f,\n} VGT_EVENT_TYPE;\n\n \n\ntypedef enum VGT_GROUP_CONV_SEL {\nVGT_GRP_INDEX_16                         = 0x00000000,\nVGT_GRP_INDEX_32                         = 0x00000001,\nVGT_GRP_UINT_16                          = 0x00000002,\nVGT_GRP_UINT_32                          = 0x00000003,\nVGT_GRP_SINT_16                          = 0x00000004,\nVGT_GRP_SINT_32                          = 0x00000005,\nVGT_GRP_FLOAT_32                         = 0x00000006,\nVGT_GRP_AUTO_PRIM                        = 0x00000007,\nVGT_GRP_FIX_1_23_TO_FLOAT                = 0x00000008,\n} VGT_GROUP_CONV_SEL;\n\n \n\ntypedef enum VGT_GS_MODE_TYPE {\nGS_OFF                                   = 0x00000000,\nGS_SCENARIO_A                            = 0x00000001,\nGS_SCENARIO_B                            = 0x00000002,\nGS_SCENARIO_G                            = 0x00000003,\nGS_SCENARIO_C                            = 0x00000004,\nSPRITE_EN                                = 0x00000005,\n} VGT_GS_MODE_TYPE;\n\n \n\ntypedef enum VGT_GS_OUTPRIM_TYPE {\nPOINTLIST                                = 0x00000000,\nLINESTRIP                                = 0x00000001,\nTRISTRIP                                 = 0x00000002,\nRECT_2D                                  = 0x00000003,\nRECTLIST                                 = 0x00000004,\n} VGT_GS_OUTPRIM_TYPE;\n\n \n\ntypedef enum VGT_INDEX_TYPE_MODE {\nVGT_INDEX_16                             = 0x00000000,\nVGT_INDEX_32                             = 0x00000001,\nVGT_INDEX_8                              = 0x00000002,\n} VGT_INDEX_TYPE_MODE;\n\n \n\ntypedef enum VGT_OUTPATH_SELECT {\nVGT_OUTPATH_VTX_REUSE                    = 0x00000000,\nVGT_OUTPATH_GS_BLOCK                     = 0x00000001,\nVGT_OUTPATH_HS_BLOCK                     = 0x00000002,\nVGT_OUTPATH_PRIM_GEN                     = 0x00000003,\nVGT_OUTPATH_TE_PRIM_GEN                  = 0x00000004,\nVGT_OUTPATH_TE_GS_BLOCK                  = 0x00000005,\nVGT_OUTPATH_TE_OUTPUT                    = 0x00000006,\n} VGT_OUTPATH_SELECT;\n\n \n\ntypedef enum VGT_OUT_PRIM_TYPE {\nVGT_OUT_POINT                            = 0x00000000,\nVGT_OUT_LINE                             = 0x00000001,\nVGT_OUT_TRI                              = 0x00000002,\nVGT_OUT_RECT_V0                          = 0x00000003,\nVGT_OUT_RECT_V1                          = 0x00000004,\nVGT_OUT_RECT_V2                          = 0x00000005,\nVGT_OUT_RECT_V3                          = 0x00000006,\nVGT_OUT_2D_RECT                          = 0x00000007,\nVGT_TE_QUAD                              = 0x00000008,\nVGT_TE_PRIM_INDEX_LINE                   = 0x00000009,\nVGT_TE_PRIM_INDEX_TRI                    = 0x0000000a,\nVGT_TE_PRIM_INDEX_QUAD                   = 0x0000000b,\nVGT_OUT_LINE_ADJ                         = 0x0000000c,\nVGT_OUT_TRI_ADJ                          = 0x0000000d,\nVGT_OUT_PATCH                            = 0x0000000e,\n} VGT_OUT_PRIM_TYPE;\n\n \n\ntypedef enum VGT_RDREQ_POLICY {\nVGT_POLICY_LRU                           = 0x00000000,\nVGT_POLICY_STREAM                        = 0x00000001,\nVGT_POLICY_BYPASS                        = 0x00000002,\n} VGT_RDREQ_POLICY;\n\n \n\ntypedef enum VGT_STAGES_ES_EN {\nES_STAGE_OFF                             = 0x00000000,\nES_STAGE_DS                              = 0x00000001,\nES_STAGE_REAL                            = 0x00000002,\nRESERVED_ES                              = 0x00000003,\n} VGT_STAGES_ES_EN;\n\n \n\ntypedef enum VGT_STAGES_GS_EN {\nGS_STAGE_OFF                             = 0x00000000,\nGS_STAGE_ON                              = 0x00000001,\n} VGT_STAGES_GS_EN;\n\n \n\ntypedef enum VGT_STAGES_HS_EN {\nHS_STAGE_OFF                             = 0x00000000,\nHS_STAGE_ON                              = 0x00000001,\n} VGT_STAGES_HS_EN;\n\n \n\ntypedef enum VGT_STAGES_LS_EN {\nLS_STAGE_OFF                             = 0x00000000,\nLS_STAGE_ON                              = 0x00000001,\nCS_STAGE_ON                              = 0x00000002,\nRESERVED_LS                              = 0x00000003,\n} VGT_STAGES_LS_EN;\n\n \n\ntypedef enum VGT_STAGES_VS_EN {\nVS_STAGE_REAL                            = 0x00000000,\nVS_STAGE_DS                              = 0x00000001,\nVS_STAGE_COPY_SHADER                     = 0x00000002,\nRESERVED_VS                              = 0x00000003,\n} VGT_STAGES_VS_EN;\n\n \n\ntypedef enum VGT_TESS_PARTITION {\nPART_INTEGER                             = 0x00000000,\nPART_POW2                                = 0x00000001,\nPART_FRAC_ODD                            = 0x00000002,\nPART_FRAC_EVEN                           = 0x00000003,\n} VGT_TESS_PARTITION;\n\n \n\ntypedef enum VGT_TESS_TOPOLOGY {\nOUTPUT_POINT                             = 0x00000000,\nOUTPUT_LINE                              = 0x00000001,\nOUTPUT_TRIANGLE_CW                       = 0x00000002,\nOUTPUT_TRIANGLE_CCW                      = 0x00000003,\n} VGT_TESS_TOPOLOGY;\n\n \n\ntypedef enum VGT_TESS_TYPE {\nTESS_ISOLINE                             = 0x00000000,\nTESS_TRIANGLE                            = 0x00000001,\nTESS_QUAD                                = 0x00000002,\n} VGT_TESS_TYPE;\n\n \n\ntypedef enum WD_IA_DRAW_REG_XFER {\nWD_IA_DRAW_REG_XFER_IA_MULTI_VGT_PARAM   = 0x00000000,\nWD_IA_DRAW_REG_XFER_VGT_MULTI_PRIM_IB_RESET_EN = 0x00000001,\nWD_IA_DRAW_REG_XFER_VGT_INSTANCE_BASE_ID = 0x00000002,\nWD_IA_DRAW_REG_XFER_GE_CNTL              = 0x00000003,\nWD_IA_DRAW_REG_XFER_GE_USER_VGPR_EN      = 0x00000004,\nWD_IA_DRAW_REG_XFER_FL_MS_WG_DIM         = 0x00000005,\nWD_IA_DRAW_REG_XFER_FL_MS_WG_DIM_1       = 0x00000006,\nWD_IA_DRAW_REG_XFER_FL_MS_TG_SIZE        = 0x00000007,\nWD_IA_DRAW_REG_XFER_FL_MS_EXP_ALLOC      = 0x00000008,\n} WD_IA_DRAW_REG_XFER;\n\n \n\ntypedef enum WD_IA_DRAW_SOURCE {\nWD_IA_DRAW_SOURCE_DMA                    = 0x00000000,\nWD_IA_DRAW_SOURCE_IMMD                   = 0x00000001,\nWD_IA_DRAW_SOURCE_AUTO                   = 0x00000002,\nWD_IA_DRAW_SOURCE_OPAQ                   = 0x00000003,\n} WD_IA_DRAW_SOURCE;\n\n \n\ntypedef enum WD_IA_DRAW_TYPE {\nWD_IA_DRAW_TYPE_DI_MM0                   = 0x00000000,\nWD_IA_DRAW_TYPE_REG_XFER                 = 0x00000001,\nWD_IA_DRAW_TYPE_EVENT_INIT               = 0x00000002,\nWD_IA_DRAW_TYPE_EVENT_ADDR               = 0x00000003,\nWD_IA_DRAW_TYPE_MIN_INDX                 = 0x00000004,\nWD_IA_DRAW_TYPE_MAX_INDX                 = 0x00000005,\nWD_IA_DRAW_TYPE_INDX_OFF                 = 0x00000006,\nWD_IA_DRAW_TYPE_IMM_DATA                 = 0x00000007,\n} WD_IA_DRAW_TYPE;\n\n \n\n#define GSTHREADID_SIZE                0x00000002\n\n \n\n \n\ntypedef enum GB_EDC_DED_MODE {\nGB_EDC_DED_MODE_LOG                      = 0x00000000,\nGB_EDC_DED_MODE_HALT                     = 0x00000001,\nGB_EDC_DED_MODE_INT_HALT                 = 0x00000002,\n} GB_EDC_DED_MODE;\n\n \n\n#define GB_TILING_CONFIG_TABLE_SIZE    0x00000020\n\n \n\n#define GB_TILING_CONFIG_MACROTABLE_SIZE 0x00000010\n\n \n\n \n\ntypedef enum CHA_PERF_SEL {\nCHA_PERF_SEL_BUSY                        = 0x00000000,\nCHA_PERF_SEL_STALL_CHC0                  = 0x00000001,\nCHA_PERF_SEL_STALL_CHC1                  = 0x00000002,\nCHA_PERF_SEL_STALL_CHC2                  = 0x00000003,\nCHA_PERF_SEL_STALL_CHC3                  = 0x00000004,\nCHA_PERF_SEL_STALL_CHC4                  = 0x00000005,\nCHA_PERF_SEL_STALL_CHC5                  = 0x00000006,\nCHA_PERF_SEL_REQUEST_CHC0                = 0x00000007,\nCHA_PERF_SEL_REQUEST_CHC1                = 0x00000008,\nCHA_PERF_SEL_REQUEST_CHC2                = 0x00000009,\nCHA_PERF_SEL_REQUEST_CHC3                = 0x0000000a,\nCHA_PERF_SEL_REQUEST_CHC4                = 0x0000000b,\nCHA_PERF_SEL_MEM_32B_WDS_CHC0            = 0x0000000c,\nCHA_PERF_SEL_MEM_32B_WDS_CHC1            = 0x0000000d,\nCHA_PERF_SEL_MEM_32B_WDS_CHC2            = 0x0000000e,\nCHA_PERF_SEL_MEM_32B_WDS_CHC3            = 0x0000000f,\nCHA_PERF_SEL_MEM_32B_WDS_CHC4            = 0x00000010,\nCHA_PERF_SEL_IO_32B_WDS_CHC0             = 0x00000011,\nCHA_PERF_SEL_IO_32B_WDS_CHC1             = 0x00000012,\nCHA_PERF_SEL_IO_32B_WDS_CHC2             = 0x00000013,\nCHA_PERF_SEL_IO_32B_WDS_CHC3             = 0x00000014,\nCHA_PERF_SEL_IO_32B_WDS_CHC4             = 0x00000015,\nCHA_PERF_SEL_MEM_BURST_COUNT_CHC0        = 0x00000016,\nCHA_PERF_SEL_MEM_BURST_COUNT_CHC1        = 0x00000017,\nCHA_PERF_SEL_MEM_BURST_COUNT_CHC2        = 0x00000018,\nCHA_PERF_SEL_MEM_BURST_COUNT_CHC3        = 0x00000019,\nCHA_PERF_SEL_MEM_BURST_COUNT_CHC4        = 0x0000001a,\nCHA_PERF_SEL_IO_BURST_COUNT_CHC0         = 0x0000001b,\nCHA_PERF_SEL_IO_BURST_COUNT_CHC1         = 0x0000001c,\nCHA_PERF_SEL_IO_BURST_COUNT_CHC2         = 0x0000001d,\nCHA_PERF_SEL_IO_BURST_COUNT_CHC3         = 0x0000001e,\nCHA_PERF_SEL_IO_BURST_COUNT_CHC4         = 0x0000001f,\nCHA_PERF_SEL_ARB_REQUESTS                = 0x00000020,\nCHA_PERF_SEL_REQ_INFLIGHT_LEVEL          = 0x00000021,\nCHA_PERF_SEL_STALL_RET_CONFLICT_CHC0     = 0x00000022,\nCHA_PERF_SEL_STALL_RET_CONFLICT_CHC1     = 0x00000023,\nCHA_PERF_SEL_STALL_RET_CONFLICT_CHC2     = 0x00000024,\nCHA_PERF_SEL_STALL_RET_CONFLICT_CHC3     = 0x00000025,\nCHA_PERF_SEL_STALL_RET_CONFLICT_CHC4     = 0x00000026,\nCHA_PERF_SEL_CYCLE                       = 0x00000027,\n} CHA_PERF_SEL;\n\n \n\ntypedef enum CHCG_PERF_SEL {\nCHCG_PERF_SEL_CYCLE                      = 0x00000000,\nCHCG_PERF_SEL_BUSY                       = 0x00000001,\nCHCG_PERF_SEL_STARVE                     = 0x00000002,\nCHCG_PERF_SEL_ARB_RET_LEVEL              = 0x00000003,\nCHCG_PERF_SEL_GL2_REQ_READ_LATENCY       = 0x00000004,\nCHCG_PERF_SEL_GL2_REQ_WRITE_LATENCY      = 0x00000005,\nCHCG_PERF_SEL_REQ                        = 0x00000006,\nCHCG_PERF_SEL_REQ_ATOMIC_WITH_RET        = 0x00000007,\nCHCG_PERF_SEL_REQ_ATOMIC_WITHOUT_RET     = 0x00000008,\nCHCG_PERF_SEL_REQ_NOP_ACK                = 0x00000009,\nCHCG_PERF_SEL_REQ_NOP_RTN0               = 0x0000000a,\nCHCG_PERF_SEL_REQ_READ                   = 0x0000000b,\nCHCG_PERF_SEL_REQ_READ_128B              = 0x0000000c,\nCHCG_PERF_SEL_REQ_READ_32B               = 0x0000000d,\nCHCG_PERF_SEL_REQ_READ_64B               = 0x0000000e,\nCHCG_PERF_SEL_REQ_WRITE                  = 0x0000000f,\nCHCG_PERF_SEL_REQ_WRITE_32B              = 0x00000010,\nCHCG_PERF_SEL_REQ_WRITE_64B              = 0x00000011,\nCHCG_PERF_SEL_STALL_GUS_GL1              = 0x00000012,\nCHCG_PERF_SEL_STALL_BUFFER_FULL          = 0x00000013,\nCHCG_PERF_SEL_REQ_CLIENT0                = 0x00000014,\nCHCG_PERF_SEL_REQ_CLIENT1                = 0x00000015,\nCHCG_PERF_SEL_REQ_CLIENT2                = 0x00000016,\nCHCG_PERF_SEL_REQ_CLIENT3                = 0x00000017,\nCHCG_PERF_SEL_REQ_CLIENT4                = 0x00000018,\nCHCG_PERF_SEL_REQ_CLIENT5                = 0x00000019,\nCHCG_PERF_SEL_REQ_CLIENT6                = 0x0000001a,\nCHCG_PERF_SEL_REQ_CLIENT7                = 0x0000001b,\nCHCG_PERF_SEL_REQ_CLIENT8                = 0x0000001c,\nCHCG_PERF_SEL_REQ_CLIENT9                = 0x0000001d,\nCHCG_PERF_SEL_REQ_CLIENT10               = 0x0000001e,\nCHCG_PERF_SEL_REQ_CLIENT11               = 0x0000001f,\nCHCG_PERF_SEL_REQ_CLIENT12               = 0x00000020,\nCHCG_PERF_SEL_REQ_CLIENT13               = 0x00000021,\nCHCG_PERF_SEL_REQ_CLIENT14               = 0x00000022,\nCHCG_PERF_SEL_REQ_CLIENT15               = 0x00000023,\nCHCG_PERF_SEL_REQ_CLIENT16               = 0x00000024,\nCHCG_PERF_SEL_REQ_CLIENT17               = 0x00000025,\nCHCG_PERF_SEL_REQ_CLIENT18               = 0x00000026,\nCHCG_PERF_SEL_REQ_CLIENT19               = 0x00000027,\nCHCG_PERF_SEL_REQ_CLIENT20               = 0x00000028,\nCHCG_PERF_SEL_REQ_CLIENT21               = 0x00000029,\nCHCG_PERF_SEL_REQ_CLIENT22               = 0x0000002a,\nCHCG_PERF_SEL_REQ_CLIENT23               = 0x0000002b,\n} CHCG_PERF_SEL;\n\n \n\ntypedef enum CHC_PERF_SEL {\nCHC_PERF_SEL_CYCLE                       = 0x00000000,\nCHC_PERF_SEL_BUSY                        = 0x00000001,\nCHC_PERF_SEL_STARVE                      = 0x00000002,\nCHC_PERF_SEL_ARB_RET_LEVEL               = 0x00000003,\nCHC_PERF_SEL_GL2_REQ_READ_LATENCY        = 0x00000004,\nCHC_PERF_SEL_GL2_REQ_WRITE_LATENCY       = 0x00000005,\nCHC_PERF_SEL_REQ                         = 0x00000006,\nCHC_PERF_SEL_REQ_ATOMIC_WITH_RET         = 0x00000007,\nCHC_PERF_SEL_REQ_ATOMIC_WITHOUT_RET      = 0x00000008,\nCHC_PERF_SEL_REQ_NOP_ACK                 = 0x00000009,\nCHC_PERF_SEL_REQ_NOP_RTN0                = 0x0000000a,\nCHC_PERF_SEL_REQ_READ                    = 0x0000000b,\nCHC_PERF_SEL_REQ_READ_128B               = 0x0000000c,\nCHC_PERF_SEL_REQ_READ_32B                = 0x0000000d,\nCHC_PERF_SEL_REQ_READ_64B                = 0x0000000e,\nCHC_PERF_SEL_REQ_WRITE                   = 0x0000000f,\nCHC_PERF_SEL_REQ_WRITE_32B               = 0x00000010,\nCHC_PERF_SEL_REQ_WRITE_64B               = 0x00000011,\nCHC_PERF_SEL_STALL_GL2_GL1               = 0x00000012,\nCHC_PERF_SEL_STALL_BUFFER_FULL           = 0x00000013,\nCHC_PERF_SEL_REQ_CLIENT0                 = 0x00000014,\nCHC_PERF_SEL_REQ_CLIENT1                 = 0x00000015,\nCHC_PERF_SEL_REQ_CLIENT2                 = 0x00000016,\nCHC_PERF_SEL_REQ_CLIENT3                 = 0x00000017,\nCHC_PERF_SEL_REQ_CLIENT4                 = 0x00000018,\nCHC_PERF_SEL_REQ_CLIENT5                 = 0x00000019,\nCHC_PERF_SEL_REQ_CLIENT6                 = 0x0000001a,\nCHC_PERF_SEL_REQ_CLIENT7                 = 0x0000001b,\nCHC_PERF_SEL_REQ_CLIENT8                 = 0x0000001c,\nCHC_PERF_SEL_REQ_CLIENT9                 = 0x0000001d,\nCHC_PERF_SEL_REQ_CLIENT10                = 0x0000001e,\nCHC_PERF_SEL_REQ_CLIENT11                = 0x0000001f,\nCHC_PERF_SEL_REQ_CLIENT12                = 0x00000020,\nCHC_PERF_SEL_REQ_CLIENT13                = 0x00000021,\nCHC_PERF_SEL_REQ_CLIENT14                = 0x00000022,\nCHC_PERF_SEL_REQ_CLIENT15                = 0x00000023,\nCHC_PERF_SEL_REQ_CLIENT16                = 0x00000024,\nCHC_PERF_SEL_REQ_CLIENT17                = 0x00000025,\nCHC_PERF_SEL_REQ_CLIENT18                = 0x00000026,\nCHC_PERF_SEL_REQ_CLIENT19                = 0x00000027,\nCHC_PERF_SEL_REQ_CLIENT20                = 0x00000028,\nCHC_PERF_SEL_REQ_CLIENT21                = 0x00000029,\nCHC_PERF_SEL_REQ_CLIENT22                = 0x0000002a,\nCHC_PERF_SEL_REQ_CLIENT23                = 0x0000002b,\n} CHC_PERF_SEL;\n\n \n\ntypedef enum GL1A_PERF_SEL {\nGL1A_PERF_SEL_BUSY                       = 0x00000000,\nGL1A_PERF_SEL_STALL_GL1C0                = 0x00000001,\nGL1A_PERF_SEL_STALL_GL1C1                = 0x00000002,\nGL1A_PERF_SEL_STALL_GL1C2                = 0x00000003,\nGL1A_PERF_SEL_STALL_GL1C3                = 0x00000004,\nGL1A_PERF_SEL_REQUEST_GL1C0              = 0x00000005,\nGL1A_PERF_SEL_REQUEST_GL1C1              = 0x00000006,\nGL1A_PERF_SEL_REQUEST_GL1C2              = 0x00000007,\nGL1A_PERF_SEL_REQUEST_GL1C3              = 0x00000008,\nGL1A_PERF_SEL_WDS_32B_GL1C0              = 0x00000009,\nGL1A_PERF_SEL_WDS_32B_GL1C1              = 0x0000000a,\nGL1A_PERF_SEL_WDS_32B_GL1C2              = 0x0000000b,\nGL1A_PERF_SEL_WDS_32B_GL1C3              = 0x0000000c,\nGL1A_PERF_SEL_BURST_COUNT_GL1C0          = 0x0000000d,\nGL1A_PERF_SEL_BURST_COUNT_GL1C1          = 0x0000000e,\nGL1A_PERF_SEL_BURST_COUNT_GL1C2          = 0x0000000f,\nGL1A_PERF_SEL_BURST_COUNT_GL1C3          = 0x00000010,\nGL1A_PERF_SEL_ARB_REQUESTS               = 0x00000011,\nGL1A_PERF_SEL_REQ_INFLIGHT_LEVEL         = 0x00000012,\nGL1A_PERF_SEL_STALL_RET_CONFLICT_GL1C0   = 0x00000013,\nGL1A_PERF_SEL_STALL_RET_CONFLICT_GL1C1   = 0x00000014,\nGL1A_PERF_SEL_STALL_RET_CONFLICT_GL1C2   = 0x00000015,\nGL1A_PERF_SEL_STALL_RET_CONFLICT_GL1C3   = 0x00000016,\nGL1A_PERF_SEL_CYCLE                      = 0x00000017,\n} GL1A_PERF_SEL;\n\n \n\ntypedef enum GL1C_PERF_SEL {\nGL1C_PERF_SEL_CYCLE                      = 0x00000000,\nGL1C_PERF_SEL_BUSY                       = 0x00000001,\nGL1C_PERF_SEL_STARVE                     = 0x00000002,\nGL1C_PERF_SEL_ARB_RET_LEVEL              = 0x00000003,\nGL1C_PERF_SEL_GL2_REQ_READ               = 0x00000004,\nGL1C_PERF_SEL_GL2_REQ_READ_128B          = 0x00000005,\nGL1C_PERF_SEL_GL2_REQ_READ_32B           = 0x00000006,\nGL1C_PERF_SEL_GL2_REQ_READ_64B           = 0x00000007,\nGL1C_PERF_SEL_GL2_REQ_READ_LATENCY       = 0x00000008,\nGL1C_PERF_SEL_GL2_REQ_WRITE              = 0x00000009,\nGL1C_PERF_SEL_GL2_REQ_WRITE_32B          = 0x0000000a,\nGL1C_PERF_SEL_GL2_REQ_WRITE_64B          = 0x0000000b,\nGL1C_PERF_SEL_GL2_REQ_WRITE_LATENCY      = 0x0000000c,\nGL1C_PERF_SEL_GL2_REQ_PREFETCH           = 0x0000000d,\nGL1C_PERF_SEL_REQ                        = 0x0000000e,\nGL1C_PERF_SEL_REQ_ATOMIC_WITH_RET        = 0x0000000f,\nGL1C_PERF_SEL_REQ_ATOMIC_WITHOUT_RET     = 0x00000010,\nGL1C_PERF_SEL_REQ_SHADER_INV             = 0x00000011,\nGL1C_PERF_SEL_REQ_MISS                   = 0x00000012,\nGL1C_PERF_SEL_REQ_NOP_ACK                = 0x00000013,\nGL1C_PERF_SEL_REQ_NOP_RTN0               = 0x00000014,\nGL1C_PERF_SEL_REQ_READ                   = 0x00000015,\nGL1C_PERF_SEL_REQ_READ_128B              = 0x00000016,\nGL1C_PERF_SEL_REQ_READ_32B               = 0x00000017,\nGL1C_PERF_SEL_REQ_READ_64B               = 0x00000018,\nGL1C_PERF_SEL_REQ_READ_POLICY_HIT_EVICT  = 0x00000019,\nGL1C_PERF_SEL_REQ_READ_POLICY_HIT_LRU    = 0x0000001a,\nGL1C_PERF_SEL_REQ_READ_POLICY_MISS_EVICT = 0x0000001b,\nGL1C_PERF_SEL_REQ_WRITE                  = 0x0000001c,\nGL1C_PERF_SEL_REQ_WRITE_32B              = 0x0000001d,\nGL1C_PERF_SEL_REQ_WRITE_64B              = 0x0000001e,\nGL1C_PERF_SEL_STALL_GL2_GL1              = 0x0000001f,\nGL1C_PERF_SEL_STALL_LFIFO_FULL           = 0x00000020,\nGL1C_PERF_SEL_STALL_NO_AVAILABLE_ACK_ALLOC = 0x00000021,\nGL1C_PERF_SEL_STALL_NOTHING_REPLACEABLE  = 0x00000022,\nGL1C_PERF_SEL_STALL_GCR_INV              = 0x00000023,\nGL1C_PERF_SEL_STALL_VM                   = 0x00000024,\nGL1C_PERF_SEL_REQ_CLIENT0                = 0x00000025,\nGL1C_PERF_SEL_REQ_CLIENT1                = 0x00000026,\nGL1C_PERF_SEL_REQ_CLIENT2                = 0x00000027,\nGL1C_PERF_SEL_REQ_CLIENT3                = 0x00000028,\nGL1C_PERF_SEL_REQ_CLIENT4                = 0x00000029,\nGL1C_PERF_SEL_REQ_CLIENT5                = 0x0000002a,\nGL1C_PERF_SEL_REQ_CLIENT6                = 0x0000002b,\nGL1C_PERF_SEL_REQ_CLIENT7                = 0x0000002c,\nGL1C_PERF_SEL_REQ_CLIENT8                = 0x0000002d,\nGL1C_PERF_SEL_REQ_CLIENT9                = 0x0000002e,\nGL1C_PERF_SEL_REQ_CLIENT10               = 0x0000002f,\nGL1C_PERF_SEL_REQ_CLIENT11               = 0x00000030,\nGL1C_PERF_SEL_REQ_CLIENT12               = 0x00000031,\nGL1C_PERF_SEL_REQ_CLIENT13               = 0x00000032,\nGL1C_PERF_SEL_REQ_CLIENT14               = 0x00000033,\nGL1C_PERF_SEL_REQ_CLIENT15               = 0x00000034,\nGL1C_PERF_SEL_REQ_CLIENT16               = 0x00000035,\nGL1C_PERF_SEL_REQ_CLIENT17               = 0x00000036,\nGL1C_PERF_SEL_REQ_CLIENT18               = 0x00000037,\nGL1C_PERF_SEL_REQ_CLIENT19               = 0x00000038,\nGL1C_PERF_SEL_REQ_CLIENT20               = 0x00000039,\nGL1C_PERF_SEL_REQ_CLIENT21               = 0x0000003a,\nGL1C_PERF_SEL_REQ_CLIENT22               = 0x0000003b,\nGL1C_PERF_SEL_REQ_CLIENT23               = 0x0000003c,\nGL1C_PERF_SEL_REQ_CLIENT24               = 0x0000003d,\nGL1C_PERF_SEL_REQ_CLIENT25               = 0x0000003e,\nGL1C_PERF_SEL_REQ_CLIENT26               = 0x0000003f,\nGL1C_PERF_SEL_REQ_CLIENT27               = 0x00000040,\nGL1C_PERF_SEL_UTCL0_REQUEST              = 0x00000041,\nGL1C_PERF_SEL_UTCL0_TRANSLATION_HIT      = 0x00000042,\nGL1C_PERF_SEL_UTCL0_TRANSLATION_MISS     = 0x00000043,\nGL1C_PERF_SEL_UTCL0_PERMISSION_MISS      = 0x00000044,\nGL1C_PERF_SEL_UTCL0_MISS_UNDER_MISS      = 0x00000045,\nGL1C_PERF_SEL_UTCL0_LFIFO_FULL           = 0x00000046,\nGL1C_PERF_SEL_UTCL0_STALL_INFLIGHT_MAX   = 0x00000047,\nGL1C_PERF_SEL_UTCL0_STALL_LFIFO_NOT_RES  = 0x00000048,\nGL1C_PERF_SEL_UTCL0_STALL_LRU_INFLIGHT   = 0x00000049,\nGL1C_PERF_SEL_UTCL0_STALL_MISSFIFO_FULL  = 0x0000004a,\nGL1C_PERF_SEL_UTCL0_STALL_MULTI_MISS     = 0x0000004b,\nGL1C_PERF_SEL_UTCL0_STALL_UTCL1_REQ_OUT_OF_CREDITS = 0x0000004c,\nGL1C_PERF_SEL_UTCL0_UTCL1_PERM_FAULT     = 0x0000004d,\nGL1C_PERF_SEL_CLIENT_UTCL0_INFLIGHT      = 0x0000004e,\nGL1C_PERF_SEL_UTCL0_UTCL1_INFLIGHT       = 0x0000004f,\nGL1C_PERF_SEL_UTCL0_INTERNAL_RETRY_REQ   = 0x00000050,\nGL1C_PERF_SEL_UTCL0_UTCL1_XNACK_RETRY_FAULT = 0x00000051,\nGL1C_PERF_SEL_UTCL0_UTCL1_XNACK_PRT_FAULT = 0x00000052,\nGL1C_PERF_SEL_UTCL0_UTCL1_XNACK_NO_RETRY_FAULT = 0x00000053,\n} GL1C_PERF_SEL;\n\n \n\n \n\ntypedef enum GL1H_REQ_PERF_SEL {\nGL1H_REQ_PERF_SEL_BUSY                   = 0x00000000,\nGL1H_REQ_PERF_SEL_STALL_GL1_0            = 0x00000001,\nGL1H_REQ_PERF_SEL_STALL_GL1_1            = 0x00000002,\nGL1H_REQ_PERF_SEL_REQUEST_GL1_0          = 0x00000003,\nGL1H_REQ_PERF_SEL_REQUEST_GL1_1          = 0x00000004,\nGL1H_REQ_PERF_SEL_WDS_32B_GL1_0          = 0x00000005,\nGL1H_REQ_PERF_SEL_WDS_32B_GL1_1          = 0x00000006,\nGL1H_REQ_PERF_SEL_BURST_COUNT_GL1_0      = 0x00000007,\nGL1H_REQ_PERF_SEL_BURST_COUNT_GL1_1      = 0x00000008,\nGL1H_REQ_PERF_SEL_ARB_REQUESTS           = 0x00000009,\nGL1H_REQ_PERF_SEL_REQ_INFLIGHT_LEVEL     = 0x0000000a,\nGL1H_REQ_PERF_SEL_CYCLE                  = 0x0000000b,\n} GL1H_REQ_PERF_SEL;\n\n \n\n \n\ntypedef enum TA_PERFCOUNT_SEL {\nTA_PERF_SEL_NULL                         = 0x00000000,\nTA_PERF_SEL_image_sampler_has_offset_instructions = 0x00000001,\nTA_PERF_SEL_image_sampler_has_bias_instructions = 0x00000002,\nTA_PERF_SEL_image_sampler_has_reference_instructions = 0x00000003,\nTA_PERF_SEL_image_sampler_has_ds_instructions = 0x00000004,\nTA_PERF_SEL_image_sampler_has_dt_instructions = 0x00000005,\nTA_PERF_SEL_image_sampler_has_dr_instructions = 0x00000006,\nTA_PERF_SEL_gradient_busy                = 0x00000007,\nTA_PERF_SEL_gradient_fifo_busy           = 0x00000008,\nTA_PERF_SEL_lod_busy                     = 0x00000009,\nTA_PERF_SEL_lod_fifo_busy                = 0x0000000a,\nTA_PERF_SEL_addresser_busy               = 0x0000000b,\nTA_PERF_SEL_addresser_fifo_busy          = 0x0000000c,\nTA_PERF_SEL_aligner_busy                 = 0x0000000d,\nTA_PERF_SEL_write_path_busy              = 0x0000000e,\nTA_PERF_SEL_ta_busy                      = 0x0000000f,\nTA_PERF_SEL_image_sampler_1_input_vgpr_instructions = 0x00000010,\nTA_PERF_SEL_image_sampler_2_input_vgpr_instructions = 0x00000011,\nTA_PERF_SEL_image_sampler_3_input_vgpr_instructions = 0x00000012,\nTA_PERF_SEL_image_sampler_4_input_vgpr_instructions = 0x00000013,\nTA_PERF_SEL_image_sampler_5_input_vgpr_instructions = 0x00000014,\nTA_PERF_SEL_image_sampler_6_input_vgpr_instructions = 0x00000015,\nTA_PERF_SEL_image_sampler_7_input_vgpr_instructions = 0x00000016,\nTA_PERF_SEL_image_sampler_8_input_vgpr_instructions = 0x00000017,\nTA_PERF_SEL_image_sampler_9_input_vgpr_instructions = 0x00000018,\nTA_PERF_SEL_image_sampler_10_input_vgpr_instructions = 0x00000019,\nTA_PERF_SEL_image_sampler_11_input_vgpr_instructions = 0x0000001a,\nTA_PERF_SEL_image_sampler_12_input_vgpr_instructions = 0x0000001b,\nTA_PERF_SEL_image_sampler_has_t_instructions = 0x0000001c,\nTA_PERF_SEL_image_sampler_has_r_instructions = 0x0000001d,\nTA_PERF_SEL_image_sampler_has_q_instructions = 0x0000001e,\nTA_PERF_SEL_total_wavefronts             = 0x00000020,\nTA_PERF_SEL_gradient_cycles              = 0x00000021,\nTA_PERF_SEL_walker_cycles                = 0x00000022,\nTA_PERF_SEL_aligner_cycles               = 0x00000023,\nTA_PERF_SEL_image_wavefronts             = 0x00000024,\nTA_PERF_SEL_image_read_wavefronts        = 0x00000025,\nTA_PERF_SEL_image_store_wavefronts       = 0x00000026,\nTA_PERF_SEL_image_atomic_wavefronts      = 0x00000027,\nTA_PERF_SEL_image_sampler_total_cycles   = 0x00000028,\nTA_PERF_SEL_image_nosampler_total_cycles = 0x00000029,\nTA_PERF_SEL_flat_total_cycles            = 0x0000002a,\nTA_PERF_SEL_bvh_total_cycles             = 0x0000002b,\nTA_PERF_SEL_buffer_wavefronts            = 0x0000002c,\nTA_PERF_SEL_buffer_load_wavefronts       = 0x0000002d,\nTA_PERF_SEL_buffer_store_wavefronts      = 0x0000002e,\nTA_PERF_SEL_buffer_atomic_wavefronts     = 0x0000002f,\nTA_PERF_SEL_buffer_total_cycles          = 0x00000031,\nTA_PERF_SEL_buffer_1_address_input_vgpr_instructions = 0x00000032,\nTA_PERF_SEL_buffer_2_address_input_vgpr_instructions = 0x00000033,\nTA_PERF_SEL_buffer_has_index_instructions = 0x00000034,\nTA_PERF_SEL_buffer_has_offset_instructions = 0x00000035,\nTA_PERF_SEL_addr_stalled_by_tc_cycles    = 0x00000036,\nTA_PERF_SEL_addr_stalled_by_td_cycles    = 0x00000037,\nTA_PERF_SEL_image_sampler_wavefronts     = 0x00000038,\nTA_PERF_SEL_addresser_stalled_by_aligner_only_cycles = 0x00000039,\nTA_PERF_SEL_addresser_stalled_cycles     = 0x0000003a,\nTA_PERF_SEL_aniso_stalled_by_addresser_only_cycles = 0x0000003b,\nTA_PERF_SEL_aniso_stalled_cycles         = 0x0000003c,\nTA_PERF_SEL_deriv_stalled_by_aniso_only_cycles = 0x0000003d,\nTA_PERF_SEL_deriv_stalled_cycles         = 0x0000003e,\nTA_PERF_SEL_aniso_gt1_cycle_quads        = 0x0000003f,\nTA_PERF_SEL_color_1_cycle_quads          = 0x00000040,\nTA_PERF_SEL_color_2_cycle_quads          = 0x00000041,\nTA_PERF_SEL_color_3_cycle_quads          = 0x00000042,\nTA_PERF_SEL_mip_1_cycle_quads            = 0x00000044,\nTA_PERF_SEL_mip_2_cycle_quads            = 0x00000045,\nTA_PERF_SEL_vol_1_cycle_quads            = 0x00000046,\nTA_PERF_SEL_vol_2_cycle_quads            = 0x00000047,\nTA_PERF_SEL_sampler_op_quads             = 0x00000048,\nTA_PERF_SEL_mipmap_lod_0_samples         = 0x00000049,\nTA_PERF_SEL_mipmap_lod_1_samples         = 0x0000004a,\nTA_PERF_SEL_mipmap_lod_2_samples         = 0x0000004b,\nTA_PERF_SEL_mipmap_lod_3_samples         = 0x0000004c,\nTA_PERF_SEL_mipmap_lod_4_samples         = 0x0000004d,\nTA_PERF_SEL_mipmap_lod_5_samples         = 0x0000004e,\nTA_PERF_SEL_mipmap_lod_6_samples         = 0x0000004f,\nTA_PERF_SEL_mipmap_lod_7_samples         = 0x00000050,\nTA_PERF_SEL_mipmap_lod_8_samples         = 0x00000051,\nTA_PERF_SEL_mipmap_lod_9_samples         = 0x00000052,\nTA_PERF_SEL_mipmap_lod_10_samples        = 0x00000053,\nTA_PERF_SEL_mipmap_lod_11_samples        = 0x00000054,\nTA_PERF_SEL_mipmap_lod_12_samples        = 0x00000055,\nTA_PERF_SEL_mipmap_lod_13_samples        = 0x00000056,\nTA_PERF_SEL_mipmap_lod_14_samples        = 0x00000057,\nTA_PERF_SEL_mipmap_invalid_samples       = 0x00000058,\nTA_PERF_SEL_aniso_1_cycle_quads          = 0x00000059,\nTA_PERF_SEL_aniso_2_cycle_quads          = 0x0000005a,\nTA_PERF_SEL_aniso_4_cycle_quads          = 0x0000005b,\nTA_PERF_SEL_aniso_6_cycle_quads          = 0x0000005c,\nTA_PERF_SEL_aniso_8_cycle_quads          = 0x0000005d,\nTA_PERF_SEL_aniso_10_cycle_quads         = 0x0000005e,\nTA_PERF_SEL_aniso_12_cycle_quads         = 0x0000005f,\nTA_PERF_SEL_aniso_14_cycle_quads         = 0x00000060,\nTA_PERF_SEL_aniso_16_cycle_quads         = 0x00000061,\nTA_PERF_SEL_store_write_data_input_cycles = 0x00000062,\nTA_PERF_SEL_store_write_data_output_cycles = 0x00000063,\nTA_PERF_SEL_flat_wavefronts              = 0x00000064,\nTA_PERF_SEL_flat_load_wavefronts         = 0x00000065,\nTA_PERF_SEL_flat_store_wavefronts        = 0x00000066,\nTA_PERF_SEL_flat_atomic_wavefronts       = 0x00000067,\nTA_PERF_SEL_flat_1_address_input_vgpr_instructions = 0x00000068,\nTA_PERF_SEL_register_clk_valid_cycles    = 0x00000069,\nTA_PERF_SEL_non_harvestable_clk_enabled_cycles = 0x0000006a,\nTA_PERF_SEL_harvestable_clk_enabled_cycles = 0x0000006b,\nTA_PERF_SEL_harvestable_register_clk_enabled_cycles = 0x0000006c,\nTA_PERF_SEL_boundary_non_harvestable_clk_enabled_cycles = 0x0000006d,\nTA_PERF_SEL_boundary_harvestable_clk_enabled_cycles = 0x0000006e,\nTA_PERF_SEL_store_2_write_data_vgpr_instructions = 0x00000072,\nTA_PERF_SEL_store_3_write_data_vgpr_instructions = 0x00000073,\nTA_PERF_SEL_store_4_write_data_vgpr_instructions = 0x00000074,\nTA_PERF_SEL_store_has_x_instructions     = 0x00000075,\nTA_PERF_SEL_store_has_y_instructions     = 0x00000076,\nTA_PERF_SEL_store_has_z_instructions     = 0x00000077,\nTA_PERF_SEL_store_has_w_instructions     = 0x00000078,\nTA_PERF_SEL_image_nosampler_has_t_instructions = 0x00000079,\nTA_PERF_SEL_image_nosampler_has_r_instructions = 0x0000007a,\nTA_PERF_SEL_image_nosampler_has_q_instructions = 0x0000007b,\nTA_PERF_SEL_image_nosampler_1_address_input_vgpr_instructions = 0x0000007c,\nTA_PERF_SEL_image_nosampler_2_address_input_vgpr_instructions = 0x0000007d,\nTA_PERF_SEL_image_nosampler_3_address_input_vgpr_instructions = 0x0000007e,\nTA_PERF_SEL_image_nosampler_4_address_input_vgpr_instructions = 0x0000007f,\nTA_PERF_SEL_in_busy                      = 0x00000080,\nTA_PERF_SEL_in_fifos_busy                = 0x00000081,\nTA_PERF_SEL_in_cfifo_busy                = 0x00000082,\nTA_PERF_SEL_in_qfifo_busy                = 0x00000083,\nTA_PERF_SEL_in_wfifo_busy                = 0x00000084,\nTA_PERF_SEL_in_rfifo_busy                = 0x00000085,\nTA_PERF_SEL_bf_busy                      = 0x00000086,\nTA_PERF_SEL_ns_busy                      = 0x00000087,\nTA_PERF_SEL_smp_busy_ns_idle             = 0x00000088,\nTA_PERF_SEL_smp_idle_ns_busy             = 0x00000089,\nTA_PERF_SEL_vmemcmd_cycles               = 0x00000090,\nTA_PERF_SEL_vmemreq_cycles               = 0x00000091,\nTA_PERF_SEL_in_waiting_on_req_cycles     = 0x00000092,\nTA_PERF_SEL_in_addr_cycles               = 0x00000096,\nTA_PERF_SEL_in_data_cycles               = 0x00000097,\nTA_PERF_SEL_latency_ram_weights_written_cycles = 0x0000009a,\nTA_PERF_SEL_latency_ram_ws_required_quads = 0x0000009b,\nTA_PERF_SEL_latency_ram_whv_required_quads = 0x0000009c,\nTA_PERF_SEL_latency_ram_ws_required_instructions = 0x0000009d,\nTA_PERF_SEL_latency_ram_whv_required_instructions = 0x0000009e,\nTA_PERF_SEL_latency_ram_ref_required_instructions = 0x0000009f,\nTA_PERF_SEL_point_sampled_quads          = 0x000000a0,\nTA_PERF_SEL_atomic_2_write_data_vgpr_instructions = 0x000000a2,\nTA_PERF_SEL_atomic_4_write_data_vgpr_instructions = 0x000000a3,\nTA_PERF_SEL_atomic_write_data_input_cycles = 0x000000a4,\nTA_PERF_SEL_atomic_write_data_output_cycles = 0x000000a5,\nTA_PERF_SEL_num_unlit_nodes_ta_opt       = 0x000000ad,\nTA_PERF_SEL_num_nodes_invalidated_due_to_bad_input = 0x000000ae,\nTA_PERF_SEL_num_nodes_invalidated_due_to_oob = 0x000000af,\nTA_PERF_SEL_num_of_bvh_valid_first_tri   = 0x000000b0,\nTA_PERF_SEL_num_of_bvh_valid_second_tri  = 0x000000b1,\nTA_PERF_SEL_num_of_bvh_valid_third_tri   = 0x000000b2,\nTA_PERF_SEL_num_of_bvh_valid_fourth_tri  = 0x000000b3,\nTA_PERF_SEL_num_of_bvh_valid_fp16_box    = 0x000000b4,\nTA_PERF_SEL_num_of_bvh_valid_fp32_box    = 0x000000b5,\nTA_PERF_SEL_num_of_bvh_invalidated_first_tri = 0x000000b6,\nTA_PERF_SEL_num_of_bvh_invalidated_second_tri = 0x000000b7,\nTA_PERF_SEL_num_of_bvh_invalidated_third_tri = 0x000000b8,\nTA_PERF_SEL_num_of_bvh_invalidated_fourth_tri = 0x000000b9,\nTA_PERF_SEL_num_of_bvh_invalidated_fp16_box = 0x000000ba,\nTA_PERF_SEL_num_of_bvh_invalidated_fp32_box = 0x000000bb,\nTA_PERF_SEL_image_bvh_8_input_vgpr_instructions = 0x000000bc,\nTA_PERF_SEL_image_bvh_9_input_vgpr_instructions = 0x000000bd,\nTA_PERF_SEL_image_bvh_11_input_vgpr_instructions = 0x000000be,\nTA_PERF_SEL_image_bvh_12_input_vgpr_instructions = 0x000000bf,\nTA_PERF_SEL_image_sampler_1_op_burst     = 0x000000c0,\nTA_PERF_SEL_image_sampler_2to3_op_burst  = 0x000000c1,\nTA_PERF_SEL_image_sampler_4to7_op_burst  = 0x000000c2,\nTA_PERF_SEL_image_sampler_ge8_op_burst   = 0x000000c3,\nTA_PERF_SEL_image_linked_1_op_burst      = 0x000000c4,\nTA_PERF_SEL_image_linked_2to3_op_burst   = 0x000000c5,\nTA_PERF_SEL_image_linked_4to7_op_burst   = 0x000000c6,\nTA_PERF_SEL_image_linked_ge8_op_burst    = 0x000000c7,\nTA_PERF_SEL_image_bvh_1_op_burst         = 0x000000c8,\nTA_PERF_SEL_image_bvh_2to3_op_burst      = 0x000000c9,\nTA_PERF_SEL_image_bvh_4to7_op_burst      = 0x000000ca,\nTA_PERF_SEL_image_bvh_ge8_op_burst       = 0x000000cb,\nTA_PERF_SEL_image_nosampler_1_op_burst   = 0x000000cc,\nTA_PERF_SEL_image_nosampler_2to3_op_burst = 0x000000cd,\nTA_PERF_SEL_image_nosampler_4to31_op_burst = 0x000000ce,\nTA_PERF_SEL_image_nosampler_ge32_op_burst = 0x000000cf,\nTA_PERF_SEL_buffer_flat_1_op_burst       = 0x000000d0,\nTA_PERF_SEL_buffer_flat_2to3_op_burst    = 0x000000d1,\nTA_PERF_SEL_buffer_flat_4to31_op_burst   = 0x000000d2,\nTA_PERF_SEL_buffer_flat_ge32_op_burst    = 0x000000d3,\nTA_PERF_SEL_write_1_op_burst             = 0x000000d4,\nTA_PERF_SEL_write_2to3_op_burst          = 0x000000d5,\nTA_PERF_SEL_write_4to31_op_burst         = 0x000000d6,\nTA_PERF_SEL_write_ge32_op_burst          = 0x000000d7,\nTA_PERF_SEL_ibubble_1_cycle_burst        = 0x000000d8,\nTA_PERF_SEL_ibubble_2to3_cycle_burst     = 0x000000d9,\nTA_PERF_SEL_ibubble_4to15_cycle_burst    = 0x000000da,\nTA_PERF_SEL_ibubble_16to31_cycle_burst   = 0x000000db,\nTA_PERF_SEL_ibubble_32to63_cycle_burst   = 0x000000dc,\nTA_PERF_SEL_ibubble_ge64_cycle_burst     = 0x000000dd,\nTA_PERF_SEL_sampler_clk_valid_cycles     = 0x000000e0,\nTA_PERF_SEL_nonsampler_clk_valid_cycles  = 0x000000e1,\nTA_PERF_SEL_buffer_flat_clk_valid_cycles = 0x000000e2,\nTA_PERF_SEL_write_data_clk_valid_cycles  = 0x000000e3,\nTA_PERF_SEL_gradient_clk_valid_cycles    = 0x000000e4,\nTA_PERF_SEL_lod_aniso_clk_valid_cycles   = 0x000000e5,\nTA_PERF_SEL_sampler_addressing_clk_valid_cycles = 0x000000e6,\nTA_PERF_SEL_sync_sampler_sstate_fifo_clk_valid_cycles = 0x000000e7,\nTA_PERF_SEL_sync_sampler_cstate_fifo_clk_valid_cycles = 0x000000e8,\nTA_PERF_SEL_sync_nonsampler_fifo_clk_valid_cycles = 0x000000e9,\nTA_PERF_SEL_aligner_clk_valid_cycles     = 0x000000ea,\nTA_PERF_SEL_tcreq_clk_valid_cycles       = 0x000000eb,\n} TA_PERFCOUNT_SEL;\n\n \n\ntypedef enum TEX_BC_SWIZZLE {\nTEX_BC_Swizzle_XYZW                      = 0x00000000,\nTEX_BC_Swizzle_XWYZ                      = 0x00000001,\nTEX_BC_Swizzle_WZYX                      = 0x00000002,\nTEX_BC_Swizzle_WXYZ                      = 0x00000003,\nTEX_BC_Swizzle_ZYXW                      = 0x00000004,\nTEX_BC_Swizzle_YXWZ                      = 0x00000005,\n} TEX_BC_SWIZZLE;\n\n \n\ntypedef enum TEX_BORDER_COLOR_TYPE {\nTEX_BorderColor_TransparentBlack         = 0x00000000,\nTEX_BorderColor_OpaqueBlack              = 0x00000001,\nTEX_BorderColor_OpaqueWhite              = 0x00000002,\nTEX_BorderColor_Register                 = 0x00000003,\n} TEX_BORDER_COLOR_TYPE;\n\n \n\ntypedef enum TEX_CHROMA_KEY {\nTEX_ChromaKey_Disabled                   = 0x00000000,\nTEX_ChromaKey_Kill                       = 0x00000001,\nTEX_ChromaKey_Blend                      = 0x00000002,\nTEX_ChromaKey_RESERVED_3                 = 0x00000003,\n} TEX_CHROMA_KEY;\n\n \n\ntypedef enum TEX_CLAMP {\nTEX_Clamp_Repeat                         = 0x00000000,\nTEX_Clamp_Mirror                         = 0x00000001,\nTEX_Clamp_ClampToLast                    = 0x00000002,\nTEX_Clamp_MirrorOnceToLast               = 0x00000003,\nTEX_Clamp_ClampHalfToBorder              = 0x00000004,\nTEX_Clamp_MirrorOnceHalfToBorder         = 0x00000005,\nTEX_Clamp_ClampToBorder                  = 0x00000006,\nTEX_Clamp_MirrorOnceToBorder             = 0x00000007,\n} TEX_CLAMP;\n\n \n\ntypedef enum TEX_COORD_TYPE {\nTEX_CoordType_Unnormalized               = 0x00000000,\nTEX_CoordType_Normalized                 = 0x00000001,\n} TEX_COORD_TYPE;\n\n \n\ntypedef enum TEX_DEPTH_COMPARE_FUNCTION {\nTEX_DepthCompareFunction_Never           = 0x00000000,\nTEX_DepthCompareFunction_Less            = 0x00000001,\nTEX_DepthCompareFunction_Equal           = 0x00000002,\nTEX_DepthCompareFunction_LessEqual       = 0x00000003,\nTEX_DepthCompareFunction_Greater         = 0x00000004,\nTEX_DepthCompareFunction_NotEqual        = 0x00000005,\nTEX_DepthCompareFunction_GreaterEqual    = 0x00000006,\nTEX_DepthCompareFunction_Always          = 0x00000007,\n} TEX_DEPTH_COMPARE_FUNCTION;\n\n \n\ntypedef enum TEX_FORMAT_COMP {\nTEX_FormatComp_Unsigned                  = 0x00000000,\nTEX_FormatComp_Signed                    = 0x00000001,\nTEX_FormatComp_UnsignedBiased            = 0x00000002,\nTEX_FormatComp_RESERVED_3                = 0x00000003,\n} TEX_FORMAT_COMP;\n\n \n\ntypedef enum TEX_MAX_ANISO_RATIO {\nTEX_MaxAnisoRatio_1to1                   = 0x00000000,\nTEX_MaxAnisoRatio_2to1                   = 0x00000001,\nTEX_MaxAnisoRatio_4to1                   = 0x00000002,\nTEX_MaxAnisoRatio_8to1                   = 0x00000003,\nTEX_MaxAnisoRatio_16to1                  = 0x00000004,\nTEX_MaxAnisoRatio_RESERVED_5             = 0x00000005,\nTEX_MaxAnisoRatio_RESERVED_6             = 0x00000006,\nTEX_MaxAnisoRatio_RESERVED_7             = 0x00000007,\n} TEX_MAX_ANISO_RATIO;\n\n \n\ntypedef enum TEX_MIP_FILTER {\nTEX_MipFilter_None                       = 0x00000000,\nTEX_MipFilter_Point                      = 0x00000001,\nTEX_MipFilter_Linear                     = 0x00000002,\nTEX_MipFilter_Point_Aniso_Adj            = 0x00000003,\n} TEX_MIP_FILTER;\n\n \n\ntypedef enum TEX_REQUEST_SIZE {\nTEX_RequestSize_32B                      = 0x00000000,\nTEX_RequestSize_64B                      = 0x00000001,\nTEX_RequestSize_128B                     = 0x00000002,\nTEX_RequestSize_2X64B                    = 0x00000003,\n} TEX_REQUEST_SIZE;\n\n \n\ntypedef enum TEX_SAMPLER_TYPE {\nTEX_SamplerType_Invalid                  = 0x00000000,\nTEX_SamplerType_Valid                    = 0x00000001,\n} TEX_SAMPLER_TYPE;\n\n \n\ntypedef enum TEX_XY_FILTER {\nTEX_XYFilter_Point                       = 0x00000000,\nTEX_XYFilter_Linear                      = 0x00000001,\nTEX_XYFilter_AnisoPoint                  = 0x00000002,\nTEX_XYFilter_AnisoLinear                 = 0x00000003,\n} TEX_XY_FILTER;\n\n \n\ntypedef enum TEX_Z_FILTER {\nTEX_ZFilter_None                         = 0x00000000,\nTEX_ZFilter_Point                        = 0x00000001,\nTEX_ZFilter_Linear                       = 0x00000002,\nTEX_ZFilter_RESERVED_3                   = 0x00000003,\n} TEX_Z_FILTER;\n\n \n\ntypedef enum TVX_TYPE {\nTVX_Type_InvalidTextureResource          = 0x00000000,\nTVX_Type_InvalidVertexBuffer             = 0x00000001,\nTVX_Type_ValidTextureResource            = 0x00000002,\nTVX_Type_ValidVertexBuffer               = 0x00000003,\n} TVX_TYPE;\n\n \n\n \n\ntypedef enum TA_TC_ADDR_MODES {\nTA_TC_ADDR_MODE_DEFAULT                  = 0x00000000,\nTA_TC_ADDR_MODE_COMP0                    = 0x00000001,\nTA_TC_ADDR_MODE_COMP1                    = 0x00000002,\nTA_TC_ADDR_MODE_COMP2                    = 0x00000003,\nTA_TC_ADDR_MODE_COMP3                    = 0x00000004,\nTA_TC_ADDR_MODE_UNALIGNED                = 0x00000005,\nTA_TC_ADDR_MODE_BORDER_COLOR             = 0x00000006,\n} TA_TC_ADDR_MODES;\n\n \n\ntypedef enum TA_TC_REQ_MODES {\nTA_TC_REQ_MODE_BORDER                    = 0x00000000,\nTA_TC_REQ_MODE_TEX2                      = 0x00000001,\nTA_TC_REQ_MODE_TEX1                      = 0x00000002,\nTA_TC_REQ_MODE_TEX0                      = 0x00000003,\nTA_TC_REQ_MODE_NORMAL                    = 0x00000004,\nTA_TC_REQ_MODE_DWORD                     = 0x00000005,\nTA_TC_REQ_MODE_BYTE                      = 0x00000006,\nTA_TC_REQ_MODE_BYTE_NV                   = 0x00000007,\n} TA_TC_REQ_MODES;\n\n \n\ntypedef enum TCP_CACHE_POLICIES {\nTCP_CACHE_POLICY_MISS_LRU                = 0x00000000,\nTCP_CACHE_POLICY_MISS_EVICT              = 0x00000001,\nTCP_CACHE_POLICY_HIT_LRU                 = 0x00000002,\nTCP_CACHE_POLICY_HIT_EVICT               = 0x00000003,\n} TCP_CACHE_POLICIES;\n\n \n\ntypedef enum TCP_CACHE_STORE_POLICIES {\nTCP_CACHE_STORE_POLICY_WT_LRU            = 0x00000000,\nTCP_CACHE_STORE_POLICY_WT_EVICT          = 0x00000001,\n} TCP_CACHE_STORE_POLICIES;\n\n \n\ntypedef enum TCP_DSM_DATA_SEL {\nTCP_DSM_DISABLE                          = 0x00000000,\nTCP_DSM_SEL0                             = 0x00000001,\nTCP_DSM_SEL1                             = 0x00000002,\nTCP_DSM_SEL_BOTH                         = 0x00000003,\n} TCP_DSM_DATA_SEL;\n\n \n\ntypedef enum TCP_DSM_INJECT_SEL {\nTCP_DSM_INJECT_SEL0                      = 0x00000000,\nTCP_DSM_INJECT_SEL1                      = 0x00000001,\nTCP_DSM_INJECT_SEL2                      = 0x00000002,\nTCP_DSM_INJECT_SEL3                      = 0x00000003,\n} TCP_DSM_INJECT_SEL;\n\n \n\ntypedef enum TCP_DSM_SINGLE_WRITE {\nTCP_DSM_SINGLE_WRITE_DIS                 = 0x00000000,\nTCP_DSM_SINGLE_WRITE_EN                  = 0x00000001,\n} TCP_DSM_SINGLE_WRITE;\n\n \n\ntypedef enum TCP_OPCODE_TYPE {\nTCP_OPCODE_READ                          = 0x00000000,\nTCP_OPCODE_WRITE                         = 0x00000001,\nTCP_OPCODE_ATOMIC                        = 0x00000002,\nTCP_OPCODE_INV                           = 0x00000003,\nTCP_OPCODE_ATOMIC_CMPSWAP                = 0x00000004,\nTCP_OPCODE_SAMPLER                       = 0x00000005,\nTCP_OPCODE_LOAD                          = 0x00000006,\nTCP_OPCODE_GATHERH                       = 0x00000007,\n} TCP_OPCODE_TYPE;\n\n \n\ntypedef enum TCP_PERFCOUNT_SELECT {\nTCP_PERF_SEL_GATE_EN1                    = 0x00000000,\nTCP_PERF_SEL_GATE_EN2                    = 0x00000001,\nTCP_PERF_SEL_TA_REQ                      = 0x00000002,\nTCP_PERF_SEL_TA_REQ_STATE_READ           = 0x00000003,\nTCP_PERF_SEL_TA_REQ_READ                 = 0x00000004,\nTCP_PERF_SEL_TA_REQ_WRITE                = 0x00000005,\nTCP_PERF_SEL_TA_REQ_ATOMIC_WITH_RET      = 0x00000006,\nTCP_PERF_SEL_TA_REQ_ATOMIC_WITHOUT_RET   = 0x00000007,\nTCP_PERF_SEL_TA_REQ_GL0_INV              = 0x00000008,\nTCP_PERF_SEL_REQ                         = 0x00000009,\nTCP_PERF_SEL_REQ_READ                    = 0x0000000a,\nTCP_PERF_SEL_REQ_READ_HIT_EVICT          = 0x0000000b,\nTCP_PERF_SEL_REQ_READ_HIT_LRU            = 0x0000000c,\nTCP_PERF_SEL_REQ_READ_MISS_EVICT         = 0x0000000d,\nTCP_PERF_SEL_REQ_WRITE                   = 0x0000000e,\nTCP_PERF_SEL_REQ_WRITE_MISS_EVICT        = 0x0000000f,\nTCP_PERF_SEL_REQ_WRITE_MISS_LRU          = 0x00000010,\nTCP_PERF_SEL_REQ_NON_READ                = 0x00000011,\nTCP_PERF_SEL_REQ_MISS                    = 0x00000012,\nTCP_PERF_SEL_REQ_TAGBANK0_SET0           = 0x00000013,\nTCP_PERF_SEL_REQ_TAGBANK0_SET1           = 0x00000014,\nTCP_PERF_SEL_REQ_TAGBANK1_SET0           = 0x00000015,\nTCP_PERF_SEL_REQ_TAGBANK1_SET1           = 0x00000016,\nTCP_PERF_SEL_REQ_TAGBANK2_SET0           = 0x00000017,\nTCP_PERF_SEL_REQ_TAGBANK2_SET1           = 0x00000018,\nTCP_PERF_SEL_REQ_TAGBANK3_SET0           = 0x00000019,\nTCP_PERF_SEL_REQ_TAGBANK3_SET1           = 0x0000001a,\nTCP_PERF_SEL_REQ_MISS_TAGBANK0           = 0x0000001b,\nTCP_PERF_SEL_REQ_MISS_TAGBANK1           = 0x0000001c,\nTCP_PERF_SEL_REQ_MISS_TAGBANK2           = 0x0000001d,\nTCP_PERF_SEL_REQ_MISS_TAGBANK3           = 0x0000001e,\nTCP_PERF_SEL_GL1_REQ_READ                = 0x0000001f,\nTCP_PERF_SEL_GL1_REQ_READ_128B           = 0x00000020,\nTCP_PERF_SEL_GL1_REQ_READ_64B            = 0x00000021,\nTCP_PERF_SEL_GL1_REQ_WRITE               = 0x00000022,\nTCP_PERF_SEL_GL1_REQ_ATOMIC_WITH_RET     = 0x00000023,\nTCP_PERF_SEL_GL1_REQ_ATOMIC_WITHOUT_RET  = 0x00000024,\nTCP_PERF_SEL_GL1_READ_LATENCY            = 0x00000025,\nTCP_PERF_SEL_GL1_WRITE_LATENCY           = 0x00000026,\nTCP_PERF_SEL_TCP_LATENCY                 = 0x00000027,\nTCP_PERF_SEL_TCP_TA_REQ_STALL            = 0x00000028,\nTCP_PERF_SEL_TA_TCP_REQ_STARVE           = 0x00000029,\nTCP_PERF_SEL_DATA_FIFO_STALL             = 0x0000002a,\nTCP_PERF_SEL_LOD_STALL                   = 0x0000002b,\nTCP_PERF_SEL_POWER_STALL                 = 0x0000002c,\nTCP_PERF_SEL_ALLOC_STALL                 = 0x0000002d,\nTCP_PERF_SEL_UNORDERED_MTYPE_STALL       = 0x0000002e,\nTCP_PERF_SEL_READ_TAGCONFLICT_STALL      = 0x0000002f,\nTCP_PERF_SEL_WRITE_TAGCONFLICT_STALL     = 0x00000030,\nTCP_PERF_SEL_ATOMIC_TAGCONFLICT_STALL    = 0x00000031,\nTCP_PERF_SEL_LFIFO_STALL                 = 0x00000032,\nTCP_PERF_SEL_MEM_REQ_FIFO_STALL          = 0x00000033,\nTCP_PERF_SEL_GL1_TCP_BACK_PRESSURE       = 0x00000034,\nTCP_PERF_SEL_GL1_TCP_RDRET_STALL         = 0x00000035,\nTCP_PERF_SEL_GL1_GRANT_READ_STALL        = 0x00000036,\nTCP_PERF_SEL_GL1_PENDING_STALL           = 0x00000037,\nTCP_PERF_SEL_OFIFO_INCOMPLETE_STALL      = 0x00000038,\nTCP_PERF_SEL_OFIFO_AGE_ORDER_STALL       = 0x00000039,\nTCP_PERF_SEL_TD_DATA_CYCLE_STALL         = 0x0000003a,\nTCP_PERF_SEL_COMP_TEX_LOAD_STALL         = 0x0000003b,\nTCP_PERF_SEL_READ_DATACONFLICT_STALL     = 0x0000003c,\nTCP_PERF_SEL_WRITE_DATACONFLICT_STALL    = 0x0000003d,\nTCP_PERF_SEL_TD_TCP_STALL                = 0x0000003e,\n} TCP_PERFCOUNT_SELECT;\n\n \n\ntypedef enum TCP_WATCH_MODES {\nTCP_WATCH_MODE_READ                      = 0x00000000,\nTCP_WATCH_MODE_NONREAD                   = 0x00000001,\nTCP_WATCH_MODE_ATOMIC                    = 0x00000002,\nTCP_WATCH_MODE_ALL                       = 0x00000003,\n} TCP_WATCH_MODES;\n\n \n\n \n\ntypedef enum TD_PERFCOUNT_SEL {\nTD_PERF_SEL_none                         = 0x00000000,\nTD_PERF_SEL_td_busy                      = 0x00000001,\nTD_PERF_SEL_input_busy                   = 0x00000002,\nTD_PERF_SEL_sampler_lerp_busy            = 0x00000003,\nTD_PERF_SEL_sampler_out_busy             = 0x00000004,\nTD_PERF_SEL_nofilter_busy                = 0x00000005,\nTD_PERF_SEL_ray_tracing_bvh4_busy        = 0x00000006,\nTD_PERF_SEL_sampler_core_sclk_en         = 0x00000007,\nTD_PERF_SEL_sampler_preformatter_sclk_en = 0x00000008,\nTD_PERF_SEL_sampler_bilerp_sclk_en       = 0x00000009,\nTD_PERF_SEL_sampler_bypass_sclk_en       = 0x0000000a,\nTD_PERF_SEL_sampler_minmax_sclk_en       = 0x0000000b,\nTD_PERF_SEL_sampler_accum_sclk_en        = 0x0000000c,\nTD_PERF_SEL_sampler_format_flt_sclk_en   = 0x0000000d,\nTD_PERF_SEL_sampler_format_fxdpt_sclk_en = 0x0000000e,\nTD_PERF_SEL_sampler_out_sclk_en          = 0x0000000f,\nTD_PERF_SEL_nofilter_sclk_en             = 0x00000010,\nTD_PERF_SEL_nofilter_d32_sclk_en         = 0x00000011,\nTD_PERF_SEL_nofilter_d16_sclk_en         = 0x00000012,\nTD_PERF_SEL_ray_tracing_bvh4_sclk_en     = 0x00000016,\nTD_PERF_SEL_ray_tracing_bvh4_ip_sclk_en  = 0x00000017,\nTD_PERF_SEL_ray_tracing_bvh4_box_sclk_en = 0x00000018,\nTD_PERF_SEL_ray_tracing_bvh4_tri_sclk_en = 0x00000019,\nTD_PERF_SEL_sampler_sclk_on_nofilter_sclk_off = 0x0000001a,\nTD_PERF_SEL_nofilter_sclk_on_sampler_sclk_off = 0x0000001b,\nTD_PERF_SEL_all_pipes_sclk_on_at_same_time = 0x0000001c,\nTD_PERF_SEL_sampler_and_nofilter_sclk_on_bvh4_sclk_off = 0x0000001d,\nTD_PERF_SEL_sampler_and_bvh4_sclk_on_nofilter_sclk_off = 0x0000001e,\nTD_PERF_SEL_nofilter_and_bvh4_sclk_on_sampler_sclk_off = 0x0000001f,\nTD_PERF_SEL_core_state_ram_max_cnt       = 0x00000020,\nTD_PERF_SEL_core_state_rams_read         = 0x00000021,\nTD_PERF_SEL_weight_data_rams_read        = 0x00000022,\nTD_PERF_SEL_reference_data_rams_read     = 0x00000023,\nTD_PERF_SEL_tc_td_ram_fifo_full          = 0x00000024,\nTD_PERF_SEL_tc_td_ram_fifo_max_cnt       = 0x00000025,\nTD_PERF_SEL_tc_td_data_fifo_full         = 0x00000026,\nTD_PERF_SEL_input_state_fifo_full        = 0x00000027,\nTD_PERF_SEL_ta_data_stall                = 0x00000028,\nTD_PERF_SEL_tc_data_stall                = 0x00000029,\nTD_PERF_SEL_tc_ram_stall                 = 0x0000002a,\nTD_PERF_SEL_lds_stall                    = 0x0000002b,\nTD_PERF_SEL_sampler_pkr_full             = 0x0000002c,\nTD_PERF_SEL_sampler_pkr_full_due_to_arb  = 0x0000002d,\nTD_PERF_SEL_nofilter_pkr_full            = 0x0000002e,\nTD_PERF_SEL_nofilter_pkr_full_due_to_arb = 0x0000002f,\nTD_PERF_SEL_ray_tracing_bvh4_pkr_full    = 0x00000030,\nTD_PERF_SEL_ray_tracing_bvh4_pkr_full_due_to_arb = 0x00000031,\nTD_PERF_SEL_gather4_instr                = 0x00000032,\nTD_PERF_SEL_gather4h_instr               = 0x00000033,\nTD_PERF_SEL_sample_instr                 = 0x00000036,\nTD_PERF_SEL_sample_c_instr               = 0x00000037,\nTD_PERF_SEL_load_instr                   = 0x00000038,\nTD_PERF_SEL_ldfptr_instr                 = 0x00000039,\nTD_PERF_SEL_write_ack_instr              = 0x0000003a,\nTD_PERF_SEL_d16_en_instr                 = 0x0000003b,\nTD_PERF_SEL_bypassLerp_instr             = 0x0000003c,\nTD_PERF_SEL_min_max_filter_instr         = 0x0000003d,\nTD_PERF_SEL_one_comp_return_instr        = 0x0000003e,\nTD_PERF_SEL_two_comp_return_instr        = 0x0000003f,\nTD_PERF_SEL_three_comp_return_instr      = 0x00000040,\nTD_PERF_SEL_four_comp_return_instr       = 0x00000041,\nTD_PERF_SEL_user_defined_border          = 0x00000042,\nTD_PERF_SEL_white_border                 = 0x00000043,\nTD_PERF_SEL_opaque_black_border          = 0x00000044,\nTD_PERF_SEL_lod_warn_from_ta             = 0x00000045,\nTD_PERF_SEL_instruction_dest_is_lds      = 0x00000046,\nTD_PERF_SEL_td_cycling_of_nofilter_instr_2cycles = 0x00000047,\nTD_PERF_SEL_td_cycling_of_nofilter_instr_4cycles = 0x00000048,\nTD_PERF_SEL_tc_cycling_of_nofilter_instr_2cycles = 0x00000049,\nTD_PERF_SEL_tc_cycling_of_nofilter_instr_4cycles = 0x0000004a,\nTD_PERF_SEL_out_of_order_instr           = 0x0000004b,\nTD_PERF_SEL_total_num_instr              = 0x0000004c,\nTD_PERF_SEL_total_num_instr_with_perf_wdw = 0x0000004d,\nTD_PERF_SEL_total_num_sampler_instr      = 0x0000004e,\nTD_PERF_SEL_total_num_sampler_instr_with_perf_wdw = 0x0000004f,\nTD_PERF_SEL_total_num_nofilter_instr     = 0x00000050,\nTD_PERF_SEL_total_num_nofilter_instr_with_perf_wdw = 0x00000051,\nTD_PERF_SEL_total_num_ray_tracing_bvh4_instr = 0x00000052,\nTD_PERF_SEL_total_num_ray_tracing_bvh4_instr_with_perf_wdw = 0x00000053,\nTD_PERF_SEL_mixmode_instr                = 0x00000054,\nTD_PERF_SEL_mixmode_resource             = 0x00000055,\nTD_PERF_SEL_status_packet                = 0x00000056,\nTD_PERF_SEL_address_cmd_poison           = 0x00000057,\nTD_PERF_SEL_data_poison                  = 0x00000058,\nTD_PERF_SEL_done_scoreboard_max_stored_cnt = 0x00000059,\nTD_PERF_SEL_done_scoreboard_max_waiting_cnt = 0x0000005a,\nTD_PERF_SEL_done_scoreboard_not_empty    = 0x0000005b,\nTD_PERF_SEL_done_scoreboard_is_full      = 0x0000005c,\nTD_PERF_SEL_done_scoreboard_bp_due_to_ooo = 0x0000005d,\nTD_PERF_SEL_done_scoreboard_bp_due_to_lds = 0x0000005e,\nTD_PERF_SEL_nofilter_formatters_turned_on = 0x0000005f,\nTD_PERF_SEL_nofilter_insert_extra_comps  = 0x00000060,\nTD_PERF_SEL_nofilter_popcount_dmask_gt_num_comp_of_fmt = 0x00000061,\nTD_PERF_SEL_nofilter_popcount_dmask_lt_num_comp_of_fmt = 0x00000062,\nTD_PERF_SEL_msaa_load_instr              = 0x00000063,\nTD_PERF_SEL_blend_prt_with_prt_default_0 = 0x00000064,\nTD_PERF_SEL_blend_prt_with_prt_default_1 = 0x00000065,\nTD_PERF_SEL_resmap_instr                 = 0x00000066,\nTD_PERF_SEL_prt_ack_instr                = 0x00000067,\nTD_PERF_SEL_resmap_with_volume_filtering = 0x00000068,\nTD_PERF_SEL_resmap_with_aniso_filtering  = 0x00000069,\nTD_PERF_SEL_resmap_with_no_more_filtering = 0x0000006a,\nTD_PERF_SEL_resmap_with_cubemap_corner   = 0x0000006b,\nTD_PERF_SEL_ray_tracing_bvh4_threads_per_instruction_is_0 = 0x0000006c,\nTD_PERF_SEL_ray_tracing_bvh4_threads_per_instruction_is_1 = 0x0000006d,\nTD_PERF_SEL_ray_tracing_bvh4_threads_per_instruction_is_2 = 0x0000006e,\nTD_PERF_SEL_ray_tracing_bvh4_threads_per_instruction_is_3to4 = 0x0000006f,\nTD_PERF_SEL_ray_tracing_bvh4_threads_per_instruction_is_5to8 = 0x00000070,\nTD_PERF_SEL_ray_tracing_bvh4_threads_per_instruction_is_9to16 = 0x00000071,\nTD_PERF_SEL_ray_tracing_bvh4_threads_per_instruction_is_17to31 = 0x00000072,\nTD_PERF_SEL_ray_tracing_bvh4_threads_per_instruction_is_32 = 0x00000073,\nTD_PERF_SEL_ray_tracing_bvh4_fp16_box_node = 0x00000074,\nTD_PERF_SEL_ray_tracing_bvh4_fp32_box_node = 0x00000075,\nTD_PERF_SEL_ray_tracing_bvh4_tri_node    = 0x00000076,\nTD_PERF_SEL_ray_tracing_bvh4_dropped_box_node = 0x00000077,\nTD_PERF_SEL_ray_tracing_bvh4_dropped_tri_node = 0x00000078,\nTD_PERF_SEL_ray_tracing_bvh4_invalid_box_node = 0x00000079,\nTD_PERF_SEL_ray_tracing_bvh4_invalid_tri_node = 0x0000007a,\nTD_PERF_SEL_ray_tracing_bvh4_box_sort_en = 0x0000007b,\nTD_PERF_SEL_ray_tracing_bvh4_box_grow_val_nonzero = 0x0000007c,\nTD_PERF_SEL_ray_tracing_bvh4_num_box_with_inf_or_nan_vtx = 0x0000007d,\nTD_PERF_SEL_ray_tracing_bvh4_num_tri_with_inf_or_nan_vtx = 0x0000007e,\nTD_PERF_SEL_ray_tracing_bvh4_num_box_that_squashed_a_nan = 0x0000007f,\nTD_PERF_SEL_ray_tracing_bvh4_num_box_misses = 0x00000080,\nTD_PERF_SEL_ray_tracing_bvh4_num_tri_misses = 0x00000081,\nTD_PERF_SEL_ray_tracing_bvh4_num_tri_tie_breakers = 0x00000082,\nTD_PERF_SEL_burst_bin_preempting_nofilter_1 = 0x00000083,\nTD_PERF_SEL_burst_bin_preempting_nofilter_2to4 = 0x00000084,\nTD_PERF_SEL_burst_bin_preempting_nofilter_5to7 = 0x00000085,\nTD_PERF_SEL_burst_bin_preempting_nofilter_8to16 = 0x00000086,\nTD_PERF_SEL_burst_bin_preempting_nofilter_gt16 = 0x00000087,\nTD_PERF_SEL_burst_bin_sampler_1          = 0x00000088,\nTD_PERF_SEL_burst_bin_sampler_2to8       = 0x00000089,\nTD_PERF_SEL_burst_bin_sampler_9to16      = 0x0000008a,\nTD_PERF_SEL_burst_bin_sampler_gt16       = 0x0000008b,\nTD_PERF_SEL_burst_bin_gather_1           = 0x0000008c,\nTD_PERF_SEL_burst_bin_gather_2to8        = 0x0000008d,\nTD_PERF_SEL_burst_bin_gather_9to16       = 0x0000008e,\nTD_PERF_SEL_burst_bin_gather_gt16        = 0x0000008f,\nTD_PERF_SEL_burst_bin_nofilter_1         = 0x00000090,\nTD_PERF_SEL_burst_bin_nofilter_2to4      = 0x00000091,\nTD_PERF_SEL_burst_bin_nofilter_5to7      = 0x00000092,\nTD_PERF_SEL_burst_bin_nofilter_8to16     = 0x00000093,\nTD_PERF_SEL_burst_bin_nofilter_gt16      = 0x00000094,\nTD_PERF_SEL_burst_bin_bvh4_1             = 0x00000095,\nTD_PERF_SEL_burst_bin_bvh4_2to8          = 0x00000096,\nTD_PERF_SEL_burst_bin_bvh4_9to16         = 0x00000097,\nTD_PERF_SEL_burst_bin_bvh4_gt16          = 0x00000098,\nTD_PERF_SEL_burst_bin_bvh4_box_nodes_1   = 0x00000099,\nTD_PERF_SEL_burst_bin_bvh4_box_nodes_2to4 = 0x0000009a,\nTD_PERF_SEL_burst_bin_bvh4_box_nodes_5to7 = 0x0000009b,\nTD_PERF_SEL_burst_bin_bvh4_box_nodes_8to16 = 0x0000009c,\nTD_PERF_SEL_burst_bin_bvh4_box_nodes_gt16 = 0x0000009d,\nTD_PERF_SEL_burst_bin_bvh4_tri_nodes_1   = 0x0000009e,\nTD_PERF_SEL_burst_bin_bvh4_tri_nodes_2to8 = 0x0000009f,\nTD_PERF_SEL_burst_bin_bvh4_tri_nodes_9to16 = 0x000000a0,\nTD_PERF_SEL_burst_bin_bvh4_tri_nodes_gt16 = 0x000000a1,\nTD_PERF_SEL_burst_bin_bvh4_dropped_nodes_1 = 0x000000a2,\nTD_PERF_SEL_burst_bin_bvh4_dropped_nodes_2to8 = 0x000000a3,\nTD_PERF_SEL_burst_bin_bvh4_dropped_nodes_9to16 = 0x000000a4,\nTD_PERF_SEL_burst_bin_bvh4_dropped_nodes_gt16 = 0x000000a5,\nTD_PERF_SEL_burst_bin_bvh4_invalid_nodes_1 = 0x000000a6,\nTD_PERF_SEL_burst_bin_bvh4_invalid_nodes_2to8 = 0x000000a7,\nTD_PERF_SEL_burst_bin_bvh4_invalid_nodes_9to16 = 0x000000a8,\nTD_PERF_SEL_burst_bin_bvh4_invalid_nodes_gt16 = 0x000000a9,\nTD_PERF_SEL_bubble_bin_ta_waiting_for_tc_data_0 = 0x000000aa,\nTD_PERF_SEL_bubble_bin_ta_waiting_for_tc_data_1 = 0x000000ab,\nTD_PERF_SEL_bubble_bin_ta_waiting_for_tc_data_2to31 = 0x000000ac,\nTD_PERF_SEL_bubble_bin_ta_waiting_for_tc_data_32to127 = 0x000000ad,\nTD_PERF_SEL_bubble_bin_ta_waiting_for_tc_data_128to511 = 0x000000ae,\nTD_PERF_SEL_bubble_bin_ta_waiting_for_tc_data_gt511 = 0x000000af,\nTD_PERF_SEL_bubble_bin_lds_stall_1to3    = 0x000000b0,\nTD_PERF_SEL_bubble_bin_lds_stall_4to7    = 0x000000b1,\nTD_PERF_SEL_bubble_bin_lds_stall_8to15   = 0x000000b2,\nTD_PERF_SEL_bubble_bin_lds_stall_gt15    = 0x000000b3,\nTD_PERF_SEL_preempting_nofilter_max_cnt  = 0x000000b4,\nTD_PERF_SEL_sampler_lerp0_active         = 0x000000b5,\nTD_PERF_SEL_sampler_lerp1_active         = 0x000000b6,\nTD_PERF_SEL_sampler_lerp2_active         = 0x000000b7,\nTD_PERF_SEL_sampler_lerp3_active         = 0x000000b8,\nTD_PERF_SEL_nofilter_total_num_comps_to_lds = 0x000000b9,\nTD_PERF_SEL_nofilter_byte_cycling_4cycles = 0x000000ba,\nTD_PERF_SEL_nofilter_byte_cycling_8cycles = 0x000000bb,\nTD_PERF_SEL_nofilter_byte_cycling_16cycles = 0x000000bc,\nTD_PERF_SEL_nofilter_dword_cycling_2cycles = 0x000000bd,\nTD_PERF_SEL_nofilter_dword_cycling_4cycles = 0x000000be,\nTD_PERF_SEL_input_bp_due_to_done_scoreboard_full = 0x000000bf,\nTD_PERF_SEL_ray_tracing_bvh4_instr_invld_thread_cnt = 0x000000c0,\n} TD_PERFCOUNT_SEL;\n\n \n\n \n\ntypedef enum GL2A_PERF_SEL {\nGL2A_PERF_SEL_NONE                       = 0x00000000,\nGL2A_PERF_SEL_CYCLE                      = 0x00000001,\nGL2A_PERF_SEL_BUSY                       = 0x00000002,\nGL2A_PERF_SEL_REQ_GL2C0                  = 0x00000003,\nGL2A_PERF_SEL_REQ_GL2C1                  = 0x00000004,\nGL2A_PERF_SEL_REQ_GL2C2                  = 0x00000005,\nGL2A_PERF_SEL_REQ_GL2C3                  = 0x00000006,\nGL2A_PERF_SEL_REQ_GL2C4                  = 0x00000007,\nGL2A_PERF_SEL_REQ_GL2C5                  = 0x00000008,\nGL2A_PERF_SEL_REQ_GL2C6                  = 0x00000009,\nGL2A_PERF_SEL_REQ_GL2C7                  = 0x0000000a,\nGL2A_PERF_SEL_REQ_HI_PRIO_GL2C0          = 0x0000000b,\nGL2A_PERF_SEL_REQ_HI_PRIO_GL2C1          = 0x0000000c,\nGL2A_PERF_SEL_REQ_HI_PRIO_GL2C2          = 0x0000000d,\nGL2A_PERF_SEL_REQ_HI_PRIO_GL2C3          = 0x0000000e,\nGL2A_PERF_SEL_REQ_HI_PRIO_GL2C4          = 0x0000000f,\nGL2A_PERF_SEL_REQ_HI_PRIO_GL2C5          = 0x00000010,\nGL2A_PERF_SEL_REQ_HI_PRIO_GL2C6          = 0x00000011,\nGL2A_PERF_SEL_REQ_HI_PRIO_GL2C7          = 0x00000012,\nGL2A_PERF_SEL_REQ_BURST_GL2C0            = 0x00000013,\nGL2A_PERF_SEL_REQ_BURST_GL2C1            = 0x00000014,\nGL2A_PERF_SEL_REQ_BURST_GL2C2            = 0x00000015,\nGL2A_PERF_SEL_REQ_BURST_GL2C3            = 0x00000016,\nGL2A_PERF_SEL_REQ_BURST_GL2C4            = 0x00000017,\nGL2A_PERF_SEL_REQ_BURST_GL2C5            = 0x00000018,\nGL2A_PERF_SEL_REQ_BURST_GL2C6            = 0x00000019,\nGL2A_PERF_SEL_REQ_BURST_GL2C7            = 0x0000001a,\nGL2A_PERF_SEL_REQ_STALL_GL2C0            = 0x0000001b,\nGL2A_PERF_SEL_REQ_STALL_GL2C1            = 0x0000001c,\nGL2A_PERF_SEL_REQ_STALL_GL2C2            = 0x0000001d,\nGL2A_PERF_SEL_REQ_STALL_GL2C3            = 0x0000001e,\nGL2A_PERF_SEL_REQ_STALL_GL2C4            = 0x0000001f,\nGL2A_PERF_SEL_REQ_STALL_GL2C5            = 0x00000020,\nGL2A_PERF_SEL_REQ_STALL_GL2C6            = 0x00000021,\nGL2A_PERF_SEL_REQ_STALL_GL2C7            = 0x00000022,\nGL2A_PERF_SEL_RTN_STALL_GL2C0            = 0x00000023,\nGL2A_PERF_SEL_RTN_STALL_GL2C1            = 0x00000024,\nGL2A_PERF_SEL_RTN_STALL_GL2C2            = 0x00000025,\nGL2A_PERF_SEL_RTN_STALL_GL2C3            = 0x00000026,\nGL2A_PERF_SEL_RTN_STALL_GL2C4            = 0x00000027,\nGL2A_PERF_SEL_RTN_STALL_GL2C5            = 0x00000028,\nGL2A_PERF_SEL_RTN_STALL_GL2C6            = 0x00000029,\nGL2A_PERF_SEL_RTN_STALL_GL2C7            = 0x0000002a,\nGL2A_PERF_SEL_RTN_CLIENT0                = 0x0000002b,\nGL2A_PERF_SEL_RTN_CLIENT1                = 0x0000002c,\nGL2A_PERF_SEL_RTN_CLIENT2                = 0x0000002d,\nGL2A_PERF_SEL_RTN_CLIENT3                = 0x0000002e,\nGL2A_PERF_SEL_RTN_CLIENT4                = 0x0000002f,\nGL2A_PERF_SEL_RTN_CLIENT5                = 0x00000030,\nGL2A_PERF_SEL_RTN_CLIENT6                = 0x00000031,\nGL2A_PERF_SEL_RTN_CLIENT7                = 0x00000032,\nGL2A_PERF_SEL_RTN_CLIENT8                = 0x00000033,\nGL2A_PERF_SEL_RTN_CLIENT9                = 0x00000034,\nGL2A_PERF_SEL_RTN_CLIENT10               = 0x00000035,\nGL2A_PERF_SEL_RTN_CLIENT11               = 0x00000036,\nGL2A_PERF_SEL_RTN_CLIENT12               = 0x00000037,\nGL2A_PERF_SEL_RTN_CLIENT13               = 0x00000038,\nGL2A_PERF_SEL_RTN_CLIENT14               = 0x00000039,\nGL2A_PERF_SEL_RTN_CLIENT15               = 0x0000003a,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT0  = 0x0000003b,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT1  = 0x0000003c,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT2  = 0x0000003d,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT3  = 0x0000003e,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT4  = 0x0000003f,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT5  = 0x00000040,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT6  = 0x00000041,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT7  = 0x00000042,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT8  = 0x00000043,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT9  = 0x00000044,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT10 = 0x00000045,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT11 = 0x00000046,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT12 = 0x00000047,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT13 = 0x00000048,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT14 = 0x00000049,\nGL2A_PERF_SEL_RTN_ARB_COLLISION_CLIENT15 = 0x0000004a,\nGL2A_PERF_SEL_REQ_BURST_CLIENT0          = 0x0000004b,\nGL2A_PERF_SEL_REQ_BURST_CLIENT1          = 0x0000004c,\nGL2A_PERF_SEL_REQ_BURST_CLIENT2          = 0x0000004d,\nGL2A_PERF_SEL_REQ_BURST_CLIENT3          = 0x0000004e,\nGL2A_PERF_SEL_REQ_BURST_CLIENT4          = 0x0000004f,\nGL2A_PERF_SEL_REQ_BURST_CLIENT5          = 0x00000050,\nGL2A_PERF_SEL_REQ_BURST_CLIENT6          = 0x00000051,\nGL2A_PERF_SEL_REQ_BURST_CLIENT7          = 0x00000052,\nGL2A_PERF_SEL_REQ_BURST_CLIENT8          = 0x00000053,\nGL2A_PERF_SEL_REQ_BURST_CLIENT9          = 0x00000054,\nGL2A_PERF_SEL_REQ_BURST_CLIENT10         = 0x00000055,\nGL2A_PERF_SEL_REQ_BURST_CLIENT11         = 0x00000056,\nGL2A_PERF_SEL_REQ_BURST_CLIENT12         = 0x00000057,\nGL2A_PERF_SEL_REQ_BURST_CLIENT13         = 0x00000058,\nGL2A_PERF_SEL_REQ_BURST_CLIENT14         = 0x00000059,\nGL2A_PERF_SEL_REQ_BURST_CLIENT15         = 0x0000005a,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT0   = 0x0000005b,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT1   = 0x0000005c,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT2   = 0x0000005d,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT3   = 0x0000005e,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT4   = 0x0000005f,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT5   = 0x00000060,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT6   = 0x00000061,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT7   = 0x00000062,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT8   = 0x00000063,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT9   = 0x00000064,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT10  = 0x00000065,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT11  = 0x00000067,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT12  = 0x00000068,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT13  = 0x00000069,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT14  = 0x0000006a,\nGL2A_PERF_SEL_RTN_CREDIT_STALL_CLIENT15  = 0x0000006b,\n} GL2A_PERF_SEL;\n\n \n\ntypedef enum GL2C_PERF_SEL {\nGL2C_PERF_SEL_NONE                       = 0x00000000,\nGL2C_PERF_SEL_CYCLE                      = 0x00000001,\nGL2C_PERF_SEL_BUSY                       = 0x00000002,\nGL2C_PERF_SEL_REQ                        = 0x00000003,\nGL2C_PERF_SEL_VOL_REQ                    = 0x00000004,\nGL2C_PERF_SEL_HIGH_PRIORITY_REQ          = 0x00000005,\nGL2C_PERF_SEL_READ                       = 0x00000006,\nGL2C_PERF_SEL_WRITE                      = 0x00000007,\nGL2C_PERF_SEL_ATOMIC                     = 0x00000008,\nGL2C_PERF_SEL_NOP_ACK                    = 0x00000009,\nGL2C_PERF_SEL_NOP_RTN0                   = 0x0000000a,\nGL2C_PERF_SEL_PROBE                      = 0x0000000b,\nGL2C_PERF_SEL_PROBE_ALL                  = 0x0000000c,\nGL2C_PERF_SEL_INTERNAL_PROBE             = 0x0000000d,\nGL2C_PERF_SEL_COMPRESSED_READ_REQ        = 0x0000000e,\nGL2C_PERF_SEL_METADATA_READ_REQ          = 0x0000000f,\nGL2C_PERF_SEL_CLIENT0_REQ                = 0x00000010,\nGL2C_PERF_SEL_CLIENT1_REQ                = 0x00000011,\nGL2C_PERF_SEL_CLIENT2_REQ                = 0x00000012,\nGL2C_PERF_SEL_CLIENT3_REQ                = 0x00000013,\nGL2C_PERF_SEL_CLIENT4_REQ                = 0x00000014,\nGL2C_PERF_SEL_CLIENT5_REQ                = 0x00000015,\nGL2C_PERF_SEL_CLIENT6_REQ                = 0x00000016,\nGL2C_PERF_SEL_CLIENT7_REQ                = 0x00000017,\nGL2C_PERF_SEL_CLIENT8_REQ                = 0x00000018,\nGL2C_PERF_SEL_CLIENT9_REQ                = 0x00000019,\nGL2C_PERF_SEL_CLIENT10_REQ               = 0x0000001a,\nGL2C_PERF_SEL_CLIENT11_REQ               = 0x0000001b,\nGL2C_PERF_SEL_CLIENT12_REQ               = 0x0000001c,\nGL2C_PERF_SEL_CLIENT13_REQ               = 0x0000001d,\nGL2C_PERF_SEL_CLIENT14_REQ               = 0x0000001e,\nGL2C_PERF_SEL_CLIENT15_REQ               = 0x0000001f,\nGL2C_PERF_SEL_C_RW_S_REQ                 = 0x00000020,\nGL2C_PERF_SEL_C_RW_US_REQ                = 0x00000021,\nGL2C_PERF_SEL_C_RO_S_REQ                 = 0x00000022,\nGL2C_PERF_SEL_C_RO_US_REQ                = 0x00000023,\nGL2C_PERF_SEL_UC_REQ                     = 0x00000024,\nGL2C_PERF_SEL_LRU_REQ                    = 0x00000025,\nGL2C_PERF_SEL_STREAM_REQ                 = 0x00000026,\nGL2C_PERF_SEL_BYPASS_REQ                 = 0x00000027,\nGL2C_PERF_SEL_NOA_REQ                    = 0x00000028,\nGL2C_PERF_SEL_SHARED_REQ                 = 0x00000029,\nGL2C_PERF_SEL_HIT                        = 0x0000002a,\nGL2C_PERF_SEL_MISS                       = 0x0000002b,\nGL2C_PERF_SEL_FULL_HIT                   = 0x0000002c,\nGL2C_PERF_SEL_PARTIAL_32B_HIT            = 0x0000002d,\nGL2C_PERF_SEL_PARTIAL_64B_HIT            = 0x0000002e,\nGL2C_PERF_SEL_PARTIAL_96B_HIT            = 0x0000002f,\nGL2C_PERF_SEL_DEWRITE_ALLOCATE_HIT       = 0x00000030,\nGL2C_PERF_SEL_FULLY_WRITTEN_HIT          = 0x00000031,\nGL2C_PERF_SEL_UNCACHED_WRITE             = 0x00000032,\nGL2C_PERF_SEL_WRITEBACK                  = 0x00000033,\nGL2C_PERF_SEL_NORMAL_WRITEBACK           = 0x00000034,\nGL2C_PERF_SEL_EVICT                      = 0x00000035,\nGL2C_PERF_SEL_NORMAL_EVICT               = 0x00000036,\nGL2C_PERF_SEL_PROBE_EVICT                = 0x00000037,\nGL2C_PERF_SEL_REQ_TO_MISS_QUEUE          = 0x00000038,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT0   = 0x00000039,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT1   = 0x0000003a,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT2   = 0x0000003b,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT3   = 0x0000003c,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT4   = 0x0000003d,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT5   = 0x0000003e,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT6   = 0x0000003f,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT7   = 0x00000040,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT8   = 0x00000041,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT9   = 0x00000042,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT10  = 0x00000043,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT11  = 0x00000044,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT12  = 0x00000045,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT13  = 0x00000046,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT14  = 0x00000047,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT15  = 0x00000048,\nGL2C_PERF_SEL_READ_32_REQ                = 0x00000049,\nGL2C_PERF_SEL_READ_64_REQ                = 0x0000004a,\nGL2C_PERF_SEL_READ_128_REQ               = 0x0000004b,\nGL2C_PERF_SEL_WRITE_32_REQ               = 0x0000004c,\nGL2C_PERF_SEL_WRITE_64_REQ               = 0x0000004d,\nGL2C_PERF_SEL_COMPRESSED_READ_0_REQ      = 0x0000004e,\nGL2C_PERF_SEL_COMPRESSED_READ_32_REQ     = 0x0000004f,\nGL2C_PERF_SEL_COMPRESSED_READ_64_REQ     = 0x00000050,\nGL2C_PERF_SEL_COMPRESSED_READ_96_REQ     = 0x00000051,\nGL2C_PERF_SEL_COMPRESSED_READ_128_REQ    = 0x00000052,\nGL2C_PERF_SEL_MC_WRREQ                   = 0x00000053,\nGL2C_PERF_SEL_EA_WRREQ_SNOOP             = 0x00000054,\nGL2C_PERF_SEL_EA_WRREQ_64B               = 0x00000055,\nGL2C_PERF_SEL_EA_WRREQ_PROBE_COMMAND     = 0x00000056,\nGL2C_PERF_SEL_EA_WR_UNCACHED_32B         = 0x00000057,\nGL2C_PERF_SEL_MC_WRREQ_STALL             = 0x00000058,\nGL2C_PERF_SEL_EA_WRREQ_IO_CREDIT_STALL   = 0x00000059,\nGL2C_PERF_SEL_EA_WRREQ_GMI_CREDIT_STALL  = 0x0000005a,\nGL2C_PERF_SEL_EA_WRREQ_DRAM_CREDIT_STALL = 0x0000005b,\nGL2C_PERF_SEL_TOO_MANY_EA_WRREQS_STALL   = 0x0000005c,\nGL2C_PERF_SEL_MC_WRREQ_LEVEL             = 0x0000005d,\nGL2C_PERF_SEL_EA_ATOMIC                  = 0x0000005e,\nGL2C_PERF_SEL_EA_ATOMIC_LEVEL            = 0x0000005f,\nGL2C_PERF_SEL_MC_RDREQ                   = 0x00000060,\nGL2C_PERF_SEL_EA_RDREQ_SNOOP             = 0x00000061,\nGL2C_PERF_SEL_EA_RDREQ_SPLIT             = 0x00000062,\nGL2C_PERF_SEL_EA_RDREQ_32B               = 0x00000063,\nGL2C_PERF_SEL_EA_RDREQ_64B               = 0x00000064,\nGL2C_PERF_SEL_EA_RDREQ_96B               = 0x00000065,\nGL2C_PERF_SEL_EA_RDREQ_128B              = 0x00000066,\nGL2C_PERF_SEL_EA_RD_UNCACHED_32B         = 0x00000067,\nGL2C_PERF_SEL_EA_RD_MDC_32B              = 0x00000068,\nGL2C_PERF_SEL_EA_RD_COMPRESSED_32B       = 0x00000069,\nGL2C_PERF_SEL_EA_RDREQ_IO_CREDIT_STALL   = 0x0000006a,\nGL2C_PERF_SEL_EA_RDREQ_GMI_CREDIT_STALL  = 0x0000006b,\nGL2C_PERF_SEL_EA_RDREQ_DRAM_CREDIT_STALL = 0x0000006c,\nGL2C_PERF_SEL_MC_RDREQ_LEVEL             = 0x0000006d,\nGL2C_PERF_SEL_EA_RDREQ_DRAM              = 0x0000006e,\nGL2C_PERF_SEL_EA_WRREQ_DRAM              = 0x0000006f,\nGL2C_PERF_SEL_EA_RDREQ_DRAM_32B          = 0x00000070,\nGL2C_PERF_SEL_EA_WRREQ_DRAM_32B          = 0x00000071,\nGL2C_PERF_SEL_ONION_READ                 = 0x00000072,\nGL2C_PERF_SEL_ONION_WRITE                = 0x00000073,\nGL2C_PERF_SEL_IO_READ                    = 0x00000074,\nGL2C_PERF_SEL_IO_WRITE                   = 0x00000075,\nGL2C_PERF_SEL_GARLIC_READ                = 0x00000076,\nGL2C_PERF_SEL_GARLIC_WRITE               = 0x00000077,\nGL2C_PERF_SEL_EA_OUTSTANDING             = 0x00000078,\nGL2C_PERF_SEL_LATENCY_FIFO_FULL          = 0x00000079,\nGL2C_PERF_SEL_SRC_FIFO_FULL              = 0x0000007a,\nGL2C_PERF_SEL_TAG_STALL                  = 0x0000007b,\nGL2C_PERF_SEL_TAG_WRITEBACK_FIFO_FULL_STALL = 0x0000007c,\nGL2C_PERF_SEL_TAG_MISS_NOTHING_REPLACEABLE_STALL = 0x0000007d,\nGL2C_PERF_SEL_TAG_UNCACHED_WRITE_ATOMIC_FIFO_FULL_STALL = 0x0000007e,\nGL2C_PERF_SEL_TAG_NO_UNCACHED_WRITE_ATOMIC_ENTRIES_STALL = 0x0000007f,\nGL2C_PERF_SEL_TAG_PROBE_STALL            = 0x00000080,\nGL2C_PERF_SEL_TAG_PROBE_FILTER_STALL     = 0x00000081,\nGL2C_PERF_SEL_TAG_PROBE_FIFO_FULL_STALL  = 0x00000082,\nGL2C_PERF_SEL_TAG_READ_DST_STALL         = 0x00000083,\nGL2C_PERF_SEL_READ_RETURN_TIMEOUT        = 0x00000084,\nGL2C_PERF_SEL_WRITEBACK_READ_TIMEOUT     = 0x00000085,\nGL2C_PERF_SEL_READ_RETURN_FULL_BUBBLE    = 0x00000086,\nGL2C_PERF_SEL_BUBBLE                     = 0x00000087,\nGL2C_PERF_SEL_IB_REQ                     = 0x00000088,\nGL2C_PERF_SEL_IB_STALL                   = 0x00000089,\nGL2C_PERF_SEL_IB_TAG_STALL               = 0x0000008a,\nGL2C_PERF_SEL_IB_CM_STALL                = 0x0000008b,\nGL2C_PERF_SEL_RETURN_ACK                 = 0x0000008c,\nGL2C_PERF_SEL_RETURN_DATA                = 0x0000008d,\nGL2C_PERF_SEL_EA_RDRET_NACK              = 0x0000008e,\nGL2C_PERF_SEL_EA_WRRET_NACK              = 0x0000008f,\nGL2C_PERF_SEL_GL2A_LEVEL                 = 0x00000090,\nGL2C_PERF_SEL_PROBE_FILTER_DISABLE_TRANSITION = 0x00000091,\nGL2C_PERF_SEL_PROBE_FILTER_DISABLED      = 0x00000092,\nGL2C_PERF_SEL_ALL_TC_OP_WB_OR_INV_START  = 0x00000093,\nGL2C_PERF_SEL_ALL_TC_OP_WB_OR_INV_VOL_START = 0x00000094,\nGL2C_PERF_SEL_GCR_INV                    = 0x00000095,\nGL2C_PERF_SEL_GCR_WB                     = 0x00000096,\nGL2C_PERF_SEL_GCR_DISCARD                = 0x00000097,\nGL2C_PERF_SEL_GCR_RANGE                  = 0x00000098,\nGL2C_PERF_SEL_GCR_ALL                    = 0x00000099,\nGL2C_PERF_SEL_GCR_VOL                    = 0x0000009a,\nGL2C_PERF_SEL_GCR_UNSHARED               = 0x0000009b,\nGL2C_PERF_SEL_GCR_MDC_INV                = 0x0000009c,\nGL2C_PERF_SEL_GCR_GL2_INV_ALL            = 0x0000009d,\nGL2C_PERF_SEL_GCR_GL2_WB_ALL             = 0x0000009e,\nGL2C_PERF_SEL_GCR_MDC_INV_ALL            = 0x0000009f,\nGL2C_PERF_SEL_GCR_GL2_INV_RANGE          = 0x000000a0,\nGL2C_PERF_SEL_GCR_GL2_WB_RANGE           = 0x000000a1,\nGL2C_PERF_SEL_GCR_GL2_WB_INV_RANGE       = 0x000000a2,\nGL2C_PERF_SEL_GCR_MDC_INV_RANGE          = 0x000000a3,\nGL2C_PERF_SEL_ALL_GCR_INV_EVICT          = 0x000000a4,\nGL2C_PERF_SEL_ALL_GCR_INV_VOL_EVICT      = 0x000000a5,\nGL2C_PERF_SEL_ALL_GCR_WB_OR_INV_CYCLE    = 0x000000a6,\nGL2C_PERF_SEL_ALL_GCR_WB_OR_INV_VOL_CYCLE = 0x000000a7,\nGL2C_PERF_SEL_ALL_GCR_WB_WRITEBACK       = 0x000000a8,\nGL2C_PERF_SEL_GCR_INVL2_VOL_CYCLE        = 0x000000a9,\nGL2C_PERF_SEL_GCR_INVL2_VOL_EVICT        = 0x000000aa,\nGL2C_PERF_SEL_GCR_INVL2_VOL_START        = 0x000000ab,\nGL2C_PERF_SEL_GCR_WBL2_VOL_CYCLE         = 0x000000ac,\nGL2C_PERF_SEL_GCR_WBL2_VOL_START         = 0x000000ad,\nGL2C_PERF_SEL_GCR_WBINVL2_CYCLE          = 0x000000ae,\nGL2C_PERF_SEL_GCR_WBINVL2_EVICT          = 0x000000af,\nGL2C_PERF_SEL_GCR_WBINVL2_START          = 0x000000b0,\nGL2C_PERF_SEL_MDC_INV_METADATA           = 0x000000b1,\nGL2C_PERF_SEL_MDC_REQ                    = 0x000000b2,\nGL2C_PERF_SEL_MDC_LEVEL                  = 0x000000b3,\nGL2C_PERF_SEL_MDC_TAG_HIT                = 0x000000b4,\nGL2C_PERF_SEL_MDC_SECTOR_HIT             = 0x000000b5,\nGL2C_PERF_SEL_MDC_SECTOR_MISS            = 0x000000b6,\nGL2C_PERF_SEL_MDC_TAG_STALL              = 0x000000b7,\nGL2C_PERF_SEL_MDC_TAG_REPLACEMENT_LINE_IN_USE_STALL = 0x000000b8,\nGL2C_PERF_SEL_MDC_TAG_DESECTORIZATION_FIFO_FULL_STALL = 0x000000b9,\nGL2C_PERF_SEL_MDC_TAG_WAITING_FOR_INVALIDATE_COMPLETION_STALL = 0x000000ba,\nGL2C_PERF_SEL_CM_CHANNEL0_REQ            = 0x000000bb,\nGL2C_PERF_SEL_CM_CHANNEL1_REQ            = 0x000000bc,\nGL2C_PERF_SEL_CM_CHANNEL2_REQ            = 0x000000bd,\nGL2C_PERF_SEL_CM_CHANNEL3_REQ            = 0x000000be,\nGL2C_PERF_SEL_CM_CHANNEL4_REQ            = 0x000000bf,\nGL2C_PERF_SEL_CM_CHANNEL5_REQ            = 0x000000c0,\nGL2C_PERF_SEL_CM_CHANNEL6_REQ            = 0x000000c1,\nGL2C_PERF_SEL_CM_CHANNEL7_REQ            = 0x000000c2,\nGL2C_PERF_SEL_CM_CHANNEL8_REQ            = 0x000000c3,\nGL2C_PERF_SEL_CM_CHANNEL9_REQ            = 0x000000c4,\nGL2C_PERF_SEL_CM_CHANNEL10_REQ           = 0x000000c5,\nGL2C_PERF_SEL_CM_CHANNEL11_REQ           = 0x000000c6,\nGL2C_PERF_SEL_CM_CHANNEL12_REQ           = 0x000000c7,\nGL2C_PERF_SEL_CM_CHANNEL13_REQ           = 0x000000c8,\nGL2C_PERF_SEL_CM_CHANNEL14_REQ           = 0x000000c9,\nGL2C_PERF_SEL_CM_CHANNEL15_REQ           = 0x000000ca,\nGL2C_PERF_SEL_CM_CHANNEL16_REQ           = 0x000000cb,\nGL2C_PERF_SEL_CM_CHANNEL17_REQ           = 0x000000cc,\nGL2C_PERF_SEL_CM_CHANNEL18_REQ           = 0x000000cd,\nGL2C_PERF_SEL_CM_CHANNEL19_REQ           = 0x000000ce,\nGL2C_PERF_SEL_CM_CHANNEL20_REQ           = 0x000000cf,\nGL2C_PERF_SEL_CM_CHANNEL21_REQ           = 0x000000d0,\nGL2C_PERF_SEL_CM_CHANNEL22_REQ           = 0x000000d1,\nGL2C_PERF_SEL_CM_CHANNEL23_REQ           = 0x000000d2,\nGL2C_PERF_SEL_CM_CHANNEL24_REQ           = 0x000000d3,\nGL2C_PERF_SEL_CM_CHANNEL25_REQ           = 0x000000d4,\nGL2C_PERF_SEL_CM_CHANNEL26_REQ           = 0x000000d5,\nGL2C_PERF_SEL_CM_CHANNEL27_REQ           = 0x000000d6,\nGL2C_PERF_SEL_CM_CHANNEL28_REQ           = 0x000000d7,\nGL2C_PERF_SEL_CM_CHANNEL29_REQ           = 0x000000d8,\nGL2C_PERF_SEL_CM_CHANNEL30_REQ           = 0x000000d9,\nGL2C_PERF_SEL_CM_CHANNEL31_REQ           = 0x000000da,\nGL2C_PERF_SEL_CM_COMP_ATOMIC_COLOR_REQ   = 0x000000db,\nGL2C_PERF_SEL_CM_COMP_ATOMIC_DEPTH16_REQ = 0x000000dc,\nGL2C_PERF_SEL_CM_COMP_ATOMIC_DEPTH32_REQ = 0x000000dd,\nGL2C_PERF_SEL_CM_COMP_ATOMIC_STENCIL_REQ = 0x000000de,\nGL2C_PERF_SEL_CM_COMP_WRITE_COLOR_REQ    = 0x000000df,\nGL2C_PERF_SEL_CM_COMP_WRITE_DEPTH16_REQ  = 0x000000e0,\nGL2C_PERF_SEL_CM_COMP_WRITE_DEPTH32_REQ  = 0x000000e1,\nGL2C_PERF_SEL_CM_COMP_WRITE_STENCIL_REQ  = 0x000000e2,\nGL2C_PERF_SEL_CM_COMP_READ_REQ           = 0x000000e3,\nGL2C_PERF_SEL_CM_READ_BACK_REQ           = 0x000000e4,\nGL2C_PERF_SEL_CM_METADATA_WR_REQ         = 0x000000e5,\nGL2C_PERF_SEL_CM_WR_ACK_REQ              = 0x000000e6,\nGL2C_PERF_SEL_CM_NO_ACK_REQ              = 0x000000e7,\nGL2C_PERF_SEL_CM_NOOP_REQ                = 0x000000e8,\nGL2C_PERF_SEL_CM_COMP_COLOR_EN_REQ       = 0x000000e9,\nGL2C_PERF_SEL_CM_COMP_COLOR_DIS_REQ      = 0x000000ea,\nGL2C_PERF_SEL_CM_COMP_STENCIL_REQ        = 0x000000eb,\nGL2C_PERF_SEL_CM_COMP_DEPTH16_REQ        = 0x000000ec,\nGL2C_PERF_SEL_CM_COMP_DEPTH32_REQ        = 0x000000ed,\nGL2C_PERF_SEL_CM_COMP_RB_SKIP_REQ        = 0x000000ee,\nGL2C_PERF_SEL_CM_COLOR_32B_WR_REQ        = 0x000000ef,\nGL2C_PERF_SEL_CM_COLOR_64B_WR_REQ        = 0x000000f0,\nGL2C_PERF_SEL_CM_FULL_WRITE_REQ          = 0x000000f1,\nGL2C_PERF_SEL_CM_RVF_FULL                = 0x000000f2,\nGL2C_PERF_SEL_CM_SDR_FULL                = 0x000000f3,\nGL2C_PERF_SEL_CM_MERGE_BUF_FULL          = 0x000000f4,\nGL2C_PERF_SEL_CM_DCC_STALL               = 0x000000f5,\nGL2C_PERF_SEL_CM_DCC_IN_XFC              = 0x000000f6,\nGL2C_PERF_SEL_CM_DCC_OUT_XFC             = 0x000000f7,\nGL2C_PERF_SEL_CM_DCC_OUT_1x1             = 0x000000f8,\nGL2C_PERF_SEL_CM_DCC_OUT_1x2             = 0x000000f9,\nGL2C_PERF_SEL_CM_DCC_OUT_2x1             = 0x000000fa,\nGL2C_PERF_SEL_CM_DCC_OUT_2x2             = 0x000000fb,\nGL2C_PERF_SEL_CM_DCC_OUT_UNCOMP          = 0x000000fc,\nGL2C_PERF_SEL_CM_DCC_OUT_CONST           = 0x000000fd,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT16  = 0x000000fe,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT17  = 0x000000ff,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT18  = 0x00000100,\nGL2C_PERF_SEL_HIT_PASS_MISS_IN_CLIENT19  = 0x00000101,\n} GL2C_PERF_SEL;\n\n \n\n \n\ntypedef enum GRBM_PERF_SEL {\nGRBM_PERF_SEL_COUNT                      = 0x00000000,\nGRBM_PERF_SEL_USER_DEFINED               = 0x00000001,\nGRBM_PERF_SEL_GUI_ACTIVE                 = 0x00000002,\nGRBM_PERF_SEL_CP_BUSY                    = 0x00000003,\nGRBM_PERF_SEL_CP_COHER_BUSY              = 0x00000004,\nGRBM_PERF_SEL_CP_DMA_BUSY                = 0x00000005,\nGRBM_PERF_SEL_CB_BUSY                    = 0x00000006,\nGRBM_PERF_SEL_DB_BUSY                    = 0x00000007,\nGRBM_PERF_SEL_PA_BUSY                    = 0x00000008,\nGRBM_PERF_SEL_SC_BUSY                    = 0x00000009,\nGRBM_PERF_SEL_SPI_BUSY                   = 0x0000000b,\nGRBM_PERF_SEL_SX_BUSY                    = 0x0000000c,\nGRBM_PERF_SEL_TA_BUSY                    = 0x0000000d,\nGRBM_PERF_SEL_CB_CLEAN                   = 0x0000000e,\nGRBM_PERF_SEL_DB_CLEAN                   = 0x0000000f,\nGRBM_PERF_SEL_GDS_BUSY                   = 0x00000019,\nGRBM_PERF_SEL_BCI_BUSY                   = 0x0000001a,\nGRBM_PERF_SEL_RLC_BUSY                   = 0x0000001b,\nGRBM_PERF_SEL_TCP_BUSY                   = 0x0000001c,\nGRBM_PERF_SEL_CPG_BUSY                   = 0x0000001d,\nGRBM_PERF_SEL_CPC_BUSY                   = 0x0000001e,\nGRBM_PERF_SEL_CPF_BUSY                   = 0x0000001f,\nGRBM_PERF_SEL_GE_BUSY                    = 0x00000020,\nGRBM_PERF_SEL_GE_NO_DMA_BUSY             = 0x00000021,\nGRBM_PERF_SEL_UTCL2_BUSY                 = 0x00000022,\nGRBM_PERF_SEL_EA_BUSY                    = 0x00000023,\nGRBM_PERF_SEL_RMI_BUSY                   = 0x00000024,\nGRBM_PERF_SEL_CPAXI_BUSY                 = 0x00000025,\nGRBM_PERF_SEL_UTCL1_BUSY                 = 0x00000027,\nGRBM_PERF_SEL_GL2CC_BUSY                 = 0x00000028,\nGRBM_PERF_SEL_SDMA_BUSY                  = 0x00000029,\nGRBM_PERF_SEL_CH_BUSY                    = 0x0000002a,\nGRBM_PERF_SEL_PH_BUSY                    = 0x0000002b,\nGRBM_PERF_SEL_PMM_BUSY                   = 0x0000002c,\nGRBM_PERF_SEL_GUS_BUSY                   = 0x0000002d,\nGRBM_PERF_SEL_GL1CC_BUSY                 = 0x0000002e,\nGRBM_PERF_SEL_ANY_ACTIVE_F_BUSY          = 0x0000002f,\nGRBM_PERF_SEL_GL1H_BUSY                  = 0x00000030,\nGRBM_PERF_SEL_PC_BUSY                    = 0x00000031,\n} GRBM_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE0_PERF_SEL {\nGRBM_SE0_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE0_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE0_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE0_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE0_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE0_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE0_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE0_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE0_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE0_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE0_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE0_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE0_PERF_SEL_RMI_BUSY               = 0x0000000f,\nGRBM_SE0_PERF_SEL_UTCL1_BUSY             = 0x00000010,\nGRBM_SE0_PERF_SEL_TCP_BUSY               = 0x00000011,\nGRBM_SE0_PERF_SEL_GL1CC_BUSY             = 0x00000012,\nGRBM_SE0_PERF_SEL_GL1H_BUSY              = 0x00000013,\nGRBM_SE0_PERF_SEL_PC_BUSY                = 0x00000014,\n} GRBM_SE0_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE1_PERF_SEL {\nGRBM_SE1_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE1_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE1_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE1_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE1_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE1_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE1_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE1_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE1_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE1_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE1_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE1_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE1_PERF_SEL_RMI_BUSY               = 0x0000000f,\nGRBM_SE1_PERF_SEL_UTCL1_BUSY             = 0x00000010,\nGRBM_SE1_PERF_SEL_TCP_BUSY               = 0x00000011,\nGRBM_SE1_PERF_SEL_GL1CC_BUSY             = 0x00000012,\nGRBM_SE1_PERF_SEL_GL1H_BUSY              = 0x00000013,\nGRBM_SE1_PERF_SEL_PC_BUSY                = 0x00000014,\n} GRBM_SE1_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE2_PERF_SEL {\nGRBM_SE2_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE2_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE2_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE2_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE2_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE2_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE2_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE2_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE2_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE2_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE2_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE2_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE2_PERF_SEL_RMI_BUSY               = 0x0000000f,\nGRBM_SE2_PERF_SEL_UTCL1_BUSY             = 0x00000010,\nGRBM_SE2_PERF_SEL_TCP_BUSY               = 0x00000011,\nGRBM_SE2_PERF_SEL_GL1CC_BUSY             = 0x00000012,\nGRBM_SE2_PERF_SEL_GL1H_BUSY              = 0x00000013,\nGRBM_SE2_PERF_SEL_PC_BUSY                = 0x00000014,\n} GRBM_SE2_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE3_PERF_SEL {\nGRBM_SE3_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE3_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE3_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE3_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE3_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE3_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE3_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE3_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE3_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE3_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE3_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE3_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE3_PERF_SEL_RMI_BUSY               = 0x0000000f,\nGRBM_SE3_PERF_SEL_UTCL1_BUSY             = 0x00000010,\nGRBM_SE3_PERF_SEL_TCP_BUSY               = 0x00000011,\nGRBM_SE3_PERF_SEL_GL1CC_BUSY             = 0x00000012,\nGRBM_SE3_PERF_SEL_GL1H_BUSY              = 0x00000013,\nGRBM_SE3_PERF_SEL_PC_BUSY                = 0x00000014,\n} GRBM_SE3_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE4_PERF_SEL {\nGRBM_SE4_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE4_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE4_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE4_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE4_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE4_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE4_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE4_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE4_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE4_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE4_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE4_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE4_PERF_SEL_RMI_BUSY               = 0x0000000f,\nGRBM_SE4_PERF_SEL_UTCL1_BUSY             = 0x00000010,\nGRBM_SE4_PERF_SEL_TCP_BUSY               = 0x00000011,\nGRBM_SE4_PERF_SEL_GL1CC_BUSY             = 0x00000012,\nGRBM_SE4_PERF_SEL_GL1H_BUSY              = 0x00000013,\nGRBM_SE4_PERF_SEL_PC_BUSY                = 0x00000014,\n} GRBM_SE4_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE5_PERF_SEL {\nGRBM_SE5_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE5_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE5_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE5_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE5_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE5_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE5_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE5_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE5_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE5_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE5_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE5_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE5_PERF_SEL_RMI_BUSY               = 0x0000000f,\nGRBM_SE5_PERF_SEL_UTCL1_BUSY             = 0x00000010,\nGRBM_SE5_PERF_SEL_TCP_BUSY               = 0x00000011,\nGRBM_SE5_PERF_SEL_GL1CC_BUSY             = 0x00000012,\nGRBM_SE5_PERF_SEL_GL1H_BUSY              = 0x00000013,\nGRBM_SE5_PERF_SEL_PC_BUSY                = 0x00000014,\n} GRBM_SE5_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE6_PERF_SEL {\nGRBM_SE6_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE6_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE6_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE6_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE6_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE6_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE6_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE6_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE6_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE6_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE6_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE6_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE6_PERF_SEL_RMI_BUSY               = 0x0000000f,\nGRBM_SE6_PERF_SEL_UTCL1_BUSY             = 0x00000010,\nGRBM_SE6_PERF_SEL_TCP_BUSY               = 0x00000011,\nGRBM_SE6_PERF_SEL_GL1CC_BUSY             = 0x00000012,\nGRBM_SE6_PERF_SEL_GL1H_BUSY              = 0x00000013,\nGRBM_SE6_PERF_SEL_PC_BUSY                = 0x00000014,\n} GRBM_SE6_PERF_SEL;\n\n \n\ntypedef enum GRBM_SE7_PERF_SEL {\nGRBM_SE7_PERF_SEL_COUNT                  = 0x00000000,\nGRBM_SE7_PERF_SEL_USER_DEFINED           = 0x00000001,\nGRBM_SE7_PERF_SEL_CB_BUSY                = 0x00000002,\nGRBM_SE7_PERF_SEL_DB_BUSY                = 0x00000003,\nGRBM_SE7_PERF_SEL_SC_BUSY                = 0x00000004,\nGRBM_SE7_PERF_SEL_SPI_BUSY               = 0x00000006,\nGRBM_SE7_PERF_SEL_SX_BUSY                = 0x00000007,\nGRBM_SE7_PERF_SEL_TA_BUSY                = 0x00000008,\nGRBM_SE7_PERF_SEL_CB_CLEAN               = 0x00000009,\nGRBM_SE7_PERF_SEL_DB_CLEAN               = 0x0000000a,\nGRBM_SE7_PERF_SEL_PA_BUSY                = 0x0000000c,\nGRBM_SE7_PERF_SEL_BCI_BUSY               = 0x0000000e,\nGRBM_SE7_PERF_SEL_RMI_BUSY               = 0x0000000f,\nGRBM_SE7_PERF_SEL_UTCL1_BUSY             = 0x00000010,\nGRBM_SE7_PERF_SEL_TCP_BUSY               = 0x00000011,\nGRBM_SE7_PERF_SEL_GL1CC_BUSY             = 0x00000012,\nGRBM_SE7_PERF_SEL_GL1H_BUSY              = 0x00000013,\nGRBM_SE7_PERF_SEL_PC_BUSY                = 0x00000014,\n} GRBM_SE7_PERF_SEL;\n\n \n\ntypedef enum PIPE_COMPAT_LEVEL {\nGEN_ZERO                                 = 0x00000000,\nGEN_ONE                                  = 0x00000001,\nGEN_TWO                                  = 0x00000002,\nGEN_RESERVED                             = 0x00000003,\n} PIPE_COMPAT_LEVEL;\n\n \n\n \n\ntypedef enum CPC_LATENCY_STATS_SEL {\nCPC_LATENCY_STATS_SEL_XACK_MAX           = 0x00000000,\nCPC_LATENCY_STATS_SEL_XACK_MIN           = 0x00000001,\nCPC_LATENCY_STATS_SEL_XACK_LAST          = 0x00000002,\nCPC_LATENCY_STATS_SEL_XNACK_MAX          = 0x00000003,\nCPC_LATENCY_STATS_SEL_XNACK_MIN          = 0x00000004,\nCPC_LATENCY_STATS_SEL_XNACK_LAST         = 0x00000005,\nCPC_LATENCY_STATS_SEL_INVAL_MAX          = 0x00000006,\nCPC_LATENCY_STATS_SEL_INVAL_MIN          = 0x00000007,\nCPC_LATENCY_STATS_SEL_INVAL_LAST         = 0x00000008,\n} CPC_LATENCY_STATS_SEL;\n\n \n\ntypedef enum CPC_PERFCOUNT_SEL {\nCPC_PERF_SEL_ALWAYS_COUNT                = 0x00000000,\nCPC_PERF_SEL_RCIU_STALL_WAIT_ON_FREE     = 0x00000001,\nCPC_PERF_SEL_RCIU_STALL_PRIV_VIOLATION   = 0x00000002,\nCPC_PERF_SEL_TCIU_STALL_WAIT_ON_FREE     = 0x00000005,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_RCIU_READY = 0x00000006,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_RCIU_READY_PERF = 0x00000007,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_RCIU_READ = 0x00000008,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_GUS_READ  = 0x00000009,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_GUS_WRITE = 0x0000000a,\nCPC_PERF_SEL_ME1_STALL_ON_DATA_FROM_ROQ  = 0x0000000b,\nCPC_PERF_SEL_ME1_STALL_ON_DATA_FROM_ROQ_PERF = 0x0000000c,\nCPC_PERF_SEL_ME1_BUSY_FOR_PACKET_DECODE  = 0x0000000d,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_RCIU_READY = 0x0000000e,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_RCIU_READY_PERF = 0x0000000f,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_RCIU_READ = 0x00000010,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_GUS_READ  = 0x00000011,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_GUS_WRITE = 0x00000012,\nCPC_PERF_SEL_ME2_STALL_ON_DATA_FROM_ROQ  = 0x00000013,\nCPC_PERF_SEL_ME2_STALL_ON_DATA_FROM_ROQ_PERF = 0x00000014,\nCPC_PERF_SEL_ME2_BUSY_FOR_PACKET_DECODE  = 0x00000015,\nCPC_PERF_SEL_UTCL2IU_STALL_WAIT_ON_FREE  = 0x00000016,\nCPC_PERF_SEL_UTCL2IU_STALL_WAIT_ON_TAGS  = 0x00000017,\nCPC_PERF_SEL_UTCL1_STALL_ON_TRANSLATION  = 0x00000018,\nCPC_PERF_SEL_CPC_STAT_BUSY               = 0x00000019,\nCPC_PERF_SEL_CPC_STAT_IDLE               = 0x0000001a,\nCPC_PERF_SEL_CPC_STAT_STALL              = 0x0000001b,\nCPC_PERF_SEL_CPC_TCIU_BUSY               = 0x0000001c,\nCPC_PERF_SEL_CPC_TCIU_IDLE               = 0x0000001d,\nCPC_PERF_SEL_CPC_UTCL2IU_BUSY            = 0x0000001e,\nCPC_PERF_SEL_CPC_UTCL2IU_IDLE            = 0x0000001f,\nCPC_PERF_SEL_CPC_UTCL2IU_STALL           = 0x00000020,\nCPC_PERF_SEL_ME1_DC0_SPI_BUSY            = 0x00000021,\nCPC_PERF_SEL_ME2_DC1_SPI_BUSY            = 0x00000022,\nCPC_PERF_SEL_CPC_GCRIU_BUSY              = 0x00000023,\nCPC_PERF_SEL_CPC_GCRIU_IDLE              = 0x00000024,\nCPC_PERF_SEL_CPC_GCRIU_STALL             = 0x00000025,\nCPC_PERF_SEL_GCRIU_STALL_WAIT_ON_FREE    = 0x00000026,\nCPC_PERF_SEL_ME1_STALL_WAIT_ON_TCIU_READ = 0x00000027,\nCPC_PERF_SEL_ME2_STALL_WAIT_ON_TCIU_READ = 0x00000028,\nCPC_PERF_SEL_CPC_UTCL2IU_XACK            = 0x00000029,\nCPC_PERF_SEL_CPC_UTCL2IU_XNACK           = 0x0000002a,\nCPC_PERF_SEL_MEC_INSTR_CACHE_HIT         = 0x0000002b,\nCPC_PERF_SEL_MEC_INSTR_CACHE_MISS        = 0x0000002c,\nCPC_PERF_SEL_MES_THREAD0                 = 0x0000002d,\nCPC_PERF_SEL_MES_THREAD1                 = 0x0000002e,\n} CPC_PERFCOUNT_SEL;\n\n \n\ntypedef enum CPF_LATENCY_STATS_SEL {\nCPF_LATENCY_STATS_SEL_XACK_MAX           = 0x00000000,\nCPF_LATENCY_STATS_SEL_XACK_MIN           = 0x00000001,\nCPF_LATENCY_STATS_SEL_XACK_LAST          = 0x00000002,\nCPF_LATENCY_STATS_SEL_XNACK_MAX          = 0x00000003,\nCPF_LATENCY_STATS_SEL_XNACK_MIN          = 0x00000004,\nCPF_LATENCY_STATS_SEL_XNACK_LAST         = 0x00000005,\nCPF_LATENCY_STATS_SEL_READ_MAX           = 0x00000006,\nCPF_LATENCY_STATS_SEL_READ_MIN           = 0x00000007,\nCPF_LATENCY_STATS_SEL_READ_LAST          = 0x00000008,\nCPF_LATENCY_STATS_SEL_INVAL_MAX          = 0x00000009,\nCPF_LATENCY_STATS_SEL_INVAL_MIN          = 0x0000000a,\nCPF_LATENCY_STATS_SEL_INVAL_LAST         = 0x0000000b,\n} CPF_LATENCY_STATS_SEL;\n\n \n\ntypedef enum CPF_PERFCOUNTWINDOW_SEL {\nCPF_PERFWINDOW_SEL_CSF                   = 0x00000000,\nCPF_PERFWINDOW_SEL_HQD1                  = 0x00000001,\nCPF_PERFWINDOW_SEL_HQD2                  = 0x00000002,\nCPF_PERFWINDOW_SEL_RDMA                  = 0x00000003,\nCPF_PERFWINDOW_SEL_RWPP                  = 0x00000004,\n} CPF_PERFCOUNTWINDOW_SEL;\n\n \n\ntypedef enum CPF_PERFCOUNT_SEL {\nCPF_PERF_SEL_ALWAYS_COUNT                = 0x00000000,\nCPF_PERF_SEL_TCIU_STALLED_WAITING_ON_FREE = 0x00000002,\nCPF_PERF_SEL_TCIU_STALLED_WAITING_ON_TAGS = 0x00000003,\nCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_RING  = 0x00000004,\nCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_IB1   = 0x00000005,\nCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_IB2   = 0x00000006,\nCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_STATE = 0x00000007,\nCPF_PERF_SEL_CSF_STATE_FIFO_NOT_RTR      = 0x0000000a,\nCPF_PERF_SEL_CSF_FETCHING_CMD_BUFFERS    = 0x0000000b,\nCPF_PERF_SEL_GRBM_DWORDS_SENT            = 0x0000000c,\nCPF_PERF_SEL_DYNAMIC_CLOCK_VALID         = 0x0000000d,\nCPF_PERF_SEL_REGISTER_CLOCK_VALID        = 0x0000000e,\nCPF_PERF_SEL_GUS_WRITE_REQUEST_SENT      = 0x0000000f,\nCPF_PERF_SEL_GUS_READ_REQUEST_SENT       = 0x00000010,\nCPF_PERF_SEL_UTCL2IU_STALL_WAIT_ON_FREE  = 0x00000011,\nCPF_PERF_SEL_UTCL2IU_STALL_WAIT_ON_TAGS  = 0x00000012,\nCPF_PERF_SEL_GFX_UTCL1_STALL_ON_TRANSLATION = 0x00000013,\nCPF_PERF_SEL_CMP_UTCL1_STALL_ON_TRANSLATION = 0x00000014,\nCPF_PERF_SEL_RCIU_STALL_WAIT_ON_FREE     = 0x00000015,\nCPF_PERF_SEL_TCIU_WRITE_REQUEST_SENT     = 0x00000016,\nCPF_PERF_SEL_TCIU_READ_REQUEST_SENT      = 0x00000017,\nCPF_PERF_SEL_CPF_STAT_BUSY               = 0x00000018,\nCPF_PERF_SEL_CPF_STAT_IDLE               = 0x00000019,\nCPF_PERF_SEL_CPF_STAT_STALL              = 0x0000001a,\nCPF_PERF_SEL_CPF_TCIU_BUSY               = 0x0000001b,\nCPF_PERF_SEL_CPF_TCIU_IDLE               = 0x0000001c,\nCPF_PERF_SEL_CPF_TCIU_STALL              = 0x0000001d,\nCPF_PERF_SEL_CPF_UTCL2IU_BUSY            = 0x0000001e,\nCPF_PERF_SEL_CPF_UTCL2IU_IDLE            = 0x0000001f,\nCPF_PERF_SEL_CPF_UTCL2IU_STALL           = 0x00000020,\nCPF_PERF_SEL_CPF_GCRIU_BUSY              = 0x00000021,\nCPF_PERF_SEL_CPF_GCRIU_IDLE              = 0x00000022,\nCPF_PERF_SEL_CPF_GCRIU_STALL             = 0x00000023,\nCPF_PERF_SEL_GCRIU_STALL_WAIT_ON_FREE    = 0x00000024,\nCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_DB    = 0x00000025,\nCPF_PERF_SEL_CPF_UTCL2IU_XACK            = 0x00000026,\nCPF_PERF_SEL_CPF_UTCL2IU_XNACK           = 0x00000027,\nCPF_PERF_SEL_CP_SDMA_MNGR_DMA_REQ        = 0x00000028,\nCPF_PERF_SEL_CP_SDMA_MNGR_DMA_DONE       = 0x00000029,\nCPF_PERF_SEL_CP_SDMA_MNGR_LATENCY        = 0x0000002a,\nCPF_PERF_SEL_CP_SDMA_MNGR_SDMABUSY       = 0x0000002b,\n} CPF_PERFCOUNT_SEL;\n\n \n\ntypedef enum CPF_SCRATCH_REG_ATOMIC_OP {\nCPF_SCRATCH_REG_ATOMIC_ADD               = 0x00000000,\nCPF_SCRATCH_REG_ATOMIC_SUB               = 0x00000001,\nCPF_SCRATCH_REG_ATOMIC_OR                = 0x00000002,\nCPF_SCRATCH_REG_ATOMIC_AND               = 0x00000003,\nCPF_SCRATCH_REG_ATOMIC_NOT               = 0x00000004,\nCPF_SCRATCH_REG_ATOMIC_MIN               = 0x00000005,\nCPF_SCRATCH_REG_ATOMIC_MAX               = 0x00000006,\nCPF_SCRATCH_REG_ATOMIC_CMPSWAP           = 0x00000007,\n} CPF_SCRATCH_REG_ATOMIC_OP;\n\n \n\ntypedef enum CPG_LATENCY_STATS_SEL {\nCPG_LATENCY_STATS_SEL_XACK_MAX           = 0x00000000,\nCPG_LATENCY_STATS_SEL_XACK_MIN           = 0x00000001,\nCPG_LATENCY_STATS_SEL_XACK_LAST          = 0x00000002,\nCPG_LATENCY_STATS_SEL_XNACK_MAX          = 0x00000003,\nCPG_LATENCY_STATS_SEL_XNACK_MIN          = 0x00000004,\nCPG_LATENCY_STATS_SEL_XNACK_LAST         = 0x00000005,\nCPG_LATENCY_STATS_SEL_WRITE_MAX          = 0x00000006,\nCPG_LATENCY_STATS_SEL_WRITE_MIN          = 0x00000007,\nCPG_LATENCY_STATS_SEL_WRITE_LAST         = 0x00000008,\nCPG_LATENCY_STATS_SEL_READ_MAX           = 0x00000009,\nCPG_LATENCY_STATS_SEL_READ_MIN           = 0x0000000a,\nCPG_LATENCY_STATS_SEL_READ_LAST          = 0x0000000b,\nCPG_LATENCY_STATS_SEL_ATOMIC_MAX         = 0x0000000c,\nCPG_LATENCY_STATS_SEL_ATOMIC_MIN         = 0x0000000d,\nCPG_LATENCY_STATS_SEL_ATOMIC_LAST        = 0x0000000e,\nCPG_LATENCY_STATS_SEL_INVAL_MAX          = 0x0000000f,\nCPG_LATENCY_STATS_SEL_INVAL_MIN          = 0x00000010,\nCPG_LATENCY_STATS_SEL_INVAL_LAST         = 0x00000011,\n} CPG_LATENCY_STATS_SEL;\n\n \n\ntypedef enum CPG_PERFCOUNTWINDOW_SEL {\nCPG_PERFWINDOW_SEL_PFP                   = 0x00000000,\nCPG_PERFWINDOW_SEL_ME                    = 0x00000001,\nCPG_PERFWINDOW_SEL_CE                    = 0x00000002,\nCPG_PERFWINDOW_SEL_MES                   = 0x00000003,\nCPG_PERFWINDOW_SEL_MEC1                  = 0x00000004,\nCPG_PERFWINDOW_SEL_MEC2                  = 0x00000005,\nCPG_PERFWINDOW_SEL_DFY                   = 0x00000006,\nCPG_PERFWINDOW_SEL_DMA                   = 0x00000007,\nCPG_PERFWINDOW_SEL_SHADOW                = 0x00000008,\nCPG_PERFWINDOW_SEL_RB                    = 0x00000009,\nCPG_PERFWINDOW_SEL_CEDMA                 = 0x0000000a,\nCPG_PERFWINDOW_SEL_PRT_HDR_RPTR          = 0x0000000b,\nCPG_PERFWINDOW_SEL_PRT_SMP_RPTR          = 0x0000000c,\nCPG_PERFWINDOW_SEL_PQ1                   = 0x0000000d,\nCPG_PERFWINDOW_SEL_PQ2                   = 0x0000000e,\nCPG_PERFWINDOW_SEL_PQ3                   = 0x0000000f,\nCPG_PERFWINDOW_SEL_MEMWR                 = 0x00000010,\nCPG_PERFWINDOW_SEL_MEMRD                 = 0x00000011,\nCPG_PERFWINDOW_SEL_VGT0                  = 0x00000012,\nCPG_PERFWINDOW_SEL_VGT1                  = 0x00000013,\nCPG_PERFWINDOW_SEL_APPEND                = 0x00000014,\nCPG_PERFWINDOW_SEL_QURD                  = 0x00000015,\nCPG_PERFWINDOW_SEL_DDID                  = 0x00000016,\nCPG_PERFWINDOW_SEL_SR                    = 0x00000017,\nCPG_PERFWINDOW_SEL_QU_EOP                = 0x00000018,\nCPG_PERFWINDOW_SEL_QU_STRM               = 0x00000019,\nCPG_PERFWINDOW_SEL_QU_PIPE               = 0x0000001a,\nCPG_PERFWINDOW_SEL_RESERVED1             = 0x0000001b,\nCPG_PERFWINDOW_SEL_CPC_IC                = 0x0000001c,\nCPG_PERFWINDOW_SEL_RESERVED2             = 0x0000001d,\nCPG_PERFWINDOW_SEL_CPG_IC                = 0x0000001e,\n} CPG_PERFCOUNTWINDOW_SEL;\n\n \n\ntypedef enum CPG_PERFCOUNT_SEL {\nCPG_PERF_SEL_ALWAYS_COUNT                = 0x00000000,\nCPG_PERF_SEL_RBIU_FIFO_FULL              = 0x00000001,\nCPG_PERF_SEL_CP_GRBM_DWORDS_SENT         = 0x00000004,\nCPG_PERF_SEL_ME_PARSER_BUSY              = 0x00000005,\nCPG_PERF_SEL_COUNT_TYPE0_PACKETS         = 0x00000006,\nCPG_PERF_SEL_COUNT_TYPE3_PACKETS         = 0x00000007,\nCPG_PERF_SEL_CP_GRBM_OUT_OF_CREDITS      = 0x00000009,\nCPG_PERF_SEL_CP_PFP_GRBM_OUT_OF_CREDITS  = 0x0000000a,\nCPG_PERF_SEL_CP_GDS_GRBM_OUT_OF_CREDITS  = 0x0000000b,\nCPG_PERF_SEL_RCIU_STALLED_ON_ME_READ     = 0x0000000c,\nCPG_PERF_SEL_RCIU_STALLED_ON_DMA_READ    = 0x0000000d,\nCPG_PERF_SEL_SSU_STALLED_ON_ACTIVE_CNTX  = 0x0000000e,\nCPG_PERF_SEL_SSU_STALLED_ON_CLEAN_SIGNALS = 0x0000000f,\nCPG_PERF_SEL_QU_STALLED_ON_EOP_DONE_PULSE = 0x00000010,\nCPG_PERF_SEL_QU_STALLED_ON_EOP_DONE_WR_CONFIRM = 0x00000011,\nCPG_PERF_SEL_PFP_STALLED_ON_CSF_READY    = 0x00000012,\nCPG_PERF_SEL_PFP_STALLED_ON_MEQ_READY    = 0x00000013,\nCPG_PERF_SEL_PFP_STALLED_ON_RCIU_READY   = 0x00000014,\nCPG_PERF_SEL_PFP_STALLED_FOR_DATA_FROM_ROQ = 0x00000015,\nCPG_PERF_SEL_ME_STALLED_FOR_DATA_FROM_PFP = 0x00000016,\nCPG_PERF_SEL_ME_STALLED_FOR_DATA_FROM_STQ = 0x00000017,\nCPG_PERF_SEL_ME_STALLED_ON_NO_AVAIL_GFX_CNTX = 0x00000018,\nCPG_PERF_SEL_ME_STALLED_WRITING_TO_RCIU  = 0x00000019,\nCPG_PERF_SEL_ME_STALLED_WRITING_CONSTANTS = 0x0000001a,\nCPG_PERF_SEL_ME_STALLED_ON_PARTIAL_FLUSH = 0x0000001b,\nCPG_PERF_SEL_ME_WAIT_ON_CE_COUNTER       = 0x0000001c,\nCPG_PERF_SEL_ME_WAIT_ON_AVAIL_BUFFER     = 0x0000001d,\nCPG_PERF_SEL_LOAD_STALLED_ON_SET_COHERENCY = 0x0000001f,\nCPG_PERF_SEL_DYNAMIC_CLK_VALID           = 0x00000020,\nCPG_PERF_SEL_REGISTER_CLK_VALID          = 0x00000021,\nCPG_PERF_SEL_GUS_WRITE_REQUEST_SENT      = 0x00000022,\nCPG_PERF_SEL_GUS_READ_REQUEST_SENT       = 0x00000023,\nCPG_PERF_SEL_CE_STALL_RAM_DUMP           = 0x00000024,\nCPG_PERF_SEL_CE_STALL_RAM_WRITE          = 0x00000025,\nCPG_PERF_SEL_CE_STALL_ON_INC_FIFO        = 0x00000026,\nCPG_PERF_SEL_CE_STALL_ON_WR_RAM_FIFO     = 0x00000027,\nCPG_PERF_SEL_CE_STALL_ON_DATA_FROM_ROQ   = 0x00000029,\nCPG_PERF_SEL_CE_STALL_ON_CE_BUFFER_FLAG  = 0x0000002a,\nCPG_PERF_SEL_CE_STALL_ON_DE_COUNTER      = 0x0000002b,\nCPG_PERF_SEL_TCIU_STALL_WAIT_ON_FREE     = 0x0000002c,\nCPG_PERF_SEL_TCIU_STALL_WAIT_ON_TAGS     = 0x0000002d,\nCPG_PERF_SEL_UTCL2IU_STALL_WAIT_ON_FREE  = 0x0000002e,\nCPG_PERF_SEL_UTCL2IU_STALL_WAIT_ON_TAGS  = 0x0000002f,\nCPG_PERF_SEL_UTCL1_STALL_ON_TRANSLATION  = 0x00000030,\nCPG_PERF_SEL_TCIU_WRITE_REQUEST_SENT     = 0x00000031,\nCPG_PERF_SEL_TCIU_READ_REQUEST_SENT      = 0x00000032,\nCPG_PERF_SEL_CPG_STAT_BUSY               = 0x00000033,\nCPG_PERF_SEL_CPG_STAT_IDLE               = 0x00000034,\nCPG_PERF_SEL_CPG_STAT_STALL              = 0x00000035,\nCPG_PERF_SEL_CPG_TCIU_BUSY               = 0x00000036,\nCPG_PERF_SEL_CPG_TCIU_IDLE               = 0x00000037,\nCPG_PERF_SEL_CPG_TCIU_STALL              = 0x00000038,\nCPG_PERF_SEL_CPG_UTCL2IU_BUSY            = 0x00000039,\nCPG_PERF_SEL_CPG_UTCL2IU_IDLE            = 0x0000003a,\nCPG_PERF_SEL_CPG_UTCL2IU_STALL           = 0x0000003b,\nCPG_PERF_SEL_CPG_GCRIU_BUSY              = 0x0000003c,\nCPG_PERF_SEL_CPG_GCRIU_IDLE              = 0x0000003d,\nCPG_PERF_SEL_CPG_GCRIU_STALL             = 0x0000003e,\nCPG_PERF_SEL_GCRIU_STALL_WAIT_ON_FREE    = 0x0000003f,\nCPG_PERF_SEL_ALL_GFX_PIPES_BUSY          = 0x00000040,\nCPG_PERF_SEL_CPG_UTCL2IU_XACK            = 0x00000041,\nCPG_PERF_SEL_CPG_UTCL2IU_XNACK           = 0x00000042,\nCPG_PERF_SEL_PFP_STALLED_ON_MEQ_DDID_READY = 0x00000043,\nCPG_PERF_SEL_PFP_INSTR_CACHE_HIT         = 0x00000044,\nCPG_PERF_SEL_PFP_INSTR_CACHE_MISS        = 0x00000045,\nCPG_PERF_SEL_CE_INSTR_CACHE_HIT          = 0x00000046,\nCPG_PERF_SEL_CE_INSTR_CACHE_MISS         = 0x00000047,\nCPG_PERF_SEL_ME_INSTR_CACHE_HIT          = 0x00000048,\nCPG_PERF_SEL_ME_INSTR_CACHE_MISS         = 0x00000049,\nCPG_PERF_SEL_PFP_PACKET_FILTER_HIT_IB1   = 0x0000004a,\nCPG_PERF_SEL_PFP_PACKET_FILTER_MISS_IB1  = 0x0000004b,\nCPG_PERF_SEL_PFP_PACKET_FILTER_HIT_IB2   = 0x0000004c,\nCPG_PERF_SEL_PFP_PACKET_FILTER_MISS_IB2  = 0x0000004d,\nCPG_PERF_SEL_DMA_BUSY                    = 0x0000004e,\nCPG_PERF_SEL_DMA_STARVED                 = 0x0000004f,\nCPG_PERF_SEL_DMA_STALLED                 = 0x00000050,\nCPG_PERF_SEL_DMA_FETCHER_STALLED_ON_ROQ_FULL = 0x00000051,\nCPG_PERF_SEL_PFP_PWS_STALLED0            = 0x00000052,\nCPG_PERF_SEL_ME_PWS_STALLED0             = 0x00000053,\nCPG_PERF_SEL_PFP_PWS_STALLED1            = 0x00000054,\nCPG_PERF_SEL_ME_PWS_STALLED1             = 0x00000055,\n} CPG_PERFCOUNT_SEL;\n\n \n\ntypedef enum CP_ALPHA_TAG_RAM_SEL {\nCPG_TAG_RAM                              = 0x00000000,\nCPC_TAG_RAM                              = 0x00000001,\nCPF_TAG_RAM                              = 0x00000002,\nRSV_TAG_RAM                              = 0x00000003,\n} CP_ALPHA_TAG_RAM_SEL;\n\n \n\ntypedef enum CP_DDID_CNTL_MODE {\nSTALL                                    = 0x00000000,\nOVERRUN                                  = 0x00000001,\n} CP_DDID_CNTL_MODE;\n\n \n\ntypedef enum CP_DDID_CNTL_SIZE {\nSIZE_8K                                  = 0x00000000,\nSIZE_16K                                 = 0x00000001,\n} CP_DDID_CNTL_SIZE;\n\n \n\ntypedef enum CP_DDID_CNTL_VMID_SEL {\nDDID_VMID_PIPE                           = 0x00000000,\nDDID_VMID_CNTL                           = 0x00000001,\n} CP_DDID_CNTL_VMID_SEL;\n\n \n\ntypedef enum CP_ME_ID {\nME_ID0                                   = 0x00000000,\nME_ID1                                   = 0x00000001,\nME_ID2                                   = 0x00000002,\nME_ID3                                   = 0x00000003,\n} CP_ME_ID;\n\n \n\ntypedef enum CP_PERFMON_ENABLE_MODE {\nCP_PERFMON_ENABLE_MODE_ALWAYS_COUNT      = 0x00000000,\nCP_PERFMON_ENABLE_MODE_RESERVED_1        = 0x00000001,\nCP_PERFMON_ENABLE_MODE_COUNT_CONTEXT_TRUE = 0x00000002,\nCP_PERFMON_ENABLE_MODE_COUNT_CONTEXT_FALSE = 0x00000003,\n} CP_PERFMON_ENABLE_MODE;\n\n \n\ntypedef enum CP_PERFMON_STATE {\nCP_PERFMON_STATE_DISABLE_AND_RESET       = 0x00000000,\nCP_PERFMON_STATE_START_COUNTING          = 0x00000001,\nCP_PERFMON_STATE_STOP_COUNTING           = 0x00000002,\nCP_PERFMON_STATE_RESERVED_3              = 0x00000003,\nCP_PERFMON_STATE_DISABLE_AND_RESET_PHANTOM = 0x00000004,\nCP_PERFMON_STATE_COUNT_AND_DUMP_PHANTOM  = 0x00000005,\n} CP_PERFMON_STATE;\n\n \n\ntypedef enum CP_PIPE_ID {\nPIPE_ID0                                 = 0x00000000,\nPIPE_ID1                                 = 0x00000001,\nPIPE_ID2                                 = 0x00000002,\nPIPE_ID3                                 = 0x00000003,\n} CP_PIPE_ID;\n\n \n\ntypedef enum CP_RING_ID {\nRINGID0                                  = 0x00000000,\nRINGID1                                  = 0x00000001,\nRINGID2                                  = 0x00000002,\nRINGID3                                  = 0x00000003,\n} CP_RING_ID;\n\n \n\ntypedef enum SPM_PERFMON_STATE {\nSTRM_PERFMON_STATE_DISABLE_AND_RESET     = 0x00000000,\nSTRM_PERFMON_STATE_START_COUNTING        = 0x00000001,\nSTRM_PERFMON_STATE_STOP_COUNTING         = 0x00000002,\nSTRM_PERFMON_STATE_RESERVED_3            = 0x00000003,\nSTRM_PERFMON_STATE_DISABLE_AND_RESET_PHANTOM = 0x00000004,\nSTRM_PERFMON_STATE_COUNT_AND_DUMP_PHANTOM = 0x00000005,\n} SPM_PERFMON_STATE;\n\n \n\n#define SEM_ECC_ERROR                  0x00000000\n#define SEM_TRANS_ERROR                0x00000001\n#define SEM_RESP_FAILED                0x00000002\n#define SEM_RESP_PASSED                0x00000003\n\n \n\n#define IQ_QUEUE_SLEEP                 0x00000000\n#define IQ_OFFLOAD_RETRY               0x00000001\n#define IQ_SCH_WAVE_MSG                0x00000002\n#define IQ_SEM_REARM                   0x00000003\n#define IQ_DEQUEUE_RETRY               0x00000004\n\n \n\n#define IQ_INTR_TYPE_PQ                0x00000000\n#define IQ_INTR_TYPE_IB                0x00000001\n#define IQ_INTR_TYPE_MQD               0x00000002\n\n \n\n#define VMID_SZ                        0x00000004\n\n \n\n#define SRCID_RLC                      0x00000000\n#define SRCID_RLCV                     0x00000006\n#define SRCID_SECURE_CP                0x00000007\n#define SRCID_NONSECURE_CP             0x00000001\n#define SRCID_SECURE_CP_RCIU           0x00000007\n#define SRCID_NONSECURE_CP_RCIU        0x00000001\n\n \n\n#define CONFIG_SPACE_START             0x00002000\n#define CONFIG_SPACE_END               0x00009fff\n\n \n\n#define CONFIG_SPACE1_START            0x00002000\n#define CONFIG_SPACE1_END              0x00002bff\n\n \n\n#define CONFIG_SPACE2_START            0x00003000\n#define CONFIG_SPACE2_END              0x00009fff\n\n \n\n#define UCONFIG_SPACE_START            0x0000c000\n#define UCONFIG_SPACE_END              0x0000ffff\n\n \n\n#define PERSISTENT_SPACE_START         0x00002c00\n#define PERSISTENT_SPACE_END           0x00002fff\n\n \n\n#define CONTEXT_SPACE_START            0x0000a000\n#define CONTEXT_SPACE_END              0x0000a3ff\n\n \n\n \n\ntypedef enum SX_BLEND_OPT {\nBLEND_OPT_PRESERVE_NONE_IGNORE_ALL       = 0x00000000,\nBLEND_OPT_PRESERVE_ALL_IGNORE_NONE       = 0x00000001,\nBLEND_OPT_PRESERVE_C1_IGNORE_C0          = 0x00000002,\nBLEND_OPT_PRESERVE_C0_IGNORE_C1          = 0x00000003,\nBLEND_OPT_PRESERVE_A1_IGNORE_A0          = 0x00000004,\nBLEND_OPT_PRESERVE_A0_IGNORE_A1          = 0x00000005,\nBLEND_OPT_PRESERVE_NONE_IGNORE_A0        = 0x00000006,\nBLEND_OPT_PRESERVE_NONE_IGNORE_NONE      = 0x00000007,\n} SX_BLEND_OPT;\n\n \n\ntypedef enum SX_DOWNCONVERT_FORMAT {\nSX_RT_EXPORT_NO_CONVERSION               = 0x00000000,\nSX_RT_EXPORT_32_R                        = 0x00000001,\nSX_RT_EXPORT_32_A                        = 0x00000002,\nSX_RT_EXPORT_10_11_11                    = 0x00000003,\nSX_RT_EXPORT_2_10_10_10                  = 0x00000004,\nSX_RT_EXPORT_8_8_8_8                     = 0x00000005,\nSX_RT_EXPORT_5_6_5                       = 0x00000006,\nSX_RT_EXPORT_1_5_5_5                     = 0x00000007,\nSX_RT_EXPORT_4_4_4_4                     = 0x00000008,\nSX_RT_EXPORT_16_16_GR                    = 0x00000009,\nSX_RT_EXPORT_16_16_AR                    = 0x0000000a,\nSX_RT_EXPORT_9_9_9_E5                    = 0x0000000b,\nSX_RT_EXPORT_2_10_10_10_7E3              = 0x0000000c,\nSX_RT_EXPORT_2_10_10_10_6E4              = 0x0000000d,\n} SX_DOWNCONVERT_FORMAT;\n\n \n\ntypedef enum SX_OPT_COMB_FCN {\nOPT_COMB_NONE                            = 0x00000000,\nOPT_COMB_ADD                             = 0x00000001,\nOPT_COMB_SUBTRACT                        = 0x00000002,\nOPT_COMB_MIN                             = 0x00000003,\nOPT_COMB_MAX                             = 0x00000004,\nOPT_COMB_REVSUBTRACT                     = 0x00000005,\nOPT_COMB_BLEND_DISABLED                  = 0x00000006,\nOPT_COMB_SAFE_ADD                        = 0x00000007,\n} SX_OPT_COMB_FCN;\n\n \n\ntypedef enum SX_PERFCOUNTER_VALS {\nSX_PERF_SEL_PA_IDLE_CYCLES               = 0x00000000,\nSX_PERF_SEL_PA_REQ                       = 0x00000001,\nSX_PERF_SEL_PA_POS                       = 0x00000002,\nSX_PERF_SEL_CLOCK                        = 0x00000003,\nSX_PERF_SEL_GATE_EN1                     = 0x00000004,\nSX_PERF_SEL_GATE_EN2                     = 0x00000005,\nSX_PERF_SEL_GATE_EN3                     = 0x00000006,\nSX_PERF_SEL_GATE_EN4                     = 0x00000007,\nSX_PERF_SEL_SH_POS_STARVE                = 0x00000008,\nSX_PERF_SEL_SH_COLOR_STARVE              = 0x00000009,\nSX_PERF_SEL_SH_POS_STALL                 = 0x0000000a,\nSX_PERF_SEL_SH_COLOR_STALL               = 0x0000000b,\nSX_PERF_SEL_DB0_PIXELS                   = 0x0000000c,\nSX_PERF_SEL_DB0_HALF_QUADS               = 0x0000000d,\nSX_PERF_SEL_DB0_PIXEL_STALL              = 0x0000000e,\nSX_PERF_SEL_DB0_PIXEL_IDLE               = 0x0000000f,\nSX_PERF_SEL_DB0_PRED_PIXELS              = 0x00000010,\nSX_PERF_SEL_DB1_PIXELS                   = 0x00000011,\nSX_PERF_SEL_DB1_HALF_QUADS               = 0x00000012,\nSX_PERF_SEL_DB1_PIXEL_STALL              = 0x00000013,\nSX_PERF_SEL_DB1_PIXEL_IDLE               = 0x00000014,\nSX_PERF_SEL_DB1_PRED_PIXELS              = 0x00000015,\nSX_PERF_SEL_DB2_PIXELS                   = 0x00000016,\nSX_PERF_SEL_DB2_HALF_QUADS               = 0x00000017,\nSX_PERF_SEL_DB2_PIXEL_STALL              = 0x00000018,\nSX_PERF_SEL_DB2_PIXEL_IDLE               = 0x00000019,\nSX_PERF_SEL_DB2_PRED_PIXELS              = 0x0000001a,\nSX_PERF_SEL_DB3_PIXELS                   = 0x0000001b,\nSX_PERF_SEL_DB3_HALF_QUADS               = 0x0000001c,\nSX_PERF_SEL_DB3_PIXEL_STALL              = 0x0000001d,\nSX_PERF_SEL_DB3_PIXEL_IDLE               = 0x0000001e,\nSX_PERF_SEL_DB3_PRED_PIXELS              = 0x0000001f,\nSX_PERF_SEL_COL_BUSY                     = 0x00000020,\nSX_PERF_SEL_POS_BUSY                     = 0x00000021,\nSX_PERF_SEL_DB0_MRT_BLEND_BYPASS         = 0x00000022,\nSX_PERF_SEL_DB0_MRT_DONT_RD_DEST         = 0x00000023,\nSX_PERF_SEL_DB0_MRT_DISCARD_SRC          = 0x00000024,\nSX_PERF_SEL_DB0_MRT_SINGLE_QUADS         = 0x00000025,\nSX_PERF_SEL_DB0_MRT_DOUBLE_QUADS         = 0x00000026,\nSX_PERF_SEL_DB1_MRT_BLEND_BYPASS         = 0x00000027,\nSX_PERF_SEL_DB1_MRT_DONT_RD_DEST         = 0x00000028,\nSX_PERF_SEL_DB1_MRT_DISCARD_SRC          = 0x00000029,\nSX_PERF_SEL_DB1_MRT_SINGLE_QUADS         = 0x0000002a,\nSX_PERF_SEL_DB1_MRT_DOUBLE_QUADS         = 0x0000002b,\nSX_PERF_SEL_DB2_MRT_BLEND_BYPASS         = 0x0000002c,\nSX_PERF_SEL_DB2_MRT_DONT_RD_DEST         = 0x0000002d,\nSX_PERF_SEL_DB2_MRT_DISCARD_SRC          = 0x0000002e,\nSX_PERF_SEL_DB2_MRT_SINGLE_QUADS         = 0x0000002f,\nSX_PERF_SEL_DB2_MRT_DOUBLE_QUADS         = 0x00000030,\nSX_PERF_SEL_DB3_MRT_BLEND_BYPASS         = 0x00000031,\nSX_PERF_SEL_DB3_MRT_DONT_RD_DEST         = 0x00000032,\nSX_PERF_SEL_DB3_MRT_DISCARD_SRC          = 0x00000033,\nSX_PERF_SEL_DB3_MRT_SINGLE_QUADS         = 0x00000034,\nSX_PERF_SEL_DB3_MRT_DOUBLE_QUADS         = 0x00000035,\nSX_PERF_SEL_PA_REQ_LATENCY               = 0x00000036,\nSX_PERF_SEL_POS_SCBD_STALL               = 0x00000037,\nSX_PERF_SEL_CLOCK_DROP_STALL             = 0x00000038,\nSX_PERF_SEL_GATE_EN5                     = 0x00000039,\nSX_PERF_SEL_GATE_EN6                     = 0x0000003a,\nSX_PERF_SEL_DB0_SIZE                     = 0x0000003b,\nSX_PERF_SEL_DB1_SIZE                     = 0x0000003c,\nSX_PERF_SEL_DB2_SIZE                     = 0x0000003d,\nSX_PERF_SEL_DB3_SIZE                     = 0x0000003e,\nSX_PERF_SEL_IDX_STALL_CYCLES             = 0x0000003f,\nSX_PERF_SEL_IDX_IDLE_CYCLES              = 0x00000040,\nSX_PERF_SEL_IDX_REQ                      = 0x00000041,\nSX_PERF_SEL_IDX_RET                      = 0x00000042,\nSX_PERF_SEL_IDX_REQ_LATENCY              = 0x00000043,\nSX_PERF_SEL_IDX_SCBD_STALL               = 0x00000044,\nSX_PERF_SEL_GATE_EN7                     = 0x00000045,\nSX_PERF_SEL_GATE_EN8                     = 0x00000046,\nSX_PERF_SEL_SH_IDX_STARVE                = 0x00000047,\nSX_PERF_SEL_IDX_BUSY                     = 0x00000048,\nSX_PERF_SEL_PA_POS_BANK_CONF             = 0x00000049,\nSX_PERF_SEL_DB0_END_OF_WAVE              = 0x0000004a,\nSX_PERF_SEL_DB0_4X2_DISCARD              = 0x0000004b,\nSX_PERF_SEL_DB1_END_OF_WAVE              = 0x0000004c,\nSX_PERF_SEL_DB1_4X2_DISCARD              = 0x0000004d,\nSX_PERF_SEL_DB2_END_OF_WAVE              = 0x0000004e,\nSX_PERF_SEL_DB2_4X2_DISCARD              = 0x0000004f,\nSX_PERF_SEL_DB3_END_OF_WAVE              = 0x00000050,\nSX_PERF_SEL_DB3_4X2_DISCARD              = 0x00000051,\n} SX_PERFCOUNTER_VALS;\n\n \n\n \n\ntypedef enum CompareFrag {\nFRAG_NEVER                               = 0x00000000,\nFRAG_LESS                                = 0x00000001,\nFRAG_EQUAL                               = 0x00000002,\nFRAG_LEQUAL                              = 0x00000003,\nFRAG_GREATER                             = 0x00000004,\nFRAG_NOTEQUAL                            = 0x00000005,\nFRAG_GEQUAL                              = 0x00000006,\nFRAG_ALWAYS                              = 0x00000007,\n} CompareFrag;\n\n \n\ntypedef enum ConservativeZExport {\nEXPORT_ANY_Z                             = 0x00000000,\nEXPORT_LESS_THAN_Z                       = 0x00000001,\nEXPORT_GREATER_THAN_Z                    = 0x00000002,\nEXPORT_RESERVED                          = 0x00000003,\n} ConservativeZExport;\n\n \n\ntypedef enum DFSMFlushEvents {\nDB_FLUSH_AND_INV_DB_DATA_TS              = 0x00000000,\nDB_FLUSH_AND_INV_DB_META                 = 0x00000001,\nDB_CACHE_FLUSH                           = 0x00000002,\nDB_CACHE_FLUSH_TS                        = 0x00000003,\nDB_CACHE_FLUSH_AND_INV_EVENT             = 0x00000004,\nDB_CACHE_FLUSH_AND_INV_TS_EVENT          = 0x00000005,\nDB_VPORT_CHANGED_EVENT                   = 0x00000006,\nDB_CONTEXT_DONE_EVENT                    = 0x00000007,\nDB_BREAK_BATCH_EVENT                     = 0x00000008,\nDB_INVOKE_CHANGE_EVENT                   = 0x00000009,\nDB_CONTEXT_SUSPEND_EVENT                 = 0x0000000a,\n} DFSMFlushEvents;\n\n \n\ntypedef enum DbMemArbWatermarks {\nTRANSFERRED_64_BYTES                     = 0x00000000,\nTRANSFERRED_128_BYTES                    = 0x00000001,\nTRANSFERRED_256_BYTES                    = 0x00000002,\nTRANSFERRED_512_BYTES                    = 0x00000003,\nTRANSFERRED_1024_BYTES                   = 0x00000004,\nTRANSFERRED_2048_BYTES                   = 0x00000005,\nTRANSFERRED_4096_BYTES                   = 0x00000006,\nTRANSFERRED_8192_BYTES                   = 0x00000007,\n} DbMemArbWatermarks;\n\n \n\ntypedef enum DbPRTFaultBehavior {\nFAULT_ZERO                               = 0x00000000,\nFAULT_ONE                                = 0x00000001,\nFAULT_FAIL                               = 0x00000002,\nFAULT_PASS                               = 0x00000003,\n} DbPRTFaultBehavior;\n\n \n\ntypedef enum DbPSLControl {\nPSLC_AUTO                                = 0x00000000,\nPSLC_ON_HANG_ONLY                        = 0x00000001,\nPSLC_ASAP                                = 0x00000002,\nPSLC_COUNTDOWN                           = 0x00000003,\n} DbPSLControl;\n\n \n\ntypedef enum ForceControl {\nFORCE_OFF                                = 0x00000000,\nFORCE_ENABLE                             = 0x00000001,\nFORCE_DISABLE                            = 0x00000002,\nFORCE_RESERVED                           = 0x00000003,\n} ForceControl;\n\n \n\ntypedef enum OreoMode {\nOMODE_BLEND                              = 0x00000000,\nOMODE_O_THEN_B                           = 0x00000001,\nOMODE_P_THEN_O_THEN_B                    = 0x00000002,\nOMODE_RESERVED_3                         = 0x00000003,\n} OreoMode;\n\n \n\ntypedef enum PerfCounter_Vals {\nDB_PERF_SEL_SC_DB_tile_sends             = 0x00000000,\nDB_PERF_SEL_SC_DB_tile_busy              = 0x00000001,\nDB_PERF_SEL_SC_DB_tile_stalls            = 0x00000002,\nDB_PERF_SEL_SC_DB_tile_events            = 0x00000003,\nDB_PERF_SEL_SC_DB_tile_tiles             = 0x00000004,\nDB_PERF_SEL_SC_DB_tile_covered           = 0x00000005,\nDB_PERF_SEL_hiz_tc_read_starved          = 0x00000006,\nDB_PERF_SEL_hiz_tc_write_stall           = 0x00000007,\nDB_PERF_SEL_hiz_tile_culled              = 0x00000008,\nDB_PERF_SEL_his_tile_culled              = 0x00000009,\nDB_PERF_SEL_DB_SC_tile_sends             = 0x0000000a,\nDB_PERF_SEL_DB_SC_tile_busy              = 0x0000000b,\nDB_PERF_SEL_DB_SC_tile_stalls            = 0x0000000c,\nDB_PERF_SEL_DB_SC_tile_df_stalls         = 0x0000000d,\nDB_PERF_SEL_DB_SC_tile_tiles             = 0x0000000e,\nDB_PERF_SEL_DB_SC_tile_culled            = 0x0000000f,\nDB_PERF_SEL_DB_SC_tile_hier_kill         = 0x00000010,\nDB_PERF_SEL_DB_SC_tile_fast_ops          = 0x00000011,\nDB_PERF_SEL_DB_SC_tile_no_ops            = 0x00000012,\nDB_PERF_SEL_DB_SC_tile_tile_rate         = 0x00000013,\nDB_PERF_SEL_DB_SC_tile_ssaa_kill         = 0x00000014,\nDB_PERF_SEL_DB_SC_tile_fast_z_ops        = 0x00000015,\nDB_PERF_SEL_DB_SC_tile_fast_stencil_ops  = 0x00000016,\nDB_PERF_SEL_SC_DB_quad_sends             = 0x00000017,\nDB_PERF_SEL_SC_DB_quad_busy              = 0x00000018,\nDB_PERF_SEL_SC_DB_quad_squads            = 0x00000019,\nDB_PERF_SEL_SC_DB_quad_tiles             = 0x0000001a,\nDB_PERF_SEL_SC_DB_quad_pixels            = 0x0000001b,\nDB_PERF_SEL_SC_DB_quad_killed_tiles      = 0x0000001c,\nDB_PERF_SEL_DB_SC_quad_sends             = 0x0000001d,\nDB_PERF_SEL_DB_SC_quad_busy              = 0x0000001e,\nDB_PERF_SEL_DB_SC_quad_stalls            = 0x0000001f,\nDB_PERF_SEL_DB_SC_quad_tiles             = 0x00000020,\nDB_PERF_SEL_DB_SC_quad_lit_quad          = 0x00000021,\nDB_PERF_SEL_DB_CB_tile_sends             = 0x00000022,\nDB_PERF_SEL_DB_CB_tile_busy              = 0x00000023,\nDB_PERF_SEL_DB_CB_tile_stalls            = 0x00000024,\nDB_PERF_SEL_SX_DB_quad_sends             = 0x00000025,\nDB_PERF_SEL_SX_DB_quad_busy              = 0x00000026,\nDB_PERF_SEL_SX_DB_quad_stalls            = 0x00000027,\nDB_PERF_SEL_SX_DB_quad_quads             = 0x00000028,\nDB_PERF_SEL_SX_DB_quad_pixels            = 0x00000029,\nDB_PERF_SEL_SX_DB_quad_exports           = 0x0000002a,\nDB_PERF_SEL_SH_quads_outstanding_sum     = 0x0000002b,\nDB_PERF_SEL_DB_CB_lquad_sends            = 0x0000002c,\nDB_PERF_SEL_DB_CB_lquad_busy             = 0x0000002d,\nDB_PERF_SEL_DB_CB_lquad_stalls           = 0x0000002e,\nDB_PERF_SEL_DB_CB_lquad_quads            = 0x0000002f,\nDB_PERF_SEL_tile_rd_sends                = 0x00000030,\nDB_PERF_SEL_mi_tile_rd_outstanding_sum   = 0x00000031,\nDB_PERF_SEL_quad_rd_sends                = 0x00000032,\nDB_PERF_SEL_quad_rd_busy                 = 0x00000033,\nDB_PERF_SEL_quad_rd_mi_stall             = 0x00000034,\nDB_PERF_SEL_quad_rd_rw_collision         = 0x00000035,\nDB_PERF_SEL_quad_rd_tag_stall            = 0x00000036,\nDB_PERF_SEL_quad_rd_32byte_reqs          = 0x00000037,\nDB_PERF_SEL_quad_rd_panic                = 0x00000038,\nDB_PERF_SEL_mi_quad_rd_outstanding_sum   = 0x00000039,\nDB_PERF_SEL_quad_rdret_sends             = 0x0000003a,\nDB_PERF_SEL_quad_rdret_busy              = 0x0000003b,\nDB_PERF_SEL_tile_wr_sends                = 0x0000003c,\nDB_PERF_SEL_tile_wr_acks                 = 0x0000003d,\nDB_PERF_SEL_mi_tile_wr_outstanding_sum   = 0x0000003e,\nDB_PERF_SEL_quad_wr_sends                = 0x0000003f,\nDB_PERF_SEL_quad_wr_busy                 = 0x00000040,\nDB_PERF_SEL_quad_wr_mi_stall             = 0x00000041,\nDB_PERF_SEL_quad_wr_coherency_stall      = 0x00000042,\nDB_PERF_SEL_quad_wr_acks                 = 0x00000043,\nDB_PERF_SEL_mi_quad_wr_outstanding_sum   = 0x00000044,\nDB_PERF_SEL_Tile_Cache_misses            = 0x00000045,\nDB_PERF_SEL_Tile_Cache_hits              = 0x00000046,\nDB_PERF_SEL_Tile_Cache_flushes           = 0x00000047,\nDB_PERF_SEL_Tile_Cache_surface_stall     = 0x00000048,\nDB_PERF_SEL_Tile_Cache_starves           = 0x00000049,\nDB_PERF_SEL_Tile_Cache_mem_return_starve = 0x0000004a,\nDB_PERF_SEL_tcp_dispatcher_reads         = 0x0000004b,\nDB_PERF_SEL_tcp_prefetcher_reads         = 0x0000004c,\nDB_PERF_SEL_tcp_preloader_reads          = 0x0000004d,\nDB_PERF_SEL_tcp_dispatcher_flushes       = 0x0000004e,\nDB_PERF_SEL_tcp_prefetcher_flushes       = 0x0000004f,\nDB_PERF_SEL_tcp_preloader_flushes        = 0x00000050,\nDB_PERF_SEL_Depth_Tile_Cache_sends       = 0x00000051,\nDB_PERF_SEL_Depth_Tile_Cache_busy        = 0x00000052,\nDB_PERF_SEL_Depth_Tile_Cache_starves     = 0x00000053,\nDB_PERF_SEL_Depth_Tile_Cache_dtile_locked = 0x00000054,\nDB_PERF_SEL_Depth_Tile_Cache_alloc_stall = 0x00000055,\nDB_PERF_SEL_Depth_Tile_Cache_misses      = 0x00000056,\nDB_PERF_SEL_Depth_Tile_Cache_hits        = 0x00000057,\nDB_PERF_SEL_Depth_Tile_Cache_flushes     = 0x00000058,\nDB_PERF_SEL_Depth_Tile_Cache_noop_tile   = 0x00000059,\nDB_PERF_SEL_Depth_Tile_Cache_detailed_noop = 0x0000005a,\nDB_PERF_SEL_Depth_Tile_Cache_event       = 0x0000005b,\nDB_PERF_SEL_Depth_Tile_Cache_tile_frees  = 0x0000005c,\nDB_PERF_SEL_Depth_Tile_Cache_data_frees  = 0x0000005d,\nDB_PERF_SEL_Depth_Tile_Cache_mem_return_starve = 0x0000005e,\nDB_PERF_SEL_Stencil_Cache_misses         = 0x0000005f,\nDB_PERF_SEL_Stencil_Cache_hits           = 0x00000060,\nDB_PERF_SEL_Stencil_Cache_flushes        = 0x00000061,\nDB_PERF_SEL_Stencil_Cache_starves        = 0x00000062,\nDB_PERF_SEL_Stencil_Cache_frees          = 0x00000063,\nDB_PERF_SEL_Z_Cache_separate_Z_misses    = 0x00000064,\nDB_PERF_SEL_Z_Cache_separate_Z_hits      = 0x00000065,\nDB_PERF_SEL_Z_Cache_separate_Z_flushes   = 0x00000066,\nDB_PERF_SEL_Z_Cache_separate_Z_starves   = 0x00000067,\nDB_PERF_SEL_Z_Cache_pmask_misses         = 0x00000068,\nDB_PERF_SEL_Z_Cache_pmask_hits           = 0x00000069,\nDB_PERF_SEL_Z_Cache_pmask_flushes        = 0x0000006a,\nDB_PERF_SEL_Z_Cache_pmask_starves        = 0x0000006b,\nDB_PERF_SEL_Z_Cache_frees                = 0x0000006c,\nDB_PERF_SEL_Plane_Cache_misses           = 0x0000006d,\nDB_PERF_SEL_Plane_Cache_hits             = 0x0000006e,\nDB_PERF_SEL_Plane_Cache_flushes          = 0x0000006f,\nDB_PERF_SEL_Plane_Cache_starves          = 0x00000070,\nDB_PERF_SEL_Plane_Cache_frees            = 0x00000071,\nDB_PERF_SEL_flush_expanded_stencil       = 0x00000072,\nDB_PERF_SEL_flush_compressed_stencil     = 0x00000073,\nDB_PERF_SEL_flush_single_stencil         = 0x00000074,\nDB_PERF_SEL_planes_flushed               = 0x00000075,\nDB_PERF_SEL_flush_1plane                 = 0x00000076,\nDB_PERF_SEL_flush_2plane                 = 0x00000077,\nDB_PERF_SEL_flush_3plane                 = 0x00000078,\nDB_PERF_SEL_flush_4plane                 = 0x00000079,\nDB_PERF_SEL_flush_5plane                 = 0x0000007a,\nDB_PERF_SEL_flush_6plane                 = 0x0000007b,\nDB_PERF_SEL_flush_7plane                 = 0x0000007c,\nDB_PERF_SEL_flush_8plane                 = 0x0000007d,\nDB_PERF_SEL_flush_9plane                 = 0x0000007e,\nDB_PERF_SEL_flush_10plane                = 0x0000007f,\nDB_PERF_SEL_flush_11plane                = 0x00000080,\nDB_PERF_SEL_flush_12plane                = 0x00000081,\nDB_PERF_SEL_flush_13plane                = 0x00000082,\nDB_PERF_SEL_flush_14plane                = 0x00000083,\nDB_PERF_SEL_flush_15plane                = 0x00000084,\nDB_PERF_SEL_flush_16plane                = 0x00000085,\nDB_PERF_SEL_flush_expanded_z             = 0x00000086,\nDB_PERF_SEL_earlyZ_waiting_for_postZ_done = 0x00000087,\nDB_PERF_SEL_reZ_waiting_for_postZ_done   = 0x00000088,\nDB_PERF_SEL_dk_tile_sends                = 0x00000089,\nDB_PERF_SEL_dk_tile_busy                 = 0x0000008a,\nDB_PERF_SEL_dk_tile_quad_starves         = 0x0000008b,\nDB_PERF_SEL_dk_tile_stalls               = 0x0000008c,\nDB_PERF_SEL_dk_squad_sends               = 0x0000008d,\nDB_PERF_SEL_dk_squad_busy                = 0x0000008e,\nDB_PERF_SEL_dk_squad_stalls              = 0x0000008f,\nDB_PERF_SEL_Op_Pipe_Busy                 = 0x00000090,\nDB_PERF_SEL_Op_Pipe_MC_Read_stall        = 0x00000091,\nDB_PERF_SEL_qc_busy                      = 0x00000092,\nDB_PERF_SEL_qc_xfc                       = 0x00000093,\nDB_PERF_SEL_qc_conflicts                 = 0x00000094,\nDB_PERF_SEL_qc_full_stall                = 0x00000095,\nDB_PERF_SEL_qc_in_preZ_tile_stalls_postZ = 0x00000096,\nDB_PERF_SEL_qc_in_postZ_tile_stalls_preZ = 0x00000097,\nDB_PERF_SEL_tsc_insert_summarize_stall   = 0x00000098,\nDB_PERF_SEL_tl_busy                      = 0x00000099,\nDB_PERF_SEL_tl_dtc_read_starved          = 0x0000009a,\nDB_PERF_SEL_tl_z_fetch_stall             = 0x0000009b,\nDB_PERF_SEL_tl_stencil_stall             = 0x0000009c,\nDB_PERF_SEL_tl_z_decompress_stall        = 0x0000009d,\nDB_PERF_SEL_tl_stencil_locked_stall      = 0x0000009e,\nDB_PERF_SEL_tl_events                    = 0x0000009f,\nDB_PERF_SEL_tl_summarize_squads          = 0x000000a0,\nDB_PERF_SEL_tl_flush_expand_squads       = 0x000000a1,\nDB_PERF_SEL_tl_expand_squads             = 0x000000a2,\nDB_PERF_SEL_tl_preZ_squads               = 0x000000a3,\nDB_PERF_SEL_tl_postZ_squads              = 0x000000a4,\nDB_PERF_SEL_tl_preZ_noop_squads          = 0x000000a5,\nDB_PERF_SEL_tl_postZ_noop_squads         = 0x000000a6,\nDB_PERF_SEL_tl_tile_ops                  = 0x000000a7,\nDB_PERF_SEL_tl_in_xfc                    = 0x000000a8,\nDB_PERF_SEL_tl_in_single_stencil_expand_stall = 0x000000a9,\nDB_PERF_SEL_tl_in_fast_z_stall           = 0x000000aa,\nDB_PERF_SEL_tl_out_xfc                   = 0x000000ab,\nDB_PERF_SEL_tl_out_squads                = 0x000000ac,\nDB_PERF_SEL_zf_plane_multicycle          = 0x000000ad,\nDB_PERF_SEL_PostZ_Samples_passing_Z      = 0x000000ae,\nDB_PERF_SEL_PostZ_Samples_failing_Z      = 0x000000af,\nDB_PERF_SEL_PostZ_Samples_failing_S      = 0x000000b0,\nDB_PERF_SEL_PreZ_Samples_passing_Z       = 0x000000b1,\nDB_PERF_SEL_PreZ_Samples_failing_Z       = 0x000000b2,\nDB_PERF_SEL_PreZ_Samples_failing_S       = 0x000000b3,\nDB_PERF_SEL_ts_tc_update_stall           = 0x000000b4,\nDB_PERF_SEL_sc_kick_start                = 0x000000b5,\nDB_PERF_SEL_sc_kick_end                  = 0x000000b6,\nDB_PERF_SEL_clock_reg_active             = 0x000000b7,\nDB_PERF_SEL_clock_main_active            = 0x000000b8,\nDB_PERF_SEL_clock_mem_export_active      = 0x000000b9,\nDB_PERF_SEL_esr_ps_out_busy              = 0x000000ba,\nDB_PERF_SEL_esr_ps_lqf_busy              = 0x000000bb,\nDB_PERF_SEL_esr_ps_lqf_stall             = 0x000000bc,\nDB_PERF_SEL_etr_out_send                 = 0x000000bd,\nDB_PERF_SEL_etr_out_busy                 = 0x000000be,\nDB_PERF_SEL_etr_out_ltile_probe_fifo_full_stall = 0x000000bf,\nDB_PERF_SEL_etr_out_cb_tile_stall        = 0x000000c0,\nDB_PERF_SEL_etr_out_esr_stall            = 0x000000c1,\nDB_PERF_SEL_esr_ps_vic_busy              = 0x000000c2,\nDB_PERF_SEL_esr_ps_vic_stall             = 0x000000c3,\nDB_PERF_SEL_esr_eot_fwd_busy             = 0x000000c4,\nDB_PERF_SEL_esr_eot_fwd_holding_squad    = 0x000000c5,\nDB_PERF_SEL_esr_eot_fwd_forward          = 0x000000c6,\nDB_PERF_SEL_esr_sqq_zi_busy              = 0x000000c7,\nDB_PERF_SEL_esr_sqq_zi_stall             = 0x000000c8,\nDB_PERF_SEL_postzl_sq_pt_busy            = 0x000000c9,\nDB_PERF_SEL_postzl_sq_pt_stall           = 0x000000ca,\nDB_PERF_SEL_postzl_se_busy               = 0x000000cb,\nDB_PERF_SEL_postzl_se_stall              = 0x000000cc,\nDB_PERF_SEL_postzl_partial_launch        = 0x000000cd,\nDB_PERF_SEL_postzl_full_launch           = 0x000000ce,\nDB_PERF_SEL_postzl_partial_waiting       = 0x000000cf,\nDB_PERF_SEL_postzl_tile_mem_stall        = 0x000000d0,\nDB_PERF_SEL_postzl_tile_init_stall       = 0x000000d1,\nDB_PERF_SEL_prezl_tile_mem_stall         = 0x000000d2,\nDB_PERF_SEL_prezl_tile_init_stall        = 0x000000d3,\nDB_PERF_SEL_dtt_sm_clash_stall           = 0x000000d4,\nDB_PERF_SEL_dtt_sm_slot_stall            = 0x000000d5,\nDB_PERF_SEL_dtt_sm_miss_stall            = 0x000000d6,\nDB_PERF_SEL_mi_rdreq_busy                = 0x000000d7,\nDB_PERF_SEL_mi_rdreq_stall               = 0x000000d8,\nDB_PERF_SEL_mi_wrreq_busy                = 0x000000d9,\nDB_PERF_SEL_mi_wrreq_stall               = 0x000000da,\nDB_PERF_SEL_recomp_tile_to_1zplane_no_fastop = 0x000000db,\nDB_PERF_SEL_dkg_tile_rate_tile           = 0x000000dc,\nDB_PERF_SEL_prezl_src_in_sends           = 0x000000dd,\nDB_PERF_SEL_prezl_src_in_stall           = 0x000000de,\nDB_PERF_SEL_prezl_src_in_squads          = 0x000000df,\nDB_PERF_SEL_prezl_src_in_squads_unrolled = 0x000000e0,\nDB_PERF_SEL_prezl_src_in_tile_rate       = 0x000000e1,\nDB_PERF_SEL_prezl_src_in_tile_rate_unrolled = 0x000000e2,\nDB_PERF_SEL_prezl_src_out_stall          = 0x000000e3,\nDB_PERF_SEL_postzl_src_in_sends          = 0x000000e4,\nDB_PERF_SEL_postzl_src_in_stall          = 0x000000e5,\nDB_PERF_SEL_postzl_src_in_squads         = 0x000000e6,\nDB_PERF_SEL_postzl_src_in_squads_unrolled = 0x000000e7,\nDB_PERF_SEL_postzl_src_in_tile_rate      = 0x000000e8,\nDB_PERF_SEL_postzl_src_in_tile_rate_unrolled = 0x000000e9,\nDB_PERF_SEL_postzl_src_out_stall         = 0x000000ea,\nDB_PERF_SEL_esr_ps_src_in_sends          = 0x000000eb,\nDB_PERF_SEL_esr_ps_src_in_stall          = 0x000000ec,\nDB_PERF_SEL_esr_ps_src_in_squads         = 0x000000ed,\nDB_PERF_SEL_esr_ps_src_in_squads_unrolled = 0x000000ee,\nDB_PERF_SEL_esr_ps_src_in_tile_rate      = 0x000000ef,\nDB_PERF_SEL_esr_ps_src_in_tile_rate_unrolled = 0x000000f0,\nDB_PERF_SEL_esr_ps_src_in_tile_rate_unrolled_to_pixel_rate = 0x000000f1,\nDB_PERF_SEL_esr_ps_src_out_stall         = 0x000000f2,\nDB_PERF_SEL_depth_bounds_tile_culled     = 0x000000f3,\nDB_PERF_SEL_PreZ_Samples_failing_DB      = 0x000000f4,\nDB_PERF_SEL_PostZ_Samples_failing_DB     = 0x000000f5,\nDB_PERF_SEL_flush_compressed             = 0x000000f6,\nDB_PERF_SEL_flush_plane_le4              = 0x000000f7,\nDB_PERF_SEL_tiles_z_fully_summarized     = 0x000000f8,\nDB_PERF_SEL_tiles_stencil_fully_summarized = 0x000000f9,\nDB_PERF_SEL_tiles_z_clear_on_expclear    = 0x000000fa,\nDB_PERF_SEL_tiles_s_clear_on_expclear    = 0x000000fb,\nDB_PERF_SEL_tiles_decomp_on_expclear     = 0x000000fc,\nDB_PERF_SEL_tiles_compressed_to_decompressed = 0x000000fd,\nDB_PERF_SEL_Op_Pipe_Prez_Busy            = 0x000000fe,\nDB_PERF_SEL_Op_Pipe_Postz_Busy           = 0x000000ff,\nDB_PERF_SEL_di_dt_stall                  = 0x00000100,\nSpare_257                                = 0x00000101,\nDB_PERF_SEL_DB_SC_s_tile_rate            = 0x00000102,\nDB_PERF_SEL_DB_SC_c_tile_rate            = 0x00000103,\nDB_PERF_SEL_DB_SC_z_tile_rate            = 0x00000104,\nDB_PERF_SEL_DB_CB_lquad_export_quads     = 0x00000105,\nDB_PERF_SEL_DB_CB_lquad_double_format    = 0x00000106,\nDB_PERF_SEL_DB_CB_lquad_fast_format      = 0x00000107,\nDB_PERF_SEL_DB_CB_lquad_slow_format      = 0x00000108,\nDB_PERF_SEL_CB_DB_rdreq_sends            = 0x00000109,\nDB_PERF_SEL_CB_DB_rdreq_prt_sends        = 0x0000010a,\nDB_PERF_SEL_CB_DB_wrreq_sends            = 0x0000010b,\nDB_PERF_SEL_CB_DB_wrreq_prt_sends        = 0x0000010c,\nDB_PERF_SEL_DB_CB_rdret_ack              = 0x0000010d,\nDB_PERF_SEL_DB_CB_rdret_nack             = 0x0000010e,\nDB_PERF_SEL_DB_CB_wrret_ack              = 0x0000010f,\nDB_PERF_SEL_DB_CB_wrret_nack             = 0x00000110,\nDB_PERF_SEL_MI_tile_req_wrack_counter_stall = 0x00000111,\nDB_PERF_SEL_MI_quad_req_wrack_counter_stall = 0x00000112,\nDB_PERF_SEL_MI_zpc_req_wrack_counter_stall = 0x00000113,\nDB_PERF_SEL_MI_psd_req_wrack_counter_stall = 0x00000114,\nDB_PERF_SEL_unmapped_z_tile_culled       = 0x00000115,\nDB_PERF_SEL_DB_CB_tile_is_event_FLUSH_AND_INV_DB_DATA_TS = 0x00000116,\nDB_PERF_SEL_DB_CB_tile_is_event_FLUSH_AND_INV_CB_PIXEL_DATA = 0x00000117,\nDB_PERF_SEL_DB_CB_tile_is_event_BOTTOM_OF_PIPE_TS = 0x00000118,\nDB_PERF_SEL_DB_CB_tile_waiting_for_perfcounter_stop_event = 0x00000119,\nDB_PERF_SEL_DB_CB_lquad_fmt_32bpp_8pix   = 0x0000011a,\nDB_PERF_SEL_DB_CB_lquad_fmt_16_16_unsigned_8pix = 0x0000011b,\nDB_PERF_SEL_DB_CB_lquad_fmt_16_16_signed_8pix = 0x0000011c,\nDB_PERF_SEL_DB_CB_lquad_fmt_16_16_float_8pix = 0x0000011d,\nDB_PERF_SEL_DB_CB_lquad_num_pixels_need_blending = 0x0000011e,\nDB_PERF_SEL_DB_CB_context_dones          = 0x0000011f,\nDB_PERF_SEL_DB_CB_eop_dones              = 0x00000120,\nDB_PERF_SEL_SX_DB_quad_all_pixels_killed = 0x00000121,\nDB_PERF_SEL_SX_DB_quad_all_pixels_enabled = 0x00000122,\nDB_PERF_SEL_SX_DB_quad_need_blending_and_dst_read = 0x00000123,\nDB_PERF_SEL_SC_DB_tile_backface          = 0x00000124,\nDB_PERF_SEL_SC_DB_quad_quads             = 0x00000125,\nDB_PERF_SEL_DB_SC_quad_quads_with_1_pixel = 0x00000126,\nDB_PERF_SEL_DB_SC_quad_quads_with_2_pixels = 0x00000127,\nDB_PERF_SEL_DB_SC_quad_quads_with_3_pixels = 0x00000128,\nDB_PERF_SEL_DB_SC_quad_quads_with_4_pixels = 0x00000129,\nDB_PERF_SEL_DB_SC_quad_double_quad       = 0x0000012a,\nDB_PERF_SEL_SX_DB_quad_export_quads      = 0x0000012b,\nDB_PERF_SEL_SX_DB_quad_double_format     = 0x0000012c,\nDB_PERF_SEL_SX_DB_quad_fast_format       = 0x0000012d,\nDB_PERF_SEL_SX_DB_quad_slow_format       = 0x0000012e,\nDB_PERF_SEL_quad_rd_sends_unc            = 0x0000012f,\nDB_PERF_SEL_quad_rd_mi_stall_unc         = 0x00000130,\nDB_PERF_SEL_SC_DB_tile_tiles_pipe0       = 0x00000131,\nDB_PERF_SEL_SC_DB_tile_tiles_pipe1       = 0x00000132,\nDB_PERF_SEL_SC_DB_quad_quads_pipe0       = 0x00000133,\nDB_PERF_SEL_SC_DB_quad_quads_pipe1       = 0x00000134,\nDB_PERF_SEL_PERF_fg_lob_fwdr_timeout_hits = 0x00000135,\nDB_PERF_SEL_noz_waiting_for_postz_done   = 0x00000136,\nDB_PERF_SEL_DB_CB_lquad_quads_vrs_rate_1x1 = 0x00000137,\nDB_PERF_SEL_DB_CB_lquad_quads_vrs_rate_2x1 = 0x00000138,\nDB_PERF_SEL_DB_CB_lquad_quads_vrs_rate_1x2 = 0x00000139,\nDB_PERF_SEL_DB_CB_lquad_quads_vrs_rate_2x2 = 0x0000013a,\nDB_PERF_SEL_RMI_rd_tile_32byte_req       = 0x0000013b,\nDB_PERF_SEL_RMI_rd_z_32byte_req          = 0x0000013c,\nDB_PERF_SEL_RMI_rd_s_32byte_req          = 0x0000013d,\nDB_PERF_SEL_RMI_wr_tile_32byte_req       = 0x0000013e,\nDB_PERF_SEL_RMI_wr_z_32byte_req          = 0x0000013f,\nDB_PERF_SEL_RMI_wr_s_32byte_req          = 0x00000140,\nDB_PERF_SEL_RMI_wr_psdzpc_32byte_req     = 0x00000141,\nDB_PERF_SEL_RMI_rd_tile_32byte_ret       = 0x00000142,\nDB_PERF_SEL_RMI_rd_z_32byte_ret          = 0x00000143,\nDB_PERF_SEL_RMI_rd_s_32byte_ret          = 0x00000144,\nDB_PERF_SEL_RMI_wr_tile_32byte_ack       = 0x00000145,\nDB_PERF_SEL_RMI_wr_z_32byte_ack          = 0x00000146,\nDB_PERF_SEL_RMI_wr_s_32byte_ack          = 0x00000147,\nDB_PERF_SEL_RMI_wr_psdzpc_32byte_ack     = 0x00000148,\nDB_PERF_SEL_esr_vic_sqq_busy             = 0x00000149,\nDB_PERF_SEL_esr_vic_sqq_stall            = 0x0000014a,\nDB_PERF_SEL_esr_psi_vic_tile_rate        = 0x0000014b,\nDB_PERF_SEL_esr_vic_footprint_match_2x2  = 0x0000014c,\nDB_PERF_SEL_esr_vic_footprint_match_2x1  = 0x0000014d,\nDB_PERF_SEL_esr_vic_footprint_match_1x2  = 0x0000014e,\nDB_PERF_SEL_DB_SC_quad_num_null_2x2_coarse_pixels = 0x0000014f,\nDB_PERF_SEL_DB_SC_quad_num_null_2x1_coarse_pixels = 0x00000150,\nDB_PERF_SEL_DB_SC_quad_num_null_1x2_coarse_pixels = 0x00000151,\nDB_PERF_SEL_hi_z_s_checker_force_coarse_vrs_1x1 = 0x00000152,\nDB_PERF_SEL_hi_z_s_checker_force_ssaa_vrs_1x1 = 0x00000153,\nDB_PERF_SEL_esr_ps_woc_1squadIn_2squadOut = 0x00000154,\nDB_PERF_SEL_esr_ps_woc_2squadIn_1squadOut = 0x00000155,\nDB_PERF_SEL_prez_ps_invoked_pixel_cnt    = 0x00000156,\nDB_PERF_SEL_postz_ps_invoked_pixel_cnt   = 0x00000157,\nDB_PERF_SEL_ts_events_pws_enable         = 0x00000158,\nDB_PERF_SEL_ps_events_pws_enable         = 0x00000159,\nDB_PERF_SEL_cs_events_pws_enable         = 0x0000015a,\nDB_PERF_SEL_DB_SC_quad_noz_tiles         = 0x0000015b,\nDB_PERF_SEL_DB_SC_quad_lit_noz_quad      = 0x0000015c,\n} PerfCounter_Vals;\n\n \n\ntypedef enum PixelPipeCounterId {\nPIXEL_PIPE_OCCLUSION_COUNT_0             = 0x00000000,\nPIXEL_PIPE_OCCLUSION_COUNT_1             = 0x00000001,\nPIXEL_PIPE_OCCLUSION_COUNT_2             = 0x00000002,\nPIXEL_PIPE_OCCLUSION_COUNT_3             = 0x00000003,\nPIXEL_PIPE_SCREEN_MIN_EXTENTS_0          = 0x00000004,\nPIXEL_PIPE_SCREEN_MAX_EXTENTS_0          = 0x00000005,\nPIXEL_PIPE_SCREEN_MIN_EXTENTS_1          = 0x00000006,\nPIXEL_PIPE_SCREEN_MAX_EXTENTS_1          = 0x00000007,\n} PixelPipeCounterId;\n\n \n\ntypedef enum PixelPipeStride {\nPIXEL_PIPE_STRIDE_32_BITS                = 0x00000000,\nPIXEL_PIPE_STRIDE_64_BITS                = 0x00000001,\nPIXEL_PIPE_STRIDE_128_BITS               = 0x00000002,\nPIXEL_PIPE_STRIDE_256_BITS               = 0x00000003,\n} PixelPipeStride;\n\n \n\ntypedef enum RingCounterControl {\nCOUNTER_RING_SPLIT                       = 0x00000000,\nCOUNTER_RING_0                           = 0x00000001,\nCOUNTER_RING_1                           = 0x00000002,\n} RingCounterControl;\n\n \n\ntypedef enum StencilOp {\nSTENCIL_KEEP                             = 0x00000000,\nSTENCIL_ZERO                             = 0x00000001,\nSTENCIL_ONES                             = 0x00000002,\nSTENCIL_REPLACE_TEST                     = 0x00000003,\nSTENCIL_REPLACE_OP                       = 0x00000004,\nSTENCIL_ADD_CLAMP                        = 0x00000005,\nSTENCIL_SUB_CLAMP                        = 0x00000006,\nSTENCIL_INVERT                           = 0x00000007,\nSTENCIL_ADD_WRAP                         = 0x00000008,\nSTENCIL_SUB_WRAP                         = 0x00000009,\nSTENCIL_AND                              = 0x0000000a,\nSTENCIL_OR                               = 0x0000000b,\nSTENCIL_XOR                              = 0x0000000c,\nSTENCIL_NAND                             = 0x0000000d,\nSTENCIL_NOR                              = 0x0000000e,\nSTENCIL_XNOR                             = 0x0000000f,\n} StencilOp;\n\n \n\ntypedef enum ZLimitSumm {\nFORCE_SUMM_OFF                           = 0x00000000,\nFORCE_SUMM_MINZ                          = 0x00000001,\nFORCE_SUMM_MAXZ                          = 0x00000002,\nFORCE_SUMM_BOTH                          = 0x00000003,\n} ZLimitSumm;\n\n \n\ntypedef enum ZModeForce {\nNO_FORCE                                 = 0x00000000,\nFORCE_EARLY_Z                            = 0x00000001,\nFORCE_LATE_Z                             = 0x00000002,\nFORCE_RE_Z                               = 0x00000003,\n} ZModeForce;\n\n \n\ntypedef enum ZOrder {\nLATE_Z                                   = 0x00000000,\nEARLY_Z_THEN_LATE_Z                      = 0x00000001,\nRE_Z                                     = 0x00000002,\nEARLY_Z_THEN_RE_Z                        = 0x00000003,\n} ZOrder;\n\n \n\ntypedef enum ZSamplePosition {\nZ_SAMPLE_CENTER                          = 0x00000000,\nZ_SAMPLE_CENTROID                        = 0x00000001,\n} ZSamplePosition;\n\n \n\ntypedef enum ZpassControl {\nZPASS_DISABLE                            = 0x00000000,\nZPASS_SAMPLES                            = 0x00000001,\nZPASS_PIXELS                             = 0x00000002,\n} ZpassControl;\n\n \n\n \n\ntypedef enum SU_PERFCNT_SEL {\nPERF_PAPC_PASX_REQ                       = 0x00000000,\nPERF_PAPC_PASX_DISABLE_PIPE              = 0x00000001,\nPERF_PAPC_PASX_FIRST_VECTOR              = 0x00000002,\nPERF_PAPC_PASX_SECOND_VECTOR             = 0x00000003,\nPERF_PAPC_PASX_FIRST_DEAD                = 0x00000004,\nPERF_PAPC_PASX_SECOND_DEAD               = 0x00000005,\nPERF_PAPC_PASX_VTX_KILL_DISCARD          = 0x00000006,\nPERF_PAPC_PASX_VTX_NAN_DISCARD           = 0x00000007,\nPERF_PAPC_PA_INPUT_PRIM                  = 0x00000008,\nPERF_PAPC_PA_INPUT_NULL_PRIM             = 0x00000009,\nPERF_PAPC_PA_INPUT_EVENT_FLAG            = 0x0000000a,\nPERF_PAPC_PA_INPUT_FIRST_PRIM_SLOT       = 0x0000000b,\nPERF_PAPC_PA_INPUT_END_OF_PACKET         = 0x0000000c,\nPERF_PAPC_PA_INPUT_EXTENDED_EVENT        = 0x0000000d,\nPERF_PAPC_CLPR_CULL_PRIM                 = 0x0000000e,\nPERF_PAPC_CLPR_VVUCP_CULL_PRIM           = 0x0000000f,\nPERF_PAPC_CLPR_VV_CULL_PRIM              = 0x00000010,\nPERF_PAPC_CLPR_UCP_CULL_PRIM             = 0x00000011,\nPERF_PAPC_CLPR_VTX_KILL_CULL_PRIM        = 0x00000012,\nPERF_PAPC_CLPR_VTX_NAN_CULL_PRIM         = 0x00000013,\nPERF_PAPC_CLPR_CULL_TO_NULL_PRIM         = 0x00000014,\nPERF_PAPC_CLPR_VVUCP_CLIP_PRIM           = 0x00000015,\nPERF_PAPC_CLPR_VV_CLIP_PRIM              = 0x00000016,\nPERF_PAPC_CLPR_UCP_CLIP_PRIM             = 0x00000017,\nPERF_PAPC_CLPR_POINT_CLIP_CANDIDATE      = 0x00000018,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_1          = 0x00000019,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_2          = 0x0000001a,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_3          = 0x0000001b,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_4          = 0x0000001c,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_5_8        = 0x0000001d,\nPERF_PAPC_CLPR_CLIP_PLANE_CNT_9_12       = 0x0000001e,\nPERF_PAPC_CLPR_CLIP_PLANE_NEAR           = 0x0000001f,\nPERF_PAPC_CLPR_CLIP_PLANE_FAR            = 0x00000020,\nPERF_PAPC_CLPR_CLIP_PLANE_LEFT           = 0x00000021,\nPERF_PAPC_CLPR_CLIP_PLANE_RIGHT          = 0x00000022,\nPERF_PAPC_CLPR_CLIP_PLANE_TOP            = 0x00000023,\nPERF_PAPC_CLPR_CLIP_PLANE_BOTTOM         = 0x00000024,\nPERF_PAPC_CLPR_GSC_KILL_CULL_PRIM        = 0x00000025,\nPERF_PAPC_CLPR_RASTER_KILL_CULL_PRIM     = 0x00000026,\nPERF_PAPC_CLSM_NULL_PRIM                 = 0x00000027,\nPERF_PAPC_CLSM_TOTALLY_VISIBLE_PRIM      = 0x00000028,\nPERF_PAPC_CLSM_CULL_TO_NULL_PRIM         = 0x00000029,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_1            = 0x0000002a,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_2            = 0x0000002b,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_3            = 0x0000002c,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_4            = 0x0000002d,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_5_8          = 0x0000002e,\nPERF_PAPC_CLSM_OUT_PRIM_CNT_9_13         = 0x0000002f,\nPERF_PAPC_CLIPGA_VTE_KILL_PRIM           = 0x00000030,\nPERF_PAPC_SU_INPUT_PRIM                  = 0x00000031,\nPERF_PAPC_SU_INPUT_CLIP_PRIM             = 0x00000032,\nPERF_PAPC_SU_INPUT_NULL_PRIM             = 0x00000033,\nPERF_PAPC_SU_INPUT_PRIM_DUAL             = 0x00000034,\nPERF_PAPC_SU_INPUT_CLIP_PRIM_DUAL        = 0x00000035,\nPERF_PAPC_SU_ZERO_AREA_CULL_PRIM         = 0x00000036,\nPERF_PAPC_SU_BACK_FACE_CULL_PRIM         = 0x00000037,\nPERF_PAPC_SU_FRONT_FACE_CULL_PRIM        = 0x00000038,\nPERF_PAPC_SU_POLYMODE_FACE_CULL          = 0x00000039,\nPERF_PAPC_SU_POLYMODE_BACK_CULL          = 0x0000003a,\nPERF_PAPC_SU_POLYMODE_FRONT_CULL         = 0x0000003b,\nPERF_PAPC_SU_POLYMODE_INVALID_FILL       = 0x0000003c,\nPERF_PAPC_SU_OUTPUT_PRIM                 = 0x0000003d,\nPERF_PAPC_SU_OUTPUT_CLIP_PRIM            = 0x0000003e,\nPERF_PAPC_SU_OUTPUT_NULL_PRIM            = 0x0000003f,\nPERF_PAPC_SU_OUTPUT_EVENT_FLAG           = 0x00000040,\nPERF_PAPC_SU_OUTPUT_FIRST_PRIM_SLOT      = 0x00000041,\nPERF_PAPC_SU_OUTPUT_END_OF_PACKET        = 0x00000042,\nPERF_PAPC_SU_OUTPUT_POLYMODE_FACE        = 0x00000043,\nPERF_PAPC_SU_OUTPUT_POLYMODE_BACK        = 0x00000044,\nPERF_PAPC_SU_OUTPUT_POLYMODE_FRONT       = 0x00000045,\nPERF_PAPC_SU_OUT_CLIP_POLYMODE_FACE      = 0x00000046,\nPERF_PAPC_SU_OUT_CLIP_POLYMODE_BACK      = 0x00000047,\nPERF_PAPC_SU_OUT_CLIP_POLYMODE_FRONT     = 0x00000048,\nPERF_PAPC_SU_OUTPUT_PRIM_DUAL            = 0x00000049,\nPERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL       = 0x0000004a,\nPERF_PAPC_SU_OUTPUT_POLYMODE_DUAL        = 0x0000004b,\nPERF_PAPC_SU_OUTPUT_CLIP_POLYMODE_DUAL   = 0x0000004c,\nPERF_PAPC_PASX_REQ_IDLE                  = 0x0000004d,\nPERF_PAPC_PASX_REQ_BUSY                  = 0x0000004e,\nPERF_PAPC_PASX_REQ_STALLED               = 0x0000004f,\nPERF_PAPC_PASX_REC_IDLE                  = 0x00000050,\nPERF_PAPC_PASX_REC_BUSY                  = 0x00000051,\nPERF_PAPC_PASX_REC_STARVED_SX            = 0x00000052,\nPERF_PAPC_PASX_REC_STALLED               = 0x00000053,\nPERF_PAPC_PASX_REC_STALLED_POS_MEM       = 0x00000054,\nPERF_PAPC_PASX_REC_STALLED_CCGSM_IN      = 0x00000055,\nPERF_PAPC_CCGSM_IDLE                     = 0x00000056,\nPERF_PAPC_CCGSM_BUSY                     = 0x00000057,\nPERF_PAPC_CCGSM_STALLED                  = 0x00000058,\nPERF_PAPC_CLPRIM_IDLE                    = 0x00000059,\nPERF_PAPC_CLPRIM_BUSY                    = 0x0000005a,\nPERF_PAPC_CLPRIM_STALLED                 = 0x0000005b,\nPERF_PAPC_CLPRIM_STARVED_CCGSM           = 0x0000005c,\nPERF_PAPC_CLIPSM_IDLE                    = 0x0000005d,\nPERF_PAPC_CLIPSM_BUSY                    = 0x0000005e,\nPERF_PAPC_CLIPSM_WAIT_CLIP_VERT_ENGH     = 0x0000005f,\nPERF_PAPC_CLIPSM_WAIT_HIGH_PRI_SEQ       = 0x00000060,\nPERF_PAPC_CLIPSM_WAIT_CLIPGA             = 0x00000061,\nPERF_PAPC_CLIPSM_WAIT_AVAIL_VTE_CLIP     = 0x00000062,\nPERF_PAPC_CLIPSM_WAIT_CLIP_OUTSM         = 0x00000063,\nPERF_PAPC_CLIPGA_IDLE                    = 0x00000064,\nPERF_PAPC_CLIPGA_BUSY                    = 0x00000065,\nPERF_PAPC_CLIPGA_STARVED_VTE_CLIP        = 0x00000066,\nPERF_PAPC_CLIPGA_STALLED                 = 0x00000067,\nPERF_PAPC_CLIP_IDLE                      = 0x00000068,\nPERF_PAPC_CLIP_BUSY                      = 0x00000069,\nPERF_PAPC_SU_IDLE                        = 0x0000006a,\nPERF_PAPC_SU_BUSY                        = 0x0000006b,\nPERF_PAPC_SU_STARVED_CLIP                = 0x0000006c,\nPERF_PAPC_SU_STALLED_SC                  = 0x0000006d,\nPERF_PAPC_CL_DYN_SCLK_VLD                = 0x0000006e,\nPERF_PAPC_SU_DYN_SCLK_VLD                = 0x0000006f,\nPERF_PAPC_PA_REG_SCLK_VLD                = 0x00000070,\nPERF_PAPC_SU_MULTI_GPU_PRIM_FILTER_CULL  = 0x00000071,\nPERF_PAPC_PASX_SE0_REQ                   = 0x00000072,\nPERF_PAPC_PASX_SE1_REQ                   = 0x00000073,\nPERF_PAPC_PASX_SE0_FIRST_VECTOR          = 0x00000074,\nPERF_PAPC_PASX_SE0_SECOND_VECTOR         = 0x00000075,\nPERF_PAPC_PASX_SE1_FIRST_VECTOR          = 0x00000076,\nPERF_PAPC_PASX_SE1_SECOND_VECTOR         = 0x00000077,\nPERF_PAPC_SU_SE0_PRIM_FILTER_CULL        = 0x00000078,\nPERF_PAPC_SU_SE1_PRIM_FILTER_CULL        = 0x00000079,\nPERF_PAPC_SU_SE01_PRIM_FILTER_CULL       = 0x0000007a,\nPERF_PAPC_SU_SE0_OUTPUT_PRIM             = 0x0000007b,\nPERF_PAPC_SU_SE1_OUTPUT_PRIM             = 0x0000007c,\nPERF_PAPC_SU_SE01_OUTPUT_PRIM            = 0x0000007d,\nPERF_PAPC_SU_SE0_OUTPUT_NULL_PRIM        = 0x0000007e,\nPERF_PAPC_SU_SE1_OUTPUT_NULL_PRIM        = 0x0000007f,\nPERF_PAPC_SU_SE01_OUTPUT_NULL_PRIM       = 0x00000080,\nPERF_PAPC_SU_SE0_OUTPUT_FIRST_PRIM_SLOT  = 0x00000081,\nPERF_PAPC_SU_SE1_OUTPUT_FIRST_PRIM_SLOT  = 0x00000082,\nPERF_PAPC_SU_SE0_STALLED_SC              = 0x00000083,\nPERF_PAPC_SU_SE1_STALLED_SC              = 0x00000084,\nPERF_PAPC_SU_SE01_STALLED_SC             = 0x00000085,\nPERF_PAPC_CLSM_CLIPPING_PRIM             = 0x00000086,\nPERF_PAPC_SU_CULLED_PRIM                 = 0x00000087,\nPERF_PAPC_SU_OUTPUT_EOPG                 = 0x00000088,\nPERF_PAPC_SU_SE2_PRIM_FILTER_CULL        = 0x00000089,\nPERF_PAPC_SU_SE3_PRIM_FILTER_CULL        = 0x0000008a,\nPERF_PAPC_SU_SE2_OUTPUT_PRIM             = 0x0000008b,\nPERF_PAPC_SU_SE3_OUTPUT_PRIM             = 0x0000008c,\nPERF_PAPC_SU_SE2_OUTPUT_NULL_PRIM        = 0x0000008d,\nPERF_PAPC_SU_SE3_OUTPUT_NULL_PRIM        = 0x0000008e,\nPERF_PAPC_SU_SE0_OUTPUT_END_OF_PACKET    = 0x0000008f,\nPERF_PAPC_SU_SE1_OUTPUT_END_OF_PACKET    = 0x00000090,\nPERF_PAPC_SU_SE2_OUTPUT_END_OF_PACKET    = 0x00000091,\nPERF_PAPC_SU_SE3_OUTPUT_END_OF_PACKET    = 0x00000092,\nPERF_PAPC_SU_SE0_OUTPUT_EOPG             = 0x00000093,\nPERF_PAPC_SU_SE1_OUTPUT_EOPG             = 0x00000094,\nPERF_PAPC_SU_SE2_OUTPUT_EOPG             = 0x00000095,\nPERF_PAPC_SU_SE3_OUTPUT_EOPG             = 0x00000096,\nPERF_PAPC_SU_SE2_STALLED_SC              = 0x00000097,\nPERF_PAPC_SU_SE3_STALLED_SC              = 0x00000098,\nPERF_SU_SMALL_PRIM_FILTER_CULL_CNT       = 0x00000099,\nPERF_SMALL_PRIM_CULL_PRIM_1X1            = 0x0000009a,\nPERF_SMALL_PRIM_CULL_PRIM_2X1            = 0x0000009b,\nPERF_SMALL_PRIM_CULL_PRIM_1X2            = 0x0000009c,\nPERF_SMALL_PRIM_CULL_PRIM_2X2            = 0x0000009d,\nPERF_SMALL_PRIM_CULL_PRIM_3X1            = 0x0000009e,\nPERF_SMALL_PRIM_CULL_PRIM_1X3            = 0x0000009f,\nPERF_SMALL_PRIM_CULL_PRIM_3X2            = 0x000000a0,\nPERF_SMALL_PRIM_CULL_PRIM_2X3            = 0x000000a1,\nPERF_SMALL_PRIM_CULL_PRIM_NX1            = 0x000000a2,\nPERF_SMALL_PRIM_CULL_PRIM_1XN            = 0x000000a3,\nPERF_SMALL_PRIM_CULL_PRIM_NX2            = 0x000000a4,\nPERF_SMALL_PRIM_CULL_PRIM_2XN            = 0x000000a5,\nPERF_SMALL_PRIM_CULL_PRIM_FULL_RES_EVENT = 0x000000a6,\nPERF_SMALL_PRIM_CULL_PRIM_HALF_RES_EVENT = 0x000000a7,\nPERF_SMALL_PRIM_CULL_PRIM_QUARTER_RES_EVENT = 0x000000a8,\nPERF_SC0_QUALIFIED_SEND_BUSY_EVENT       = 0x000000aa,\nPERF_SC0_QUALIFIED_SEND_NOT_BUSY_EVENT   = 0x000000ab,\nPERF_SC1_QUALIFIED_SEND_BUSY_EVENT       = 0x000000ac,\nPERF_SC1_QUALIFIED_SEND_NOT_BUSY_EVENT   = 0x000000ad,\nPERF_SC2_QUALIFIED_SEND_BUSY_EVENT       = 0x000000ae,\nPERF_SC2_QUALIFIED_SEND_NOT_BUSY_EVENT   = 0x000000af,\nPERF_SC3_QUALIFIED_SEND_BUSY_EVENT       = 0x000000b0,\nPERF_SC3_QUALIFIED_SEND_NOT_BUSY_EVENT   = 0x000000b1,\nPERF_PA_VERTEX_FIFO_FULL                 = 0x000000b3,\nPERF_PA_PRIMIC_TO_CLPRIM_FIFO_FULL       = 0x000000b4,\nPERF_PA_FETCH_TO_PRIMIC_P_FIFO_FULL      = 0x000000b6,\nPERF_PA_FETCH_TO_SXIF_FIFO_FULL          = 0x000000b7,\nPERF_PA_PIPE0_SWITCHED_GEN               = 0x000000b9,\nPERF_PA_PIPE1_SWITCHED_GEN               = 0x000000ba,\nPERF_ENGG_CSB_MACHINE_IS_STARVED         = 0x000000bc,\nPERF_ENGG_CSB_MACHINE_STALLED_BY_CSB_MEMORY = 0x000000bd,\nPERF_ENGG_CSB_MACHINE_STALLED_BY_SPI     = 0x000000be,\nPERF_ENGG_CSB_GE_INPUT_FIFO_FULL         = 0x000000bf,\nPERF_ENGG_CSB_SPI_INPUT_FIFO_FULL        = 0x000000c0,\nPERF_ENGG_CSB_PAYLOAD_INPUT_FIFO_FULL    = 0x000000c1,\nPERF_ENGG_CSB_GE_INPUT_FIFO_POP_BIT      = 0x000000c2,\nPERF_ENGG_CSB_PRIM_COUNT_EQ0             = 0x000000c3,\nPERF_ENGG_CSB_NULL_SUBGROUP              = 0x000000c4,\nPERF_ENGG_CSB_GE_SENDING_SUBGROUP        = 0x000000c5,\nPERF_ENGG_CSB_GE_MEMORY_FULL             = 0x000000c6,\nPERF_ENGG_CSB_GE_MEMORY_EMPTY            = 0x000000c7,\nPERF_ENGG_CSB_SPI_MEMORY_FULL            = 0x000000c8,\nPERF_ENGG_CSB_SPI_MEMORY_EMPTY           = 0x000000c9,\nPERF_ENGG_CSB_DELAY_BIN00                = 0x000000ca,\nPERF_ENGG_CSB_DELAY_BIN01                = 0x000000cb,\nPERF_ENGG_CSB_DELAY_BIN02                = 0x000000cc,\nPERF_ENGG_CSB_DELAY_BIN03                = 0x000000cd,\nPERF_ENGG_CSB_DELAY_BIN04                = 0x000000ce,\nPERF_ENGG_CSB_DELAY_BIN05                = 0x000000cf,\nPERF_ENGG_CSB_DELAY_BIN06                = 0x000000d0,\nPERF_ENGG_CSB_DELAY_BIN07                = 0x000000d1,\nPERF_ENGG_CSB_DELAY_BIN08                = 0x000000d2,\nPERF_ENGG_CSB_DELAY_BIN09                = 0x000000d3,\nPERF_ENGG_CSB_DELAY_BIN10                = 0x000000d4,\nPERF_ENGG_CSB_DELAY_BIN11                = 0x000000d5,\nPERF_ENGG_CSB_DELAY_BIN12                = 0x000000d6,\nPERF_ENGG_CSB_DELAY_BIN13                = 0x000000d7,\nPERF_ENGG_CSB_DELAY_BIN14                = 0x000000d8,\nPERF_ENGG_CSB_DELAY_BIN15                = 0x000000d9,\nPERF_ENGG_CSB_SPI_DELAY_BIN00            = 0x000000da,\nPERF_ENGG_CSB_SPI_DELAY_BIN01            = 0x000000db,\nPERF_ENGG_CSB_SPI_DELAY_BIN02            = 0x000000dc,\nPERF_ENGG_CSB_SPI_DELAY_BIN03            = 0x000000dd,\nPERF_ENGG_CSB_SPI_DELAY_BIN04            = 0x000000de,\nPERF_ENGG_CSB_SPI_DELAY_BIN05            = 0x000000df,\nPERF_ENGG_CSB_SPI_DELAY_BIN06            = 0x000000e0,\nPERF_ENGG_CSB_SPI_DELAY_BIN07            = 0x000000e1,\nPERF_ENGG_CSB_SPI_DELAY_BIN08            = 0x000000e2,\nPERF_ENGG_CSB_SPI_DELAY_BIN09            = 0x000000e3,\nPERF_ENGG_CSB_SPI_DELAY_BIN10            = 0x000000e4,\nPERF_ENGG_INDEX_REQ_NULL_REQUEST         = 0x000000e5,\nPERF_ENGG_INDEX_REQ_0_NEW_VERTS_THIS_PRIM = 0x000000e6,\nPERF_ENGG_INDEX_REQ_1_NEW_VERTS_THIS_PRIM = 0x000000e7,\nPERF_ENGG_INDEX_REQ_2_NEW_VERTS_THIS_PRIM = 0x000000e8,\nPERF_ENGG_INDEX_REQ_3_NEW_VERTS_THIS_PRIM = 0x000000e9,\nPERF_ENGG_INDEX_REQ_STARVED              = 0x000000ea,\nPERF_ENGG_INDEX_REQ_IDLE_AND_STALLED_BY_REQ2RTN_FIFO_FULL = 0x000000eb,\nPERF_ENGG_INDEX_REQ_BUSY_AND_STALLED_BY_REQ2RTN_FIFO_FULL = 0x000000ec,\nPERF_ENGG_INDEX_REQ_STALLED_BY_SX_CREDITS = 0x000000ed,\nPERF_ENGG_INDEX_RET_REQ2RTN_FIFO_FULL    = 0x000000ee,\nPERF_ENGG_INDEX_RET_REQ2RTN_FIFO_EMPTY   = 0x000000ef,\nPERF_ENGG_INDEX_RET_SX_RECEIVE_FIFO_FULL = 0x000000f0,\nPERF_ENGG_INDEX_RET_SXRX_STARVED_BY_CSB  = 0x000000f1,\nPERF_ENGG_INDEX_RET_SXRX_STARVED_BY_PRIMS = 0x000000f2,\nPERF_ENGG_INDEX_RET_SXRX_STALLED_BY_PRIM_INDICES_CSB_FIFO = 0x000000f3,\nPERF_ENGG_INDEX_RET_SXRX_STALLED_BY_PRIM_INDICES_FIFO = 0x000000f4,\nPERF_ENGG_INDEX_RET_SXRX_READING_EVENT   = 0x000000f5,\nPERF_ENGG_INDEX_RET_SXRX_READING_NULL_SUBGROUP = 0x000000f6,\nPERF_ENGG_INDEX_RET_SXRX_READING_SUBGROUP_PRIMCOUNT_EQ0 = 0x000000f7,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_0_VALID_PRIMS_NOPL = 0x000000f8,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_1_VALID_PRIMS_NOPL = 0x000000f9,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_2_VALID_PRIMS_NOPL = 0x000000fa,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_3_VALID_PRIMS_NOPL = 0x000000fb,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_4_VALID_PRIMS_NOPL = 0x000000fc,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_0_VALID_PRIMS_PL = 0x000000fd,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_1_VALID_PRIMS_PL = 0x000000fe,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_2_VALID_PRIMS_PL = 0x000000ff,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_3_VALID_PRIMS_PL = 0x00000100,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_4_VALID_PRIMS_PL = 0x00000101,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_0_NULL_PRIMS = 0x00000102,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_1_NULL_PRIMS = 0x00000103,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_2_NULL_PRIMS = 0x00000104,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_3_NULL_PRIMS = 0x00000105,\nPERF_ENGG_INDEX_RET_SXRX_READING_QDWORD_4_NULL_PRIMS = 0x00000106,\nPERF_ENGG_INDEX_PRIM_IF_STALLED_BY_FULL_FETCH_TO_PRIMIC_P_FIFO = 0x00000107,\nPERF_ENGG_INDEX_PRIM_IF_STALLED_BY_FULL_FETCH_TO_PRIMIC_S_FIFO = 0x00000108,\nPERF_ENGG_INDEX_PRIM_IF_STARVED_BY_NO_CSB = 0x00000109,\nPERF_ENGG_INDEX_PRIM_IF_STARVED_BY_NO_PRIM = 0x0000010a,\nPERF_ENGG_INDEX_PRIM_IF_FETCH_TO_PRIMIC_P_FIFO_WRITE = 0x0000010b,\nPERF_ENGG_INDEX_PRIM_IF_FETCH_TO_PRIMIC_P_FIFO_NO_WRITE = 0x0000010c,\nPERF_ENGG_POS_REQ_STARVED                = 0x0000010d,\nPERF_ENGG_INDEX_RET_SXRX_NULL_DROPPER_STALLED_BY_FULL_PRIM_FIFO = 0x0000010e,\nPERF_ENGG_BUSY                           = 0x0000010f,\nPERF_CLIPSM_CULL_PRIMS_CNT               = 0x00000110,\nPERF_PH_SEND_1_SC                        = 0x00000111,\nPERF_PH_SEND_2_SC                        = 0x00000112,\nPERF_PH_SEND_3_SC                        = 0x00000113,\nPERF_PH_SEND_4_SC                        = 0x00000114,\nPERF_OUTPUT_PRIM_1_SC                    = 0x00000115,\nPERF_OUTPUT_PRIM_2_SC                    = 0x00000116,\nPERF_OUTPUT_PRIM_3_SC                    = 0x00000117,\nPERF_OUTPUT_PRIM_4_SC                    = 0x00000118,\n} SU_PERFCNT_SEL;\n\n \n\n \n\ntypedef enum PH_PERFCNT_SEL {\nPH_PERF_SEL_SC0_SRPS_WINDOW_VALID        = 0x00000000,\nPH_PERF_SEL_SC0_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES = 0x00000001,\nPH_PERF_SEL_SC0_ARB_XFC_ONLY_PRIM_CYCLES = 0x00000002,\nPH_PERF_SEL_SC0_ARB_XFC_ONLY_ONE_INC_PER_PRIM = 0x00000003,\nPH_PERF_SEL_SC0_ARB_STALLED_FROM_BELOW   = 0x00000004,\nPH_PERF_SEL_SC0_ARB_STARVED_FROM_ABOVE   = 0x00000005,\nPH_PERF_SEL_SC0_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x00000006,\nPH_PERF_SEL_SC0_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x00000007,\nPH_PERF_SEL_SC0_ARB_BUSY                 = 0x00000008,\nPH_PERF_SEL_SC0_ARB_PA_BUSY_SOP          = 0x00000009,\nPH_PERF_SEL_SC0_ARB_EOP_POP_SYNC_POP     = 0x0000000a,\nPH_PERF_SEL_SC0_ARB_EVENT_SYNC_POP       = 0x0000000b,\nPH_PERF_SEL_SC0_PS_ENG_MULTICYCLE_BUBBLE = 0x0000000c,\nPH_PERF_SEL_SC0_EOP_SYNC_WINDOW          = 0x0000000d,\nPH_PERF_SEL_SC0_BUSY_PROCESSING_MULTICYCLE_PRIM = 0x0000000e,\nPH_PERF_SEL_SC0_BUSY_CNT_NOT_ZERO        = 0x0000000f,\nPH_PERF_SEL_SC0_SEND                     = 0x00000010,\nPH_PERF_SEL_SC0_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x00000011,\nPH_PERF_SEL_SC0_CREDIT_AT_MAX            = 0x00000012,\nPH_PERF_SEL_SC0_CREDIT_AT_MAX_NO_PENDING_SEND = 0x00000013,\nPH_PERF_SEL_SC0_GFX_PIPE0_TO_1_TRANSITION = 0x00000014,\nPH_PERF_SEL_SC0_GFX_PIPE1_TO_0_TRANSITION = 0x00000015,\nPH_PERF_SEL_SC0_GFX_PIPE_PRIM_PROVOKED_TRANSITION = 0x00000016,\nPH_PERF_SEL_SC0_GFX_PIPE_EVENT_PROVOKED_TRANSITION = 0x00000017,\nPH_PERF_SEL_SC0_PA0_DATA_FIFO_RD         = 0x00000018,\nPH_PERF_SEL_SC0_PA0_DATA_FIFO_WE         = 0x00000019,\nPH_PERF_SEL_SC0_PA0_FIFO_EMPTY           = 0x0000001a,\nPH_PERF_SEL_SC0_PA0_FIFO_FULL            = 0x0000001b,\nPH_PERF_SEL_SC0_PA0_NULL_WE              = 0x0000001c,\nPH_PERF_SEL_SC0_PA0_EVENT_WE             = 0x0000001d,\nPH_PERF_SEL_SC0_PA0_FPOV_WE              = 0x0000001e,\nPH_PERF_SEL_SC0_PA0_LPOV_WE              = 0x0000001f,\nPH_PERF_SEL_SC0_PA0_EOP_WE               = 0x00000020,\nPH_PERF_SEL_SC0_PA0_DATA_FIFO_EOP_RD     = 0x00000021,\nPH_PERF_SEL_SC0_PA0_EOPG_WE              = 0x00000022,\nPH_PERF_SEL_SC0_PA0_DEALLOC_4_0_RD       = 0x00000023,\nPH_PERF_SEL_SC0_PA1_DATA_FIFO_RD         = 0x00000024,\nPH_PERF_SEL_SC0_PA1_DATA_FIFO_WE         = 0x00000025,\nPH_PERF_SEL_SC0_PA1_FIFO_EMPTY           = 0x00000026,\nPH_PERF_SEL_SC0_PA1_FIFO_FULL            = 0x00000027,\nPH_PERF_SEL_SC0_PA1_NULL_WE              = 0x00000028,\nPH_PERF_SEL_SC0_PA1_EVENT_WE             = 0x00000029,\nPH_PERF_SEL_SC0_PA1_FPOV_WE              = 0x0000002a,\nPH_PERF_SEL_SC0_PA1_LPOV_WE              = 0x0000002b,\nPH_PERF_SEL_SC0_PA1_EOP_WE               = 0x0000002c,\nPH_PERF_SEL_SC0_PA1_DATA_FIFO_EOP_RD     = 0x0000002d,\nPH_PERF_SEL_SC0_PA1_EOPG_WE              = 0x0000002e,\nPH_PERF_SEL_SC0_PA1_DEALLOC_4_0_RD       = 0x0000002f,\nPH_PERF_SEL_SC0_PA2_DATA_FIFO_RD         = 0x00000030,\nPH_PERF_SEL_SC0_PA2_DATA_FIFO_WE         = 0x00000031,\nPH_PERF_SEL_SC0_PA2_FIFO_EMPTY           = 0x00000032,\nPH_PERF_SEL_SC0_PA2_FIFO_FULL            = 0x00000033,\nPH_PERF_SEL_SC0_PA2_NULL_WE              = 0x00000034,\nPH_PERF_SEL_SC0_PA2_EVENT_WE             = 0x00000035,\nPH_PERF_SEL_SC0_PA2_FPOV_WE              = 0x00000036,\nPH_PERF_SEL_SC0_PA2_LPOV_WE              = 0x00000037,\nPH_PERF_SEL_SC0_PA2_EOP_WE               = 0x00000038,\nPH_PERF_SEL_SC0_PA2_DATA_FIFO_EOP_RD     = 0x00000039,\nPH_PERF_SEL_SC0_PA2_EOPG_WE              = 0x0000003a,\nPH_PERF_SEL_SC0_PA2_DEALLOC_4_0_RD       = 0x0000003b,\nPH_PERF_SEL_SC0_PA3_DATA_FIFO_RD         = 0x0000003c,\nPH_PERF_SEL_SC0_PA3_DATA_FIFO_WE         = 0x0000003d,\nPH_PERF_SEL_SC0_PA3_FIFO_EMPTY           = 0x0000003e,\nPH_PERF_SEL_SC0_PA3_FIFO_FULL            = 0x0000003f,\nPH_PERF_SEL_SC0_PA3_NULL_WE              = 0x00000040,\nPH_PERF_SEL_SC0_PA3_EVENT_WE             = 0x00000041,\nPH_PERF_SEL_SC0_PA3_FPOV_WE              = 0x00000042,\nPH_PERF_SEL_SC0_PA3_LPOV_WE              = 0x00000043,\nPH_PERF_SEL_SC0_PA3_EOP_WE               = 0x00000044,\nPH_PERF_SEL_SC0_PA3_DATA_FIFO_EOP_RD     = 0x00000045,\nPH_PERF_SEL_SC0_PA3_EOPG_WE              = 0x00000046,\nPH_PERF_SEL_SC0_PA3_DEALLOC_4_0_RD       = 0x00000047,\nPH_PERF_SEL_SC0_PA4_DATA_FIFO_RD         = 0x00000048,\nPH_PERF_SEL_SC0_PA4_DATA_FIFO_WE         = 0x00000049,\nPH_PERF_SEL_SC0_PA4_FIFO_EMPTY           = 0x0000004a,\nPH_PERF_SEL_SC0_PA4_FIFO_FULL            = 0x0000004b,\nPH_PERF_SEL_SC0_PA4_NULL_WE              = 0x0000004c,\nPH_PERF_SEL_SC0_PA4_EVENT_WE             = 0x0000004d,\nPH_PERF_SEL_SC0_PA4_FPOV_WE              = 0x0000004e,\nPH_PERF_SEL_SC0_PA4_LPOV_WE              = 0x0000004f,\nPH_PERF_SEL_SC0_PA4_EOP_WE               = 0x00000050,\nPH_PERF_SEL_SC0_PA4_DATA_FIFO_EOP_RD     = 0x00000051,\nPH_PERF_SEL_SC0_PA4_EOPG_WE              = 0x00000052,\nPH_PERF_SEL_SC0_PA4_DEALLOC_4_0_RD       = 0x00000053,\nPH_PERF_SEL_SC0_PA5_DATA_FIFO_RD         = 0x00000054,\nPH_PERF_SEL_SC0_PA5_DATA_FIFO_WE         = 0x00000055,\nPH_PERF_SEL_SC0_PA5_FIFO_EMPTY           = 0x00000056,\nPH_PERF_SEL_SC0_PA5_FIFO_FULL            = 0x00000057,\nPH_PERF_SEL_SC0_PA5_NULL_WE              = 0x00000058,\nPH_PERF_SEL_SC0_PA5_EVENT_WE             = 0x00000059,\nPH_PERF_SEL_SC0_PA5_FPOV_WE              = 0x0000005a,\nPH_PERF_SEL_SC0_PA5_LPOV_WE              = 0x0000005b,\nPH_PERF_SEL_SC0_PA5_EOP_WE               = 0x0000005c,\nPH_PERF_SEL_SC0_PA5_DATA_FIFO_EOP_RD     = 0x0000005d,\nPH_PERF_SEL_SC0_PA5_EOPG_WE              = 0x0000005e,\nPH_PERF_SEL_SC0_PA5_DEALLOC_4_0_RD       = 0x0000005f,\nPH_PERF_SEL_SC0_PA6_DATA_FIFO_RD         = 0x00000060,\nPH_PERF_SEL_SC0_PA6_DATA_FIFO_WE         = 0x00000061,\nPH_PERF_SEL_SC0_PA6_FIFO_EMPTY           = 0x00000062,\nPH_PERF_SEL_SC0_PA6_FIFO_FULL            = 0x00000063,\nPH_PERF_SEL_SC0_PA6_NULL_WE              = 0x00000064,\nPH_PERF_SEL_SC0_PA6_EVENT_WE             = 0x00000065,\nPH_PERF_SEL_SC0_PA6_FPOV_WE              = 0x00000066,\nPH_PERF_SEL_SC0_PA6_LPOV_WE              = 0x00000067,\nPH_PERF_SEL_SC0_PA6_EOP_WE               = 0x00000068,\nPH_PERF_SEL_SC0_PA6_DATA_FIFO_EOP_RD     = 0x00000069,\nPH_PERF_SEL_SC0_PA6_EOPG_WE              = 0x0000006a,\nPH_PERF_SEL_SC0_PA6_DEALLOC_4_0_RD       = 0x0000006b,\nPH_PERF_SEL_SC0_PA7_DATA_FIFO_RD         = 0x0000006c,\nPH_PERF_SEL_SC0_PA7_DATA_FIFO_WE         = 0x0000006d,\nPH_PERF_SEL_SC0_PA7_FIFO_EMPTY           = 0x0000006e,\nPH_PERF_SEL_SC0_PA7_FIFO_FULL            = 0x0000006f,\nPH_PERF_SEL_SC0_PA7_NULL_WE              = 0x00000070,\nPH_PERF_SEL_SC0_PA7_EVENT_WE             = 0x00000071,\nPH_PERF_SEL_SC0_PA7_FPOV_WE              = 0x00000072,\nPH_PERF_SEL_SC0_PA7_LPOV_WE              = 0x00000073,\nPH_PERF_SEL_SC0_PA7_EOP_WE               = 0x00000074,\nPH_PERF_SEL_SC0_PA7_DATA_FIFO_EOP_RD     = 0x00000075,\nPH_PERF_SEL_SC0_PA7_EOPG_WE              = 0x00000076,\nPH_PERF_SEL_SC0_PA7_DEALLOC_4_0_RD       = 0x00000077,\nPH_PERF_SEL_SC1_SRPS_WINDOW_VALID        = 0x00000078,\nPH_PERF_SEL_SC1_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES = 0x00000079,\nPH_PERF_SEL_SC1_ARB_XFC_ONLY_PRIM_CYCLES = 0x0000007a,\nPH_PERF_SEL_SC1_ARB_XFC_ONLY_ONE_INC_PER_PRIM = 0x0000007b,\nPH_PERF_SEL_SC1_ARB_STALLED_FROM_BELOW   = 0x0000007c,\nPH_PERF_SEL_SC1_ARB_STARVED_FROM_ABOVE   = 0x0000007d,\nPH_PERF_SEL_SC1_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x0000007e,\nPH_PERF_SEL_SC1_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x0000007f,\nPH_PERF_SEL_SC1_ARB_BUSY                 = 0x00000080,\nPH_PERF_SEL_SC1_ARB_PA_BUSY_SOP          = 0x00000081,\nPH_PERF_SEL_SC1_ARB_EOP_POP_SYNC_POP     = 0x00000082,\nPH_PERF_SEL_SC1_ARB_EVENT_SYNC_POP       = 0x00000083,\nPH_PERF_SEL_SC1_PS_ENG_MULTICYCLE_BUBBLE = 0x00000084,\nPH_PERF_SEL_SC1_EOP_SYNC_WINDOW          = 0x00000085,\nPH_PERF_SEL_SC1_BUSY_PROCESSING_MULTICYCLE_PRIM = 0x00000086,\nPH_PERF_SEL_SC1_BUSY_CNT_NOT_ZERO        = 0x00000087,\nPH_PERF_SEL_SC1_SEND                     = 0x00000088,\nPH_PERF_SEL_SC1_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x00000089,\nPH_PERF_SEL_SC1_CREDIT_AT_MAX            = 0x0000008a,\nPH_PERF_SEL_SC1_CREDIT_AT_MAX_NO_PENDING_SEND = 0x0000008b,\nPH_PERF_SEL_SC1_GFX_PIPE0_TO_1_TRANSITION = 0x0000008c,\nPH_PERF_SEL_SC1_GFX_PIPE1_TO_0_TRANSITION = 0x0000008d,\nPH_PERF_SEL_SC1_GFX_PIPE_EOP_PRIM_PROVOKED_TRANSITION = 0x0000008e,\nPH_PERF_SEL_SC1_GFX_PIPE_EVENT_PROVOKED_TRANSITION = 0x0000008f,\nPH_PERF_SEL_SC1_PA0_DATA_FIFO_RD         = 0x00000090,\nPH_PERF_SEL_SC1_PA0_DATA_FIFO_WE         = 0x00000091,\nPH_PERF_SEL_SC1_PA0_FIFO_EMPTY           = 0x00000092,\nPH_PERF_SEL_SC1_PA0_FIFO_FULL            = 0x00000093,\nPH_PERF_SEL_SC1_PA0_NULL_WE              = 0x00000094,\nPH_PERF_SEL_SC1_PA0_EVENT_WE             = 0x00000095,\nPH_PERF_SEL_SC1_PA0_FPOV_WE              = 0x00000096,\nPH_PERF_SEL_SC1_PA0_LPOV_WE              = 0x00000097,\nPH_PERF_SEL_SC1_PA0_EOP_WE               = 0x00000098,\nPH_PERF_SEL_SC1_PA0_DATA_FIFO_EOP_RD     = 0x00000099,\nPH_PERF_SEL_SC1_PA0_EOPG_WE              = 0x0000009a,\nPH_PERF_SEL_SC1_PA0_DEALLOC_4_0_RD       = 0x0000009b,\nPH_PERF_SEL_SC1_PA1_DATA_FIFO_RD         = 0x0000009c,\nPH_PERF_SEL_SC1_PA1_DATA_FIFO_WE         = 0x0000009d,\nPH_PERF_SEL_SC1_PA1_FIFO_EMPTY           = 0x0000009e,\nPH_PERF_SEL_SC1_PA1_FIFO_FULL            = 0x0000009f,\nPH_PERF_SEL_SC1_PA1_NULL_WE              = 0x000000a0,\nPH_PERF_SEL_SC1_PA1_EVENT_WE             = 0x000000a1,\nPH_PERF_SEL_SC1_PA1_FPOV_WE              = 0x000000a2,\nPH_PERF_SEL_SC1_PA1_LPOV_WE              = 0x000000a3,\nPH_PERF_SEL_SC1_PA1_EOP_WE               = 0x000000a4,\nPH_PERF_SEL_SC1_PA1_DATA_FIFO_EOP_RD     = 0x000000a5,\nPH_PERF_SEL_SC1_PA1_EOPG_WE              = 0x000000a6,\nPH_PERF_SEL_SC1_PA1_DEALLOC_4_0_RD       = 0x000000a7,\nPH_PERF_SEL_SC1_PA2_DATA_FIFO_RD         = 0x000000a8,\nPH_PERF_SEL_SC1_PA2_DATA_FIFO_WE         = 0x000000a9,\nPH_PERF_SEL_SC1_PA2_FIFO_EMPTY           = 0x000000aa,\nPH_PERF_SEL_SC1_PA2_FIFO_FULL            = 0x000000ab,\nPH_PERF_SEL_SC1_PA2_NULL_WE              = 0x000000ac,\nPH_PERF_SEL_SC1_PA2_EVENT_WE             = 0x000000ad,\nPH_PERF_SEL_SC1_PA2_FPOV_WE              = 0x000000ae,\nPH_PERF_SEL_SC1_PA2_LPOV_WE              = 0x000000af,\nPH_PERF_SEL_SC1_PA2_EOP_WE               = 0x000000b0,\nPH_PERF_SEL_SC1_PA2_DATA_FIFO_EOP_RD     = 0x000000b1,\nPH_PERF_SEL_SC1_PA2_EOPG_WE              = 0x000000b2,\nPH_PERF_SEL_SC1_PA2_DEALLOC_4_0_RD       = 0x000000b3,\nPH_PERF_SEL_SC1_PA3_DATA_FIFO_RD         = 0x000000b4,\nPH_PERF_SEL_SC1_PA3_DATA_FIFO_WE         = 0x000000b5,\nPH_PERF_SEL_SC1_PA3_FIFO_EMPTY           = 0x000000b6,\nPH_PERF_SEL_SC1_PA3_FIFO_FULL            = 0x000000b7,\nPH_PERF_SEL_SC1_PA3_NULL_WE              = 0x000000b8,\nPH_PERF_SEL_SC1_PA3_EVENT_WE             = 0x000000b9,\nPH_PERF_SEL_SC1_PA3_FPOV_WE              = 0x000000ba,\nPH_PERF_SEL_SC1_PA3_LPOV_WE              = 0x000000bb,\nPH_PERF_SEL_SC1_PA3_EOP_WE               = 0x000000bc,\nPH_PERF_SEL_SC1_PA3_DATA_FIFO_EOP_RD     = 0x000000bd,\nPH_PERF_SEL_SC1_PA3_EOPG_WE              = 0x000000be,\nPH_PERF_SEL_SC1_PA3_DEALLOC_4_0_RD       = 0x000000bf,\nPH_PERF_SEL_SC1_PA4_DATA_FIFO_RD         = 0x000000c0,\nPH_PERF_SEL_SC1_PA4_DATA_FIFO_WE         = 0x000000c1,\nPH_PERF_SEL_SC1_PA4_FIFO_EMPTY           = 0x000000c2,\nPH_PERF_SEL_SC1_PA4_FIFO_FULL            = 0x000000c3,\nPH_PERF_SEL_SC1_PA4_NULL_WE              = 0x000000c4,\nPH_PERF_SEL_SC1_PA4_EVENT_WE             = 0x000000c5,\nPH_PERF_SEL_SC1_PA4_FPOV_WE              = 0x000000c6,\nPH_PERF_SEL_SC1_PA4_LPOV_WE              = 0x000000c7,\nPH_PERF_SEL_SC1_PA4_EOP_WE               = 0x000000c8,\nPH_PERF_SEL_SC1_PA4_DATA_FIFO_EOP_RD     = 0x000000c9,\nPH_PERF_SEL_SC1_PA4_EOPG_WE              = 0x000000ca,\nPH_PERF_SEL_SC1_PA4_DEALLOC_4_0_RD       = 0x000000cb,\nPH_PERF_SEL_SC1_PA5_DATA_FIFO_RD         = 0x000000cc,\nPH_PERF_SEL_SC1_PA5_DATA_FIFO_WE         = 0x000000cd,\nPH_PERF_SEL_SC1_PA5_FIFO_EMPTY           = 0x000000ce,\nPH_PERF_SEL_SC1_PA5_FIFO_FULL            = 0x000000cf,\nPH_PERF_SEL_SC1_PA5_NULL_WE              = 0x000000d0,\nPH_PERF_SEL_SC1_PA5_EVENT_WE             = 0x000000d1,\nPH_PERF_SEL_SC1_PA5_FPOV_WE              = 0x000000d2,\nPH_PERF_SEL_SC1_PA5_LPOV_WE              = 0x000000d3,\nPH_PERF_SEL_SC1_PA5_EOP_WE               = 0x000000d4,\nPH_PERF_SEL_SC1_PA5_DATA_FIFO_EOP_RD     = 0x000000d5,\nPH_PERF_SEL_SC1_PA5_EOPG_WE              = 0x000000d6,\nPH_PERF_SEL_SC1_PA5_DEALLOC_4_0_RD       = 0x000000d7,\nPH_PERF_SEL_SC1_PA6_DATA_FIFO_RD         = 0x000000d8,\nPH_PERF_SEL_SC1_PA6_DATA_FIFO_WE         = 0x000000d9,\nPH_PERF_SEL_SC1_PA6_FIFO_EMPTY           = 0x000000da,\nPH_PERF_SEL_SC1_PA6_FIFO_FULL            = 0x000000db,\nPH_PERF_SEL_SC1_PA6_NULL_WE              = 0x000000dc,\nPH_PERF_SEL_SC1_PA6_EVENT_WE             = 0x000000dd,\nPH_PERF_SEL_SC1_PA6_FPOV_WE              = 0x000000de,\nPH_PERF_SEL_SC1_PA6_LPOV_WE              = 0x000000df,\nPH_PERF_SEL_SC1_PA6_EOP_WE               = 0x000000e0,\nPH_PERF_SEL_SC1_PA6_DATA_FIFO_EOP_RD     = 0x000000e1,\nPH_PERF_SEL_SC1_PA6_EOPG_WE              = 0x000000e2,\nPH_PERF_SEL_SC1_PA6_DEALLOC_4_0_RD       = 0x000000e3,\nPH_PERF_SEL_SC1_PA7_DATA_FIFO_RD         = 0x000000e4,\nPH_PERF_SEL_SC1_PA7_DATA_FIFO_WE         = 0x000000e5,\nPH_PERF_SEL_SC1_PA7_FIFO_EMPTY           = 0x000000e6,\nPH_PERF_SEL_SC1_PA7_FIFO_FULL            = 0x000000e7,\nPH_PERF_SEL_SC1_PA7_NULL_WE              = 0x000000e8,\nPH_PERF_SEL_SC1_PA7_EVENT_WE             = 0x000000e9,\nPH_PERF_SEL_SC1_PA7_FPOV_WE              = 0x000000ea,\nPH_PERF_SEL_SC1_PA7_LPOV_WE              = 0x000000eb,\nPH_PERF_SEL_SC1_PA7_EOP_WE               = 0x000000ec,\nPH_PERF_SEL_SC1_PA7_DATA_FIFO_EOP_RD     = 0x000000ed,\nPH_PERF_SEL_SC1_PA7_EOPG_WE              = 0x000000ee,\nPH_PERF_SEL_SC1_PA7_DEALLOC_4_0_RD       = 0x000000ef,\nPH_PERF_SEL_SC2_SRPS_WINDOW_VALID        = 0x000000f0,\nPH_PERF_SEL_SC2_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES = 0x000000f1,\nPH_PERF_SEL_SC2_ARB_XFC_ONLY_PRIM_CYCLES = 0x000000f2,\nPH_PERF_SEL_SC2_ARB_XFC_ONLY_ONE_INC_PER_PRIM = 0x000000f3,\nPH_PERF_SEL_SC2_ARB_STALLED_FROM_BELOW   = 0x000000f4,\nPH_PERF_SEL_SC2_ARB_STARVED_FROM_ABOVE   = 0x000000f5,\nPH_PERF_SEL_SC2_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000000f6,\nPH_PERF_SEL_SC2_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000000f7,\nPH_PERF_SEL_SC2_ARB_BUSY                 = 0x000000f8,\nPH_PERF_SEL_SC2_ARB_PA_BUSY_SOP          = 0x000000f9,\nPH_PERF_SEL_SC2_ARB_EOP_POP_SYNC_POP     = 0x000000fa,\nPH_PERF_SEL_SC2_ARB_EVENT_SYNC_POP       = 0x000000fb,\nPH_PERF_SEL_SC2_PS_ENG_MULTICYCLE_BUBBLE = 0x000000fc,\nPH_PERF_SEL_SC2_EOP_SYNC_WINDOW          = 0x000000fd,\nPH_PERF_SEL_SC2_BUSY_PROCESSING_MULTICYCLE_PRIM = 0x000000fe,\nPH_PERF_SEL_SC2_BUSY_CNT_NOT_ZERO        = 0x000000ff,\nPH_PERF_SEL_SC2_SEND                     = 0x00000100,\nPH_PERF_SEL_SC2_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x00000101,\nPH_PERF_SEL_SC2_CREDIT_AT_MAX            = 0x00000102,\nPH_PERF_SEL_SC2_CREDIT_AT_MAX_NO_PENDING_SEND = 0x00000103,\nPH_PERF_SEL_SC2_GFX_PIPE0_TO_1_TRANSITION = 0x00000104,\nPH_PERF_SEL_SC2_GFX_PIPE1_TO_0_TRANSITION = 0x00000105,\nPH_PERF_SEL_SC2_GFX_PIPE_EOP_PRIM_PROVOKED_TRANSITION = 0x00000106,\nPH_PERF_SEL_SC2_GFX_PIPE_EVENT_PROVOKED_TRANSITION = 0x00000107,\nPH_PERF_SEL_SC2_PA0_DATA_FIFO_RD         = 0x00000108,\nPH_PERF_SEL_SC2_PA0_DATA_FIFO_WE         = 0x00000109,\nPH_PERF_SEL_SC2_PA0_FIFO_EMPTY           = 0x0000010a,\nPH_PERF_SEL_SC2_PA0_FIFO_FULL            = 0x0000010b,\nPH_PERF_SEL_SC2_PA0_NULL_WE              = 0x0000010c,\nPH_PERF_SEL_SC2_PA0_EVENT_WE             = 0x0000010d,\nPH_PERF_SEL_SC2_PA0_FPOV_WE              = 0x0000010e,\nPH_PERF_SEL_SC2_PA0_LPOV_WE              = 0x0000010f,\nPH_PERF_SEL_SC2_PA0_EOP_WE               = 0x00000110,\nPH_PERF_SEL_SC2_PA0_DATA_FIFO_EOP_RD     = 0x00000111,\nPH_PERF_SEL_SC2_PA0_EOPG_WE              = 0x00000112,\nPH_PERF_SEL_SC2_PA0_DEALLOC_4_0_RD       = 0x00000113,\nPH_PERF_SEL_SC2_PA1_DATA_FIFO_RD         = 0x00000114,\nPH_PERF_SEL_SC2_PA1_DATA_FIFO_WE         = 0x00000115,\nPH_PERF_SEL_SC2_PA1_FIFO_EMPTY           = 0x00000116,\nPH_PERF_SEL_SC2_PA1_FIFO_FULL            = 0x00000117,\nPH_PERF_SEL_SC2_PA1_NULL_WE              = 0x00000118,\nPH_PERF_SEL_SC2_PA1_EVENT_WE             = 0x00000119,\nPH_PERF_SEL_SC2_PA1_FPOV_WE              = 0x0000011a,\nPH_PERF_SEL_SC2_PA1_LPOV_WE              = 0x0000011b,\nPH_PERF_SEL_SC2_PA1_EOP_WE               = 0x0000011c,\nPH_PERF_SEL_SC2_PA1_DATA_FIFO_EOP_RD     = 0x0000011d,\nPH_PERF_SEL_SC2_PA1_EOPG_WE              = 0x0000011e,\nPH_PERF_SEL_SC2_PA1_DEALLOC_4_0_RD       = 0x0000011f,\nPH_PERF_SEL_SC2_PA2_DATA_FIFO_RD         = 0x00000120,\nPH_PERF_SEL_SC2_PA2_DATA_FIFO_WE         = 0x00000121,\nPH_PERF_SEL_SC2_PA2_FIFO_EMPTY           = 0x00000122,\nPH_PERF_SEL_SC2_PA2_FIFO_FULL            = 0x00000123,\nPH_PERF_SEL_SC2_PA2_NULL_WE              = 0x00000124,\nPH_PERF_SEL_SC2_PA2_EVENT_WE             = 0x00000125,\nPH_PERF_SEL_SC2_PA2_FPOV_WE              = 0x00000126,\nPH_PERF_SEL_SC2_PA2_LPOV_WE              = 0x00000127,\nPH_PERF_SEL_SC2_PA2_EOP_WE               = 0x00000128,\nPH_PERF_SEL_SC2_PA2_DATA_FIFO_EOP_RD     = 0x00000129,\nPH_PERF_SEL_SC2_PA2_EOPG_WE              = 0x0000012a,\nPH_PERF_SEL_SC2_PA2_DEALLOC_4_0_RD       = 0x0000012b,\nPH_PERF_SEL_SC2_PA3_DATA_FIFO_RD         = 0x0000012c,\nPH_PERF_SEL_SC2_PA3_DATA_FIFO_WE         = 0x0000012d,\nPH_PERF_SEL_SC2_PA3_FIFO_EMPTY           = 0x0000012e,\nPH_PERF_SEL_SC2_PA3_FIFO_FULL            = 0x0000012f,\nPH_PERF_SEL_SC2_PA3_NULL_WE              = 0x00000130,\nPH_PERF_SEL_SC2_PA3_EVENT_WE             = 0x00000131,\nPH_PERF_SEL_SC2_PA3_FPOV_WE              = 0x00000132,\nPH_PERF_SEL_SC2_PA3_LPOV_WE              = 0x00000133,\nPH_PERF_SEL_SC2_PA3_EOP_WE               = 0x00000134,\nPH_PERF_SEL_SC2_PA3_DATA_FIFO_EOP_RD     = 0x00000135,\nPH_PERF_SEL_SC2_PA3_EOPG_WE              = 0x00000136,\nPH_PERF_SEL_SC2_PA3_DEALLOC_4_0_RD       = 0x00000137,\nPH_PERF_SEL_SC2_PA4_DATA_FIFO_RD         = 0x00000138,\nPH_PERF_SEL_SC2_PA4_DATA_FIFO_WE         = 0x00000139,\nPH_PERF_SEL_SC2_PA4_FIFO_EMPTY           = 0x0000013a,\nPH_PERF_SEL_SC2_PA4_FIFO_FULL            = 0x0000013b,\nPH_PERF_SEL_SC2_PA4_NULL_WE              = 0x0000013c,\nPH_PERF_SEL_SC2_PA4_EVENT_WE             = 0x0000013d,\nPH_PERF_SEL_SC2_PA4_FPOV_WE              = 0x0000013e,\nPH_PERF_SEL_SC2_PA4_LPOV_WE              = 0x0000013f,\nPH_PERF_SEL_SC2_PA4_EOP_WE               = 0x00000140,\nPH_PERF_SEL_SC2_PA4_DATA_FIFO_EOP_RD     = 0x00000141,\nPH_PERF_SEL_SC2_PA4_EOPG_WE              = 0x00000142,\nPH_PERF_SEL_SC2_PA4_DEALLOC_4_0_RD       = 0x00000143,\nPH_PERF_SEL_SC2_PA5_DATA_FIFO_RD         = 0x00000144,\nPH_PERF_SEL_SC2_PA5_DATA_FIFO_WE         = 0x00000145,\nPH_PERF_SEL_SC2_PA5_FIFO_EMPTY           = 0x00000146,\nPH_PERF_SEL_SC2_PA5_FIFO_FULL            = 0x00000147,\nPH_PERF_SEL_SC2_PA5_NULL_WE              = 0x00000148,\nPH_PERF_SEL_SC2_PA5_EVENT_WE             = 0x00000149,\nPH_PERF_SEL_SC2_PA5_FPOV_WE              = 0x0000014a,\nPH_PERF_SEL_SC2_PA5_LPOV_WE              = 0x0000014b,\nPH_PERF_SEL_SC2_PA5_EOP_WE               = 0x0000014c,\nPH_PERF_SEL_SC2_PA5_DATA_FIFO_EOP_RD     = 0x0000014d,\nPH_PERF_SEL_SC2_PA5_EOPG_WE              = 0x0000014e,\nPH_PERF_SEL_SC2_PA5_DEALLOC_4_0_RD       = 0x0000014f,\nPH_PERF_SEL_SC2_PA6_DATA_FIFO_RD         = 0x00000150,\nPH_PERF_SEL_SC2_PA6_DATA_FIFO_WE         = 0x00000151,\nPH_PERF_SEL_SC2_PA6_FIFO_EMPTY           = 0x00000152,\nPH_PERF_SEL_SC2_PA6_FIFO_FULL            = 0x00000153,\nPH_PERF_SEL_SC2_PA6_NULL_WE              = 0x00000154,\nPH_PERF_SEL_SC2_PA6_EVENT_WE             = 0x00000155,\nPH_PERF_SEL_SC2_PA6_FPOV_WE              = 0x00000156,\nPH_PERF_SEL_SC2_PA6_LPOV_WE              = 0x00000157,\nPH_PERF_SEL_SC2_PA6_EOP_WE               = 0x00000158,\nPH_PERF_SEL_SC2_PA6_DATA_FIFO_EOP_RD     = 0x00000159,\nPH_PERF_SEL_SC2_PA6_EOPG_WE              = 0x0000015a,\nPH_PERF_SEL_SC2_PA6_DEALLOC_4_0_RD       = 0x0000015b,\nPH_PERF_SEL_SC2_PA7_DATA_FIFO_RD         = 0x0000015c,\nPH_PERF_SEL_SC2_PA7_DATA_FIFO_WE         = 0x0000015d,\nPH_PERF_SEL_SC2_PA7_FIFO_EMPTY           = 0x0000015e,\nPH_PERF_SEL_SC2_PA7_FIFO_FULL            = 0x0000015f,\nPH_PERF_SEL_SC2_PA7_NULL_WE              = 0x00000160,\nPH_PERF_SEL_SC2_PA7_EVENT_WE             = 0x00000161,\nPH_PERF_SEL_SC2_PA7_FPOV_WE              = 0x00000162,\nPH_PERF_SEL_SC2_PA7_LPOV_WE              = 0x00000163,\nPH_PERF_SEL_SC2_PA7_EOP_WE               = 0x00000164,\nPH_PERF_SEL_SC2_PA7_DATA_FIFO_EOP_RD     = 0x00000165,\nPH_PERF_SEL_SC2_PA7_EOPG_WE              = 0x00000166,\nPH_PERF_SEL_SC2_PA7_DEALLOC_4_0_RD       = 0x00000167,\nPH_PERF_SEL_SC3_SRPS_WINDOW_VALID        = 0x00000168,\nPH_PERF_SEL_SC3_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES = 0x00000169,\nPH_PERF_SEL_SC3_ARB_XFC_ONLY_PRIM_CYCLES = 0x0000016a,\nPH_PERF_SEL_SC3_ARB_XFC_ONLY_ONE_INC_PER_PRIM = 0x0000016b,\nPH_PERF_SEL_SC3_ARB_STALLED_FROM_BELOW   = 0x0000016c,\nPH_PERF_SEL_SC3_ARB_STARVED_FROM_ABOVE   = 0x0000016d,\nPH_PERF_SEL_SC3_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x0000016e,\nPH_PERF_SEL_SC3_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x0000016f,\nPH_PERF_SEL_SC3_ARB_BUSY                 = 0x00000170,\nPH_PERF_SEL_SC3_ARB_PA_BUSY_SOP          = 0x00000171,\nPH_PERF_SEL_SC3_ARB_EOP_POP_SYNC_POP     = 0x00000172,\nPH_PERF_SEL_SC3_ARB_EVENT_SYNC_POP       = 0x00000173,\nPH_PERF_SEL_SC3_PS_ENG_MULTICYCLE_BUBBLE = 0x00000174,\nPH_PERF_SEL_SC3_EOP_SYNC_WINDOW          = 0x00000175,\nPH_PERF_SEL_SC3_BUSY_PROCESSING_MULTICYCLE_PRIM = 0x00000176,\nPH_PERF_SEL_SC3_BUSY_CNT_NOT_ZERO        = 0x00000177,\nPH_PERF_SEL_SC3_SEND                     = 0x00000178,\nPH_PERF_SEL_SC3_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x00000179,\nPH_PERF_SEL_SC3_CREDIT_AT_MAX            = 0x0000017a,\nPH_PERF_SEL_SC3_CREDIT_AT_MAX_NO_PENDING_SEND = 0x0000017b,\nPH_PERF_SEL_SC3_GFX_PIPE0_TO_1_TRANSITION = 0x0000017c,\nPH_PERF_SEL_SC3_GFX_PIPE1_TO_0_TRANSITION = 0x0000017d,\nPH_PERF_SEL_SC3_GFX_PIPE_EOP_PRIM_PROVOKED_TRANSITION = 0x0000017e,\nPH_PERF_SEL_SC3_GFX_PIPE_EVENT_PROVOKED_TRANSITION = 0x0000017f,\nPH_PERF_SEL_SC3_PA0_DATA_FIFO_RD         = 0x00000180,\nPH_PERF_SEL_SC3_PA0_DATA_FIFO_WE         = 0x00000181,\nPH_PERF_SEL_SC3_PA0_FIFO_EMPTY           = 0x00000182,\nPH_PERF_SEL_SC3_PA0_FIFO_FULL            = 0x00000183,\nPH_PERF_SEL_SC3_PA0_NULL_WE              = 0x00000184,\nPH_PERF_SEL_SC3_PA0_EVENT_WE             = 0x00000185,\nPH_PERF_SEL_SC3_PA0_FPOV_WE              = 0x00000186,\nPH_PERF_SEL_SC3_PA0_LPOV_WE              = 0x00000187,\nPH_PERF_SEL_SC3_PA0_EOP_WE               = 0x00000188,\nPH_PERF_SEL_SC3_PA0_DATA_FIFO_EOP_RD     = 0x00000189,\nPH_PERF_SEL_SC3_PA0_EOPG_WE              = 0x0000018a,\nPH_PERF_SEL_SC3_PA0_DEALLOC_4_0_RD       = 0x0000018b,\nPH_PERF_SEL_SC3_PA1_DATA_FIFO_RD         = 0x0000018c,\nPH_PERF_SEL_SC3_PA1_DATA_FIFO_WE         = 0x0000018d,\nPH_PERF_SEL_SC3_PA1_FIFO_EMPTY           = 0x0000018e,\nPH_PERF_SEL_SC3_PA1_FIFO_FULL            = 0x0000018f,\nPH_PERF_SEL_SC3_PA1_NULL_WE              = 0x00000190,\nPH_PERF_SEL_SC3_PA1_EVENT_WE             = 0x00000191,\nPH_PERF_SEL_SC3_PA1_FPOV_WE              = 0x00000192,\nPH_PERF_SEL_SC3_PA1_LPOV_WE              = 0x00000193,\nPH_PERF_SEL_SC3_PA1_EOP_WE               = 0x00000194,\nPH_PERF_SEL_SC3_PA1_DATA_FIFO_EOP_RD     = 0x00000195,\nPH_PERF_SEL_SC3_PA1_EOPG_WE              = 0x00000196,\nPH_PERF_SEL_SC3_PA1_DEALLOC_4_0_RD       = 0x00000197,\nPH_PERF_SEL_SC3_PA2_DATA_FIFO_RD         = 0x00000198,\nPH_PERF_SEL_SC3_PA2_DATA_FIFO_WE         = 0x00000199,\nPH_PERF_SEL_SC3_PA2_FIFO_EMPTY           = 0x0000019a,\nPH_PERF_SEL_SC3_PA2_FIFO_FULL            = 0x0000019b,\nPH_PERF_SEL_SC3_PA2_NULL_WE              = 0x0000019c,\nPH_PERF_SEL_SC3_PA2_EVENT_WE             = 0x0000019d,\nPH_PERF_SEL_SC3_PA2_FPOV_WE              = 0x0000019e,\nPH_PERF_SEL_SC3_PA2_LPOV_WE              = 0x0000019f,\nPH_PERF_SEL_SC3_PA2_EOP_WE               = 0x000001a0,\nPH_PERF_SEL_SC3_PA2_DATA_FIFO_EOP_RD     = 0x000001a1,\nPH_PERF_SEL_SC3_PA2_EOPG_WE              = 0x000001a2,\nPH_PERF_SEL_SC3_PA2_DEALLOC_4_0_RD       = 0x000001a3,\nPH_PERF_SEL_SC3_PA3_DATA_FIFO_RD         = 0x000001a4,\nPH_PERF_SEL_SC3_PA3_DATA_FIFO_WE         = 0x000001a5,\nPH_PERF_SEL_SC3_PA3_FIFO_EMPTY           = 0x000001a6,\nPH_PERF_SEL_SC3_PA3_FIFO_FULL            = 0x000001a7,\nPH_PERF_SEL_SC3_PA3_NULL_WE              = 0x000001a8,\nPH_PERF_SEL_SC3_PA3_EVENT_WE             = 0x000001a9,\nPH_PERF_SEL_SC3_PA3_FPOV_WE              = 0x000001aa,\nPH_PERF_SEL_SC3_PA3_LPOV_WE              = 0x000001ab,\nPH_PERF_SEL_SC3_PA3_EOP_WE               = 0x000001ac,\nPH_PERF_SEL_SC3_PA3_DATA_FIFO_EOP_RD     = 0x000001ad,\nPH_PERF_SEL_SC3_PA3_EOPG_WE              = 0x000001ae,\nPH_PERF_SEL_SC3_PA3_DEALLOC_4_0_RD       = 0x000001af,\nPH_PERF_SEL_SC3_PA4_DATA_FIFO_RD         = 0x000001b0,\nPH_PERF_SEL_SC3_PA4_DATA_FIFO_WE         = 0x000001b1,\nPH_PERF_SEL_SC3_PA4_FIFO_EMPTY           = 0x000001b2,\nPH_PERF_SEL_SC3_PA4_FIFO_FULL            = 0x000001b3,\nPH_PERF_SEL_SC3_PA4_NULL_WE              = 0x000001b4,\nPH_PERF_SEL_SC3_PA4_EVENT_WE             = 0x000001b5,\nPH_PERF_SEL_SC3_PA4_FPOV_WE              = 0x000001b6,\nPH_PERF_SEL_SC3_PA4_LPOV_WE              = 0x000001b7,\nPH_PERF_SEL_SC3_PA4_EOP_WE               = 0x000001b8,\nPH_PERF_SEL_SC3_PA4_DATA_FIFO_EOP_RD     = 0x000001b9,\nPH_PERF_SEL_SC3_PA4_EOPG_WE              = 0x000001ba,\nPH_PERF_SEL_SC3_PA4_DEALLOC_4_0_RD       = 0x000001bb,\nPH_PERF_SEL_SC3_PA5_DATA_FIFO_RD         = 0x000001bc,\nPH_PERF_SEL_SC3_PA5_DATA_FIFO_WE         = 0x000001bd,\nPH_PERF_SEL_SC3_PA5_FIFO_EMPTY           = 0x000001be,\nPH_PERF_SEL_SC3_PA5_FIFO_FULL            = 0x000001bf,\nPH_PERF_SEL_SC3_PA5_NULL_WE              = 0x000001c0,\nPH_PERF_SEL_SC3_PA5_EVENT_WE             = 0x000001c1,\nPH_PERF_SEL_SC3_PA5_FPOV_WE              = 0x000001c2,\nPH_PERF_SEL_SC3_PA5_LPOV_WE              = 0x000001c3,\nPH_PERF_SEL_SC3_PA5_EOP_WE               = 0x000001c4,\nPH_PERF_SEL_SC3_PA5_DATA_FIFO_EOP_RD     = 0x000001c5,\nPH_PERF_SEL_SC3_PA5_EOPG_WE              = 0x000001c6,\nPH_PERF_SEL_SC3_PA5_DEALLOC_4_0_RD       = 0x000001c7,\nPH_PERF_SEL_SC3_PA6_DATA_FIFO_RD         = 0x000001c8,\nPH_PERF_SEL_SC3_PA6_DATA_FIFO_WE         = 0x000001c9,\nPH_PERF_SEL_SC3_PA6_FIFO_EMPTY           = 0x000001ca,\nPH_PERF_SEL_SC3_PA6_FIFO_FULL            = 0x000001cb,\nPH_PERF_SEL_SC3_PA6_NULL_WE              = 0x000001cc,\nPH_PERF_SEL_SC3_PA6_EVENT_WE             = 0x000001cd,\nPH_PERF_SEL_SC3_PA6_FPOV_WE              = 0x000001ce,\nPH_PERF_SEL_SC3_PA6_LPOV_WE              = 0x000001cf,\nPH_PERF_SEL_SC3_PA6_EOP_WE               = 0x000001d0,\nPH_PERF_SEL_SC3_PA6_DATA_FIFO_EOP_RD     = 0x000001d1,\nPH_PERF_SEL_SC3_PA6_EOPG_WE              = 0x000001d2,\nPH_PERF_SEL_SC3_PA6_DEALLOC_4_0_RD       = 0x000001d3,\nPH_PERF_SEL_SC3_PA7_DATA_FIFO_RD         = 0x000001d4,\nPH_PERF_SEL_SC3_PA7_DATA_FIFO_WE         = 0x000001d5,\nPH_PERF_SEL_SC3_PA7_FIFO_EMPTY           = 0x000001d6,\nPH_PERF_SEL_SC3_PA7_FIFO_FULL            = 0x000001d7,\nPH_PERF_SEL_SC3_PA7_NULL_WE              = 0x000001d8,\nPH_PERF_SEL_SC3_PA7_EVENT_WE             = 0x000001d9,\nPH_PERF_SEL_SC3_PA7_FPOV_WE              = 0x000001da,\nPH_PERF_SEL_SC3_PA7_LPOV_WE              = 0x000001db,\nPH_PERF_SEL_SC3_PA7_EOP_WE               = 0x000001dc,\nPH_PERF_SEL_SC3_PA7_DATA_FIFO_EOP_RD     = 0x000001dd,\nPH_PERF_SEL_SC3_PA7_EOPG_WE              = 0x000001de,\nPH_PERF_SEL_SC3_PA7_DEALLOC_4_0_RD       = 0x000001df,\nPH_PERF_SEL_SC4_SRPS_WINDOW_VALID        = 0x000001e0,\nPH_PERF_SEL_SC4_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES = 0x000001e1,\nPH_PERF_SEL_SC4_ARB_XFC_ONLY_PRIM_CYCLES = 0x000001e2,\nPH_PERF_SEL_SC4_ARB_XFC_ONLY_ONE_INC_PER_PRIM = 0x000001e3,\nPH_PERF_SEL_SC4_ARB_STALLED_FROM_BELOW   = 0x000001e4,\nPH_PERF_SEL_SC4_ARB_STARVED_FROM_ABOVE   = 0x000001e5,\nPH_PERF_SEL_SC4_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000001e6,\nPH_PERF_SEL_SC4_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000001e7,\nPH_PERF_SEL_SC4_ARB_BUSY                 = 0x000001e8,\nPH_PERF_SEL_SC4_ARB_PA_BUSY_SOP          = 0x000001e9,\nPH_PERF_SEL_SC4_ARB_EOP_POP_SYNC_POP     = 0x000001ea,\nPH_PERF_SEL_SC4_ARB_EVENT_SYNC_POP       = 0x000001eb,\nPH_PERF_SEL_SC4_PS_ENG_MULTICYCLE_BUBBLE = 0x000001ec,\nPH_PERF_SEL_SC4_EOP_SYNC_WINDOW          = 0x000001ed,\nPH_PERF_SEL_SC4_BUSY_PROCESSING_MULTICYCLE_PRIM = 0x000001ee,\nPH_PERF_SEL_SC4_BUSY_CNT_NOT_ZERO        = 0x000001ef,\nPH_PERF_SEL_SC4_SEND                     = 0x000001f0,\nPH_PERF_SEL_SC4_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x000001f1,\nPH_PERF_SEL_SC4_CREDIT_AT_MAX            = 0x000001f2,\nPH_PERF_SEL_SC4_CREDIT_AT_MAX_NO_PENDING_SEND = 0x000001f3,\nPH_PERF_SEL_SC4_GFX_PIPE0_TO_1_TRANSITION = 0x000001f4,\nPH_PERF_SEL_SC4_GFX_PIPE1_TO_0_TRANSITION = 0x000001f5,\nPH_PERF_SEL_SC4_GFX_PIPE_EOP_PRIM_PROVOKED_TRANSITION = 0x000001f6,\nPH_PERF_SEL_SC4_GFX_PIPE_EVENT_PROVOKED_TRANSITION = 0x000001f7,\nPH_PERF_SEL_SC4_PA0_DATA_FIFO_RD         = 0x000001f8,\nPH_PERF_SEL_SC4_PA0_DATA_FIFO_WE         = 0x000001f9,\nPH_PERF_SEL_SC4_PA0_FIFO_EMPTY           = 0x000001fa,\nPH_PERF_SEL_SC4_PA0_FIFO_FULL            = 0x000001fb,\nPH_PERF_SEL_SC4_PA0_NULL_WE              = 0x000001fc,\nPH_PERF_SEL_SC4_PA0_EVENT_WE             = 0x000001fd,\nPH_PERF_SEL_SC4_PA0_FPOV_WE              = 0x000001fe,\nPH_PERF_SEL_SC4_PA0_LPOV_WE              = 0x000001ff,\nPH_PERF_SEL_SC4_PA0_EOP_WE               = 0x00000200,\nPH_PERF_SEL_SC4_PA0_DATA_FIFO_EOP_RD     = 0x00000201,\nPH_PERF_SEL_SC4_PA0_EOPG_WE              = 0x00000202,\nPH_PERF_SEL_SC4_PA0_DEALLOC_4_0_RD       = 0x00000203,\nPH_PERF_SEL_SC4_PA1_DATA_FIFO_RD         = 0x00000204,\nPH_PERF_SEL_SC4_PA1_DATA_FIFO_WE         = 0x00000205,\nPH_PERF_SEL_SC4_PA1_FIFO_EMPTY           = 0x00000206,\nPH_PERF_SEL_SC4_PA1_FIFO_FULL            = 0x00000207,\nPH_PERF_SEL_SC4_PA1_NULL_WE              = 0x00000208,\nPH_PERF_SEL_SC4_PA1_EVENT_WE             = 0x00000209,\nPH_PERF_SEL_SC4_PA1_FPOV_WE              = 0x0000020a,\nPH_PERF_SEL_SC4_PA1_LPOV_WE              = 0x0000020b,\nPH_PERF_SEL_SC4_PA1_EOP_WE               = 0x0000020c,\nPH_PERF_SEL_SC4_PA1_DATA_FIFO_EOP_RD     = 0x0000020d,\nPH_PERF_SEL_SC4_PA1_EOPG_WE              = 0x0000020e,\nPH_PERF_SEL_SC4_PA1_DEALLOC_4_0_RD       = 0x0000020f,\nPH_PERF_SEL_SC4_PA2_DATA_FIFO_RD         = 0x00000210,\nPH_PERF_SEL_SC4_PA2_DATA_FIFO_WE         = 0x00000211,\nPH_PERF_SEL_SC4_PA2_FIFO_EMPTY           = 0x00000212,\nPH_PERF_SEL_SC4_PA2_FIFO_FULL            = 0x00000213,\nPH_PERF_SEL_SC4_PA2_NULL_WE              = 0x00000214,\nPH_PERF_SEL_SC4_PA2_EVENT_WE             = 0x00000215,\nPH_PERF_SEL_SC4_PA2_FPOV_WE              = 0x00000216,\nPH_PERF_SEL_SC4_PA2_LPOV_WE              = 0x00000217,\nPH_PERF_SEL_SC4_PA2_EOP_WE               = 0x00000218,\nPH_PERF_SEL_SC4_PA2_DATA_FIFO_EOP_RD     = 0x00000219,\nPH_PERF_SEL_SC4_PA2_EOPG_WE              = 0x0000021a,\nPH_PERF_SEL_SC4_PA2_DEALLOC_4_0_RD       = 0x0000021b,\nPH_PERF_SEL_SC4_PA3_DATA_FIFO_RD         = 0x0000021c,\nPH_PERF_SEL_SC4_PA3_DATA_FIFO_WE         = 0x0000021d,\nPH_PERF_SEL_SC4_PA3_FIFO_EMPTY           = 0x0000021e,\nPH_PERF_SEL_SC4_PA3_FIFO_FULL            = 0x0000021f,\nPH_PERF_SEL_SC4_PA3_NULL_WE              = 0x00000220,\nPH_PERF_SEL_SC4_PA3_EVENT_WE             = 0x00000221,\nPH_PERF_SEL_SC4_PA3_FPOV_WE              = 0x00000222,\nPH_PERF_SEL_SC4_PA3_LPOV_WE              = 0x00000223,\nPH_PERF_SEL_SC4_PA3_EOP_WE               = 0x00000224,\nPH_PERF_SEL_SC4_PA3_DATA_FIFO_EOP_RD     = 0x00000225,\nPH_PERF_SEL_SC4_PA3_EOPG_WE              = 0x00000226,\nPH_PERF_SEL_SC4_PA3_DEALLOC_4_0_RD       = 0x00000227,\nPH_PERF_SEL_SC4_PA4_DATA_FIFO_RD         = 0x00000228,\nPH_PERF_SEL_SC4_PA4_DATA_FIFO_WE         = 0x00000229,\nPH_PERF_SEL_SC4_PA4_FIFO_EMPTY           = 0x0000022a,\nPH_PERF_SEL_SC4_PA4_FIFO_FULL            = 0x0000022b,\nPH_PERF_SEL_SC4_PA4_NULL_WE              = 0x0000022c,\nPH_PERF_SEL_SC4_PA4_EVENT_WE             = 0x0000022d,\nPH_PERF_SEL_SC4_PA4_FPOV_WE              = 0x0000022e,\nPH_PERF_SEL_SC4_PA4_LPOV_WE              = 0x0000022f,\nPH_PERF_SEL_SC4_PA4_EOP_WE               = 0x00000230,\nPH_PERF_SEL_SC4_PA4_DATA_FIFO_EOP_RD     = 0x00000231,\nPH_PERF_SEL_SC4_PA4_EOPG_WE              = 0x00000232,\nPH_PERF_SEL_SC4_PA4_DEALLOC_4_0_RD       = 0x00000233,\nPH_PERF_SEL_SC4_PA5_DATA_FIFO_RD         = 0x00000234,\nPH_PERF_SEL_SC4_PA5_DATA_FIFO_WE         = 0x00000235,\nPH_PERF_SEL_SC4_PA5_FIFO_EMPTY           = 0x00000236,\nPH_PERF_SEL_SC4_PA5_FIFO_FULL            = 0x00000237,\nPH_PERF_SEL_SC4_PA5_NULL_WE              = 0x00000238,\nPH_PERF_SEL_SC4_PA5_EVENT_WE             = 0x00000239,\nPH_PERF_SEL_SC4_PA5_FPOV_WE              = 0x0000023a,\nPH_PERF_SEL_SC4_PA5_LPOV_WE              = 0x0000023b,\nPH_PERF_SEL_SC4_PA5_EOP_WE               = 0x0000023c,\nPH_PERF_SEL_SC4_PA5_DATA_FIFO_EOP_RD     = 0x0000023d,\nPH_PERF_SEL_SC4_PA5_EOPG_WE              = 0x0000023e,\nPH_PERF_SEL_SC4_PA5_DEALLOC_4_0_RD       = 0x0000023f,\nPH_PERF_SEL_SC4_PA6_DATA_FIFO_RD         = 0x00000240,\nPH_PERF_SEL_SC4_PA6_DATA_FIFO_WE         = 0x00000241,\nPH_PERF_SEL_SC4_PA6_FIFO_EMPTY           = 0x00000242,\nPH_PERF_SEL_SC4_PA6_FIFO_FULL            = 0x00000243,\nPH_PERF_SEL_SC4_PA6_NULL_WE              = 0x00000244,\nPH_PERF_SEL_SC4_PA6_EVENT_WE             = 0x00000245,\nPH_PERF_SEL_SC4_PA6_FPOV_WE              = 0x00000246,\nPH_PERF_SEL_SC4_PA6_LPOV_WE              = 0x00000247,\nPH_PERF_SEL_SC4_PA6_EOP_WE               = 0x00000248,\nPH_PERF_SEL_SC4_PA6_DATA_FIFO_EOP_RD     = 0x00000249,\nPH_PERF_SEL_SC4_PA6_EOPG_WE              = 0x0000024a,\nPH_PERF_SEL_SC4_PA6_DEALLOC_4_0_RD       = 0x0000024b,\nPH_PERF_SEL_SC4_PA7_DATA_FIFO_RD         = 0x0000024c,\nPH_PERF_SEL_SC4_PA7_DATA_FIFO_WE         = 0x0000024d,\nPH_PERF_SEL_SC4_PA7_FIFO_EMPTY           = 0x0000024e,\nPH_PERF_SEL_SC4_PA7_FIFO_FULL            = 0x0000024f,\nPH_PERF_SEL_SC4_PA7_NULL_WE              = 0x00000250,\nPH_PERF_SEL_SC4_PA7_EVENT_WE             = 0x00000251,\nPH_PERF_SEL_SC4_PA7_FPOV_WE              = 0x00000252,\nPH_PERF_SEL_SC4_PA7_LPOV_WE              = 0x00000253,\nPH_PERF_SEL_SC4_PA7_EOP_WE               = 0x00000254,\nPH_PERF_SEL_SC4_PA7_DATA_FIFO_EOP_RD     = 0x00000255,\nPH_PERF_SEL_SC4_PA7_EOPG_WE              = 0x00000256,\nPH_PERF_SEL_SC4_PA7_DEALLOC_4_0_RD       = 0x00000257,\nPH_PERF_SEL_SC5_SRPS_WINDOW_VALID        = 0x00000258,\nPH_PERF_SEL_SC5_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES = 0x00000259,\nPH_PERF_SEL_SC5_ARB_XFC_ONLY_PRIM_CYCLES = 0x0000025a,\nPH_PERF_SEL_SC5_ARB_XFC_ONLY_ONE_INC_PER_PRIM = 0x0000025b,\nPH_PERF_SEL_SC5_ARB_STALLED_FROM_BELOW   = 0x0000025c,\nPH_PERF_SEL_SC5_ARB_STARVED_FROM_ABOVE   = 0x0000025d,\nPH_PERF_SEL_SC5_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x0000025e,\nPH_PERF_SEL_SC5_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x0000025f,\nPH_PERF_SEL_SC5_ARB_BUSY                 = 0x00000260,\nPH_PERF_SEL_SC5_ARB_PA_BUSY_SOP          = 0x00000261,\nPH_PERF_SEL_SC5_ARB_EOP_POP_SYNC_POP     = 0x00000262,\nPH_PERF_SEL_SC5_ARB_EVENT_SYNC_POP       = 0x00000263,\nPH_PERF_SEL_SC5_PS_ENG_MULTICYCLE_BUBBLE = 0x00000264,\nPH_PERF_SEL_SC5_EOP_SYNC_WINDOW          = 0x00000265,\nPH_PERF_SEL_SC5_BUSY_PROCESSING_MULTICYCLE_PRIM = 0x00000266,\nPH_PERF_SEL_SC5_BUSY_CNT_NOT_ZERO        = 0x00000267,\nPH_PERF_SEL_SC5_SEND                     = 0x00000268,\nPH_PERF_SEL_SC5_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x00000269,\nPH_PERF_SEL_SC5_CREDIT_AT_MAX            = 0x0000026a,\nPH_PERF_SEL_SC5_CREDIT_AT_MAX_NO_PENDING_SEND = 0x0000026b,\nPH_PERF_SEL_SC5_GFX_PIPE0_TO_1_TRANSITION = 0x0000026c,\nPH_PERF_SEL_SC5_GFX_PIPE1_TO_0_TRANSITION = 0x0000026d,\nPH_PERF_SEL_SC5_GFX_PIPE_EOP_PRIM_PROVOKED_TRANSITION = 0x0000026e,\nPH_PERF_SEL_SC5_GFX_PIPE_EVENT_PROVOKED_TRANSITION = 0x0000026f,\nPH_PERF_SEL_SC5_PA0_DATA_FIFO_RD         = 0x00000270,\nPH_PERF_SEL_SC5_PA0_DATA_FIFO_WE         = 0x00000271,\nPH_PERF_SEL_SC5_PA0_FIFO_EMPTY           = 0x00000272,\nPH_PERF_SEL_SC5_PA0_FIFO_FULL            = 0x00000273,\nPH_PERF_SEL_SC5_PA0_NULL_WE              = 0x00000274,\nPH_PERF_SEL_SC5_PA0_EVENT_WE             = 0x00000275,\nPH_PERF_SEL_SC5_PA0_FPOV_WE              = 0x00000276,\nPH_PERF_SEL_SC5_PA0_LPOV_WE              = 0x00000277,\nPH_PERF_SEL_SC5_PA0_EOP_WE               = 0x00000278,\nPH_PERF_SEL_SC5_PA0_DATA_FIFO_EOP_RD     = 0x00000279,\nPH_PERF_SEL_SC5_PA0_EOPG_WE              = 0x0000027a,\nPH_PERF_SEL_SC5_PA0_DEALLOC_4_0_RD       = 0x0000027b,\nPH_PERF_SEL_SC5_PA1_DATA_FIFO_RD         = 0x0000027c,\nPH_PERF_SEL_SC5_PA1_DATA_FIFO_WE         = 0x0000027d,\nPH_PERF_SEL_SC5_PA1_FIFO_EMPTY           = 0x0000027e,\nPH_PERF_SEL_SC5_PA1_FIFO_FULL            = 0x0000027f,\nPH_PERF_SEL_SC5_PA1_NULL_WE              = 0x00000280,\nPH_PERF_SEL_SC5_PA1_EVENT_WE             = 0x00000281,\nPH_PERF_SEL_SC5_PA1_FPOV_WE              = 0x00000282,\nPH_PERF_SEL_SC5_PA1_LPOV_WE              = 0x00000283,\nPH_PERF_SEL_SC5_PA1_EOP_WE               = 0x00000284,\nPH_PERF_SEL_SC5_PA1_DATA_FIFO_EOP_RD     = 0x00000285,\nPH_PERF_SEL_SC5_PA1_EOPG_WE              = 0x00000286,\nPH_PERF_SEL_SC5_PA1_DEALLOC_4_0_RD       = 0x00000287,\nPH_PERF_SEL_SC5_PA2_DATA_FIFO_RD         = 0x00000288,\nPH_PERF_SEL_SC5_PA2_DATA_FIFO_WE         = 0x00000289,\nPH_PERF_SEL_SC5_PA2_FIFO_EMPTY           = 0x0000028a,\nPH_PERF_SEL_SC5_PA2_FIFO_FULL            = 0x0000028b,\nPH_PERF_SEL_SC5_PA2_NULL_WE              = 0x0000028c,\nPH_PERF_SEL_SC5_PA2_EVENT_WE             = 0x0000028d,\nPH_PERF_SEL_SC5_PA2_FPOV_WE              = 0x0000028e,\nPH_PERF_SEL_SC5_PA2_LPOV_WE              = 0x0000028f,\nPH_PERF_SEL_SC5_PA2_EOP_WE               = 0x00000290,\nPH_PERF_SEL_SC5_PA2_DATA_FIFO_EOP_RD     = 0x00000291,\nPH_PERF_SEL_SC5_PA2_EOPG_WE              = 0x00000292,\nPH_PERF_SEL_SC5_PA2_DEALLOC_4_0_RD       = 0x00000293,\nPH_PERF_SEL_SC5_PA3_DATA_FIFO_RD         = 0x00000294,\nPH_PERF_SEL_SC5_PA3_DATA_FIFO_WE         = 0x00000295,\nPH_PERF_SEL_SC5_PA3_FIFO_EMPTY           = 0x00000296,\nPH_PERF_SEL_SC5_PA3_FIFO_FULL            = 0x00000297,\nPH_PERF_SEL_SC5_PA3_NULL_WE              = 0x00000298,\nPH_PERF_SEL_SC5_PA3_EVENT_WE             = 0x00000299,\nPH_PERF_SEL_SC5_PA3_FPOV_WE              = 0x0000029a,\nPH_PERF_SEL_SC5_PA3_LPOV_WE              = 0x0000029b,\nPH_PERF_SEL_SC5_PA3_EOP_WE               = 0x0000029c,\nPH_PERF_SEL_SC5_PA3_DATA_FIFO_EOP_RD     = 0x0000029d,\nPH_PERF_SEL_SC5_PA3_EOPG_WE              = 0x0000029e,\nPH_PERF_SEL_SC5_PA3_DEALLOC_4_0_RD       = 0x0000029f,\nPH_PERF_SEL_SC5_PA4_DATA_FIFO_RD         = 0x000002a0,\nPH_PERF_SEL_SC5_PA4_DATA_FIFO_WE         = 0x000002a1,\nPH_PERF_SEL_SC5_PA4_FIFO_EMPTY           = 0x000002a2,\nPH_PERF_SEL_SC5_PA4_FIFO_FULL            = 0x000002a3,\nPH_PERF_SEL_SC5_PA4_NULL_WE              = 0x000002a4,\nPH_PERF_SEL_SC5_PA4_EVENT_WE             = 0x000002a5,\nPH_PERF_SEL_SC5_PA4_FPOV_WE              = 0x000002a6,\nPH_PERF_SEL_SC5_PA4_LPOV_WE              = 0x000002a7,\nPH_PERF_SEL_SC5_PA4_EOP_WE               = 0x000002a8,\nPH_PERF_SEL_SC5_PA4_DATA_FIFO_EOP_RD     = 0x000002a9,\nPH_PERF_SEL_SC5_PA4_EOPG_WE              = 0x000002aa,\nPH_PERF_SEL_SC5_PA4_DEALLOC_4_0_RD       = 0x000002ab,\nPH_PERF_SEL_SC5_PA5_DATA_FIFO_RD         = 0x000002ac,\nPH_PERF_SEL_SC5_PA5_DATA_FIFO_WE         = 0x000002ad,\nPH_PERF_SEL_SC5_PA5_FIFO_EMPTY           = 0x000002ae,\nPH_PERF_SEL_SC5_PA5_FIFO_FULL            = 0x000002af,\nPH_PERF_SEL_SC5_PA5_NULL_WE              = 0x000002b0,\nPH_PERF_SEL_SC5_PA5_EVENT_WE             = 0x000002b1,\nPH_PERF_SEL_SC5_PA5_FPOV_WE              = 0x000002b2,\nPH_PERF_SEL_SC5_PA5_LPOV_WE              = 0x000002b3,\nPH_PERF_SEL_SC5_PA5_EOP_WE               = 0x000002b4,\nPH_PERF_SEL_SC5_PA5_DATA_FIFO_EOP_RD     = 0x000002b5,\nPH_PERF_SEL_SC5_PA5_EOPG_WE              = 0x000002b6,\nPH_PERF_SEL_SC5_PA5_DEALLOC_4_0_RD       = 0x000002b7,\nPH_PERF_SEL_SC5_PA6_DATA_FIFO_RD         = 0x000002b8,\nPH_PERF_SEL_SC5_PA6_DATA_FIFO_WE         = 0x000002b9,\nPH_PERF_SEL_SC5_PA6_FIFO_EMPTY           = 0x000002ba,\nPH_PERF_SEL_SC5_PA6_FIFO_FULL            = 0x000002bb,\nPH_PERF_SEL_SC5_PA6_NULL_WE              = 0x000002bc,\nPH_PERF_SEL_SC5_PA6_EVENT_WE             = 0x000002bd,\nPH_PERF_SEL_SC5_PA6_FPOV_WE              = 0x000002be,\nPH_PERF_SEL_SC5_PA6_LPOV_WE              = 0x000002bf,\nPH_PERF_SEL_SC5_PA6_EOP_WE               = 0x000002c0,\nPH_PERF_SEL_SC5_PA6_DATA_FIFO_EOP_RD     = 0x000002c1,\nPH_PERF_SEL_SC5_PA6_EOPG_WE              = 0x000002c2,\nPH_PERF_SEL_SC5_PA6_DEALLOC_4_0_RD       = 0x000002c3,\nPH_PERF_SEL_SC5_PA7_DATA_FIFO_RD         = 0x000002c4,\nPH_PERF_SEL_SC5_PA7_DATA_FIFO_WE         = 0x000002c5,\nPH_PERF_SEL_SC5_PA7_FIFO_EMPTY           = 0x000002c6,\nPH_PERF_SEL_SC5_PA7_FIFO_FULL            = 0x000002c7,\nPH_PERF_SEL_SC5_PA7_NULL_WE              = 0x000002c8,\nPH_PERF_SEL_SC5_PA7_EVENT_WE             = 0x000002c9,\nPH_PERF_SEL_SC5_PA7_FPOV_WE              = 0x000002ca,\nPH_PERF_SEL_SC5_PA7_LPOV_WE              = 0x000002cb,\nPH_PERF_SEL_SC5_PA7_EOP_WE               = 0x000002cc,\nPH_PERF_SEL_SC5_PA7_DATA_FIFO_EOP_RD     = 0x000002cd,\nPH_PERF_SEL_SC5_PA7_EOPG_WE              = 0x000002ce,\nPH_PERF_SEL_SC5_PA7_DEALLOC_4_0_RD       = 0x000002cf,\nPH_PERF_SEL_SC6_SRPS_WINDOW_VALID        = 0x000002d0,\nPH_PERF_SEL_SC6_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES = 0x000002d1,\nPH_PERF_SEL_SC6_ARB_XFC_ONLY_PRIM_CYCLES = 0x000002d2,\nPH_PERF_SEL_SC6_ARB_XFC_ONLY_ONE_INC_PER_PRIM = 0x000002d3,\nPH_PERF_SEL_SC6_ARB_STALLED_FROM_BELOW   = 0x000002d4,\nPH_PERF_SEL_SC6_ARB_STARVED_FROM_ABOVE   = 0x000002d5,\nPH_PERF_SEL_SC6_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000002d6,\nPH_PERF_SEL_SC6_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000002d7,\nPH_PERF_SEL_SC6_ARB_BUSY                 = 0x000002d8,\nPH_PERF_SEL_SC6_ARB_PA_BUSY_SOP          = 0x000002d9,\nPH_PERF_SEL_SC6_ARB_EOP_POP_SYNC_POP     = 0x000002da,\nPH_PERF_SEL_SC6_ARB_EVENT_SYNC_POP       = 0x000002db,\nPH_PERF_SEL_SC6_PS_ENG_MULTICYCLE_BUBBLE = 0x000002dc,\nPH_PERF_SEL_SC6_EOP_SYNC_WINDOW          = 0x000002dd,\nPH_PERF_SEL_SC6_BUSY_PROCESSING_MULTICYCLE_PRIM = 0x000002de,\nPH_PERF_SEL_SC6_BUSY_CNT_NOT_ZERO        = 0x000002df,\nPH_PERF_SEL_SC6_SEND                     = 0x000002e0,\nPH_PERF_SEL_SC6_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x000002e1,\nPH_PERF_SEL_SC6_CREDIT_AT_MAX            = 0x000002e2,\nPH_PERF_SEL_SC6_CREDIT_AT_MAX_NO_PENDING_SEND = 0x000002e3,\nPH_PERF_SEL_SC6_GFX_PIPE0_TO_1_TRANSITION = 0x000002e4,\nPH_PERF_SEL_SC6_GFX_PIPE1_TO_0_TRANSITION = 0x000002e5,\nPH_PERF_SEL_SC6_GFX_PIPE_EOP_PRIM_PROVOKED_TRANSITION = 0x000002e6,\nPH_PERF_SEL_SC6_GFX_PIPE_EVENT_PROVOKED_TRANSITION = 0x000002e7,\nPH_PERF_SEL_SC6_PA0_DATA_FIFO_RD         = 0x000002e8,\nPH_PERF_SEL_SC6_PA0_DATA_FIFO_WE         = 0x000002e9,\nPH_PERF_SEL_SC6_PA0_FIFO_EMPTY           = 0x000002ea,\nPH_PERF_SEL_SC6_PA0_FIFO_FULL            = 0x000002eb,\nPH_PERF_SEL_SC6_PA0_NULL_WE              = 0x000002ec,\nPH_PERF_SEL_SC6_PA0_EVENT_WE             = 0x000002ed,\nPH_PERF_SEL_SC6_PA0_FPOV_WE              = 0x000002ee,\nPH_PERF_SEL_SC6_PA0_LPOV_WE              = 0x000002ef,\nPH_PERF_SEL_SC6_PA0_EOP_WE               = 0x000002f0,\nPH_PERF_SEL_SC6_PA0_DATA_FIFO_EOP_RD     = 0x000002f1,\nPH_PERF_SEL_SC6_PA0_EOPG_WE              = 0x000002f2,\nPH_PERF_SEL_SC6_PA0_DEALLOC_4_0_RD       = 0x000002f3,\nPH_PERF_SEL_SC6_PA1_DATA_FIFO_RD         = 0x000002f4,\nPH_PERF_SEL_SC6_PA1_DATA_FIFO_WE         = 0x000002f5,\nPH_PERF_SEL_SC6_PA1_FIFO_EMPTY           = 0x000002f6,\nPH_PERF_SEL_SC6_PA1_FIFO_FULL            = 0x000002f7,\nPH_PERF_SEL_SC6_PA1_NULL_WE              = 0x000002f8,\nPH_PERF_SEL_SC6_PA1_EVENT_WE             = 0x000002f9,\nPH_PERF_SEL_SC6_PA1_FPOV_WE              = 0x000002fa,\nPH_PERF_SEL_SC6_PA1_LPOV_WE              = 0x000002fb,\nPH_PERF_SEL_SC6_PA1_EOP_WE               = 0x000002fc,\nPH_PERF_SEL_SC6_PA1_DATA_FIFO_EOP_RD     = 0x000002fd,\nPH_PERF_SEL_SC6_PA1_EOPG_WE              = 0x000002fe,\nPH_PERF_SEL_SC6_PA1_DEALLOC_4_0_RD       = 0x000002ff,\nPH_PERF_SEL_SC6_PA2_DATA_FIFO_RD         = 0x00000300,\nPH_PERF_SEL_SC6_PA2_DATA_FIFO_WE         = 0x00000301,\nPH_PERF_SEL_SC6_PA2_FIFO_EMPTY           = 0x00000302,\nPH_PERF_SEL_SC6_PA2_FIFO_FULL            = 0x00000303,\nPH_PERF_SEL_SC6_PA2_NULL_WE              = 0x00000304,\nPH_PERF_SEL_SC6_PA2_EVENT_WE             = 0x00000305,\nPH_PERF_SEL_SC6_PA2_FPOV_WE              = 0x00000306,\nPH_PERF_SEL_SC6_PA2_LPOV_WE              = 0x00000307,\nPH_PERF_SEL_SC6_PA2_EOP_WE               = 0x00000308,\nPH_PERF_SEL_SC6_PA2_DATA_FIFO_EOP_RD     = 0x00000309,\nPH_PERF_SEL_SC6_PA2_EOPG_WE              = 0x0000030a,\nPH_PERF_SEL_SC6_PA2_DEALLOC_4_0_RD       = 0x0000030b,\nPH_PERF_SEL_SC6_PA3_DATA_FIFO_RD         = 0x0000030c,\nPH_PERF_SEL_SC6_PA3_DATA_FIFO_WE         = 0x0000030d,\nPH_PERF_SEL_SC6_PA3_FIFO_EMPTY           = 0x0000030e,\nPH_PERF_SEL_SC6_PA3_FIFO_FULL            = 0x0000030f,\nPH_PERF_SEL_SC6_PA3_NULL_WE              = 0x00000310,\nPH_PERF_SEL_SC6_PA3_EVENT_WE             = 0x00000311,\nPH_PERF_SEL_SC6_PA3_FPOV_WE              = 0x00000312,\nPH_PERF_SEL_SC6_PA3_LPOV_WE              = 0x00000313,\nPH_PERF_SEL_SC6_PA3_EOP_WE               = 0x00000314,\nPH_PERF_SEL_SC6_PA3_DATA_FIFO_EOP_RD     = 0x00000315,\nPH_PERF_SEL_SC6_PA3_EOPG_WE              = 0x00000316,\nPH_PERF_SEL_SC6_PA3_DEALLOC_4_0_RD       = 0x00000317,\nPH_PERF_SEL_SC6_PA4_DATA_FIFO_RD         = 0x00000318,\nPH_PERF_SEL_SC6_PA4_DATA_FIFO_WE         = 0x00000319,\nPH_PERF_SEL_SC6_PA4_FIFO_EMPTY           = 0x0000031a,\nPH_PERF_SEL_SC6_PA4_FIFO_FULL            = 0x0000031b,\nPH_PERF_SEL_SC6_PA4_NULL_WE              = 0x0000031c,\nPH_PERF_SEL_SC6_PA4_EVENT_WE             = 0x0000031d,\nPH_PERF_SEL_SC6_PA4_FPOV_WE              = 0x0000031e,\nPH_PERF_SEL_SC6_PA4_LPOV_WE              = 0x0000031f,\nPH_PERF_SEL_SC6_PA4_EOP_WE               = 0x00000320,\nPH_PERF_SEL_SC6_PA4_DATA_FIFO_EOP_RD     = 0x00000321,\nPH_PERF_SEL_SC6_PA4_EOPG_WE              = 0x00000322,\nPH_PERF_SEL_SC6_PA4_DEALLOC_4_0_RD       = 0x00000323,\nPH_PERF_SEL_SC6_PA5_DATA_FIFO_RD         = 0x00000324,\nPH_PERF_SEL_SC6_PA5_DATA_FIFO_WE         = 0x00000325,\nPH_PERF_SEL_SC6_PA5_FIFO_EMPTY           = 0x00000326,\nPH_PERF_SEL_SC6_PA5_FIFO_FULL            = 0x00000327,\nPH_PERF_SEL_SC6_PA5_NULL_WE              = 0x00000328,\nPH_PERF_SEL_SC6_PA5_EVENT_WE             = 0x00000329,\nPH_PERF_SEL_SC6_PA5_FPOV_WE              = 0x0000032a,\nPH_PERF_SEL_SC6_PA5_LPOV_WE              = 0x0000032b,\nPH_PERF_SEL_SC6_PA5_EOP_WE               = 0x0000032c,\nPH_PERF_SEL_SC6_PA5_DATA_FIFO_EOP_RD     = 0x0000032d,\nPH_PERF_SEL_SC6_PA5_EOPG_WE              = 0x0000032e,\nPH_PERF_SEL_SC6_PA5_DEALLOC_4_0_RD       = 0x0000032f,\nPH_PERF_SEL_SC6_PA6_DATA_FIFO_RD         = 0x00000330,\nPH_PERF_SEL_SC6_PA6_DATA_FIFO_WE         = 0x00000331,\nPH_PERF_SEL_SC6_PA6_FIFO_EMPTY           = 0x00000332,\nPH_PERF_SEL_SC6_PA6_FIFO_FULL            = 0x00000333,\nPH_PERF_SEL_SC6_PA6_NULL_WE              = 0x00000334,\nPH_PERF_SEL_SC6_PA6_EVENT_WE             = 0x00000335,\nPH_PERF_SEL_SC6_PA6_FPOV_WE              = 0x00000336,\nPH_PERF_SEL_SC6_PA6_LPOV_WE              = 0x00000337,\nPH_PERF_SEL_SC6_PA6_EOP_WE               = 0x00000338,\nPH_PERF_SEL_SC6_PA6_DATA_FIFO_EOP_RD     = 0x00000339,\nPH_PERF_SEL_SC6_PA6_EOPG_WE              = 0x0000033a,\nPH_PERF_SEL_SC6_PA6_DEALLOC_4_0_RD       = 0x0000033b,\nPH_PERF_SEL_SC6_PA7_DATA_FIFO_RD         = 0x0000033c,\nPH_PERF_SEL_SC6_PA7_DATA_FIFO_WE         = 0x0000033d,\nPH_PERF_SEL_SC6_PA7_FIFO_EMPTY           = 0x0000033e,\nPH_PERF_SEL_SC6_PA7_FIFO_FULL            = 0x0000033f,\nPH_PERF_SEL_SC6_PA7_NULL_WE              = 0x00000340,\nPH_PERF_SEL_SC6_PA7_EVENT_WE             = 0x00000341,\nPH_PERF_SEL_SC6_PA7_FPOV_WE              = 0x00000342,\nPH_PERF_SEL_SC6_PA7_LPOV_WE              = 0x00000343,\nPH_PERF_SEL_SC6_PA7_EOP_WE               = 0x00000344,\nPH_PERF_SEL_SC6_PA7_DATA_FIFO_EOP_RD     = 0x00000345,\nPH_PERF_SEL_SC6_PA7_EOPG_WE              = 0x00000346,\nPH_PERF_SEL_SC6_PA7_DEALLOC_4_0_RD       = 0x00000347,\nPH_PERF_SEL_SC7_SRPS_WINDOW_VALID        = 0x00000348,\nPH_PERF_SEL_SC7_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES = 0x00000349,\nPH_PERF_SEL_SC7_ARB_XFC_ONLY_PRIM_CYCLES = 0x0000034a,\nPH_PERF_SEL_SC7_ARB_XFC_ONLY_ONE_INC_PER_PRIM = 0x0000034b,\nPH_PERF_SEL_SC7_ARB_STALLED_FROM_BELOW   = 0x0000034c,\nPH_PERF_SEL_SC7_ARB_STARVED_FROM_ABOVE   = 0x0000034d,\nPH_PERF_SEL_SC7_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x0000034e,\nPH_PERF_SEL_SC7_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x0000034f,\nPH_PERF_SEL_SC7_ARB_BUSY                 = 0x00000350,\nPH_PERF_SEL_SC7_ARB_PA_BUSY_SOP          = 0x00000351,\nPH_PERF_SEL_SC7_ARB_EOP_POP_SYNC_POP     = 0x00000352,\nPH_PERF_SEL_SC7_ARB_EVENT_SYNC_POP       = 0x00000353,\nPH_PERF_SEL_SC7_PS_ENG_MULTICYCLE_BUBBLE = 0x00000354,\nPH_PERF_SEL_SC7_EOP_SYNC_WINDOW          = 0x00000355,\nPH_PERF_SEL_SC7_BUSY_PROCESSING_MULTICYCLE_PRIM = 0x00000356,\nPH_PERF_SEL_SC7_BUSY_CNT_NOT_ZERO        = 0x00000357,\nPH_PERF_SEL_SC7_SEND                     = 0x00000358,\nPH_PERF_SEL_SC7_CREDIT_AT_ZERO_WITH_PENDING_SEND = 0x00000359,\nPH_PERF_SEL_SC7_CREDIT_AT_MAX            = 0x0000035a,\nPH_PERF_SEL_SC7_CREDIT_AT_MAX_NO_PENDING_SEND = 0x0000035b,\nPH_PERF_SEL_SC7_GFX_PIPE0_TO_1_TRANSITION = 0x0000035c,\nPH_PERF_SEL_SC7_GFX_PIPE1_TO_0_TRANSITION = 0x0000035d,\nPH_PERF_SEL_SC7_GFX_PIPE_EOP_PRIM_PROVOKED_TRANSITION = 0x0000035e,\nPH_PERF_SEL_SC7_GFX_PIPE_EVENT_PROVOKED_TRANSITION = 0x0000035f,\nPH_PERF_SEL_SC7_PA0_DATA_FIFO_RD         = 0x00000360,\nPH_PERF_SEL_SC7_PA0_DATA_FIFO_WE         = 0x00000361,\nPH_PERF_SEL_SC7_PA0_FIFO_EMPTY           = 0x00000362,\nPH_PERF_SEL_SC7_PA0_FIFO_FULL            = 0x00000363,\nPH_PERF_SEL_SC7_PA0_NULL_WE              = 0x00000364,\nPH_PERF_SEL_SC7_PA0_EVENT_WE             = 0x00000365,\nPH_PERF_SEL_SC7_PA0_FPOV_WE              = 0x00000366,\nPH_PERF_SEL_SC7_PA0_LPOV_WE              = 0x00000367,\nPH_PERF_SEL_SC7_PA0_EOP_WE               = 0x00000368,\nPH_PERF_SEL_SC7_PA0_DATA_FIFO_EOP_RD     = 0x00000369,\nPH_PERF_SEL_SC7_PA0_EOPG_WE              = 0x0000036a,\nPH_PERF_SEL_SC7_PA0_DEALLOC_4_0_RD       = 0x0000036b,\nPH_PERF_SEL_SC7_PA1_DATA_FIFO_RD         = 0x0000036c,\nPH_PERF_SEL_SC7_PA1_DATA_FIFO_WE         = 0x0000036d,\nPH_PERF_SEL_SC7_PA1_FIFO_EMPTY           = 0x0000036e,\nPH_PERF_SEL_SC7_PA1_FIFO_FULL            = 0x0000036f,\nPH_PERF_SEL_SC7_PA1_NULL_WE              = 0x00000370,\nPH_PERF_SEL_SC7_PA1_EVENT_WE             = 0x00000371,\nPH_PERF_SEL_SC7_PA1_FPOV_WE              = 0x00000372,\nPH_PERF_SEL_SC7_PA1_LPOV_WE              = 0x00000373,\nPH_PERF_SEL_SC7_PA1_EOP_WE               = 0x00000374,\nPH_PERF_SEL_SC7_PA1_DATA_FIFO_EOP_RD     = 0x00000375,\nPH_PERF_SEL_SC7_PA1_EOPG_WE              = 0x00000376,\nPH_PERF_SEL_SC7_PA1_DEALLOC_4_0_RD       = 0x00000377,\nPH_PERF_SEL_SC7_PA2_DATA_FIFO_RD         = 0x00000378,\nPH_PERF_SEL_SC7_PA2_DATA_FIFO_WE         = 0x00000379,\nPH_PERF_SEL_SC7_PA2_FIFO_EMPTY           = 0x0000037a,\nPH_PERF_SEL_SC7_PA2_FIFO_FULL            = 0x0000037b,\nPH_PERF_SEL_SC7_PA2_NULL_WE              = 0x0000037c,\nPH_PERF_SEL_SC7_PA2_EVENT_WE             = 0x0000037d,\nPH_PERF_SEL_SC7_PA2_FPOV_WE              = 0x0000037e,\nPH_PERF_SEL_SC7_PA2_LPOV_WE              = 0x0000037f,\nPH_PERF_SEL_SC7_PA2_EOP_WE               = 0x00000380,\nPH_PERF_SEL_SC7_PA2_DATA_FIFO_EOP_RD     = 0x00000381,\nPH_PERF_SEL_SC7_PA2_EOPG_WE              = 0x00000382,\nPH_PERF_SEL_SC7_PA2_DEALLOC_4_0_RD       = 0x00000383,\nPH_PERF_SEL_SC7_PA3_DATA_FIFO_RD         = 0x00000384,\nPH_PERF_SEL_SC7_PA3_DATA_FIFO_WE         = 0x00000385,\nPH_PERF_SEL_SC7_PA3_FIFO_EMPTY           = 0x00000386,\nPH_PERF_SEL_SC7_PA3_FIFO_FULL            = 0x00000387,\nPH_PERF_SEL_SC7_PA3_NULL_WE              = 0x00000388,\nPH_PERF_SEL_SC7_PA3_EVENT_WE             = 0x00000389,\nPH_PERF_SEL_SC7_PA3_FPOV_WE              = 0x0000038a,\nPH_PERF_SEL_SC7_PA3_LPOV_WE              = 0x0000038b,\nPH_PERF_SEL_SC7_PA3_EOP_WE               = 0x0000038c,\nPH_PERF_SEL_SC7_PA3_DATA_FIFO_EOP_RD     = 0x0000038d,\nPH_PERF_SEL_SC7_PA3_EOPG_WE              = 0x0000038e,\nPH_PERF_SEL_SC7_PA3_DEALLOC_4_0_RD       = 0x0000038f,\nPH_PERF_SEL_SC7_PA4_DATA_FIFO_RD         = 0x00000390,\nPH_PERF_SEL_SC7_PA4_DATA_FIFO_WE         = 0x00000391,\nPH_PERF_SEL_SC7_PA4_FIFO_EMPTY           = 0x00000392,\nPH_PERF_SEL_SC7_PA4_FIFO_FULL            = 0x00000393,\nPH_PERF_SEL_SC7_PA4_NULL_WE              = 0x00000394,\nPH_PERF_SEL_SC7_PA4_EVENT_WE             = 0x00000395,\nPH_PERF_SEL_SC7_PA4_FPOV_WE              = 0x00000396,\nPH_PERF_SEL_SC7_PA4_LPOV_WE              = 0x00000397,\nPH_PERF_SEL_SC7_PA4_EOP_WE               = 0x00000398,\nPH_PERF_SEL_SC7_PA4_DATA_FIFO_EOP_RD     = 0x00000399,\nPH_PERF_SEL_SC7_PA4_EOPG_WE              = 0x0000039a,\nPH_PERF_SEL_SC7_PA4_DEALLOC_4_0_RD       = 0x0000039b,\nPH_PERF_SEL_SC7_PA5_DATA_FIFO_RD         = 0x0000039c,\nPH_PERF_SEL_SC7_PA5_DATA_FIFO_WE         = 0x0000039d,\nPH_PERF_SEL_SC7_PA5_FIFO_EMPTY           = 0x0000039e,\nPH_PERF_SEL_SC7_PA5_FIFO_FULL            = 0x0000039f,\nPH_PERF_SEL_SC7_PA5_NULL_WE              = 0x000003a0,\nPH_PERF_SEL_SC7_PA5_EVENT_WE             = 0x000003a1,\nPH_PERF_SEL_SC7_PA5_FPOV_WE              = 0x000003a2,\nPH_PERF_SEL_SC7_PA5_LPOV_WE              = 0x000003a3,\nPH_PERF_SEL_SC7_PA5_EOP_WE               = 0x000003a4,\nPH_PERF_SEL_SC7_PA5_DATA_FIFO_EOP_RD     = 0x000003a5,\nPH_PERF_SEL_SC7_PA5_EOPG_WE              = 0x000003a6,\nPH_PERF_SEL_SC7_PA5_DEALLOC_4_0_RD       = 0x000003a7,\nPH_PERF_SEL_SC7_PA6_DATA_FIFO_RD         = 0x000003a8,\nPH_PERF_SEL_SC7_PA6_DATA_FIFO_WE         = 0x000003a9,\nPH_PERF_SEL_SC7_PA6_FIFO_EMPTY           = 0x000003aa,\nPH_PERF_SEL_SC7_PA6_FIFO_FULL            = 0x000003ab,\nPH_PERF_SEL_SC7_PA6_NULL_WE              = 0x000003ac,\nPH_PERF_SEL_SC7_PA6_EVENT_WE             = 0x000003ad,\nPH_PERF_SEL_SC7_PA6_FPOV_WE              = 0x000003ae,\nPH_PERF_SEL_SC7_PA6_LPOV_WE              = 0x000003af,\nPH_PERF_SEL_SC7_PA6_EOP_WE               = 0x000003b0,\nPH_PERF_SEL_SC7_PA6_DATA_FIFO_EOP_RD     = 0x000003b1,\nPH_PERF_SEL_SC7_PA6_EOPG_WE              = 0x000003b2,\nPH_PERF_SEL_SC7_PA6_DEALLOC_4_0_RD       = 0x000003b3,\nPH_PERF_SEL_SC7_PA7_DATA_FIFO_RD         = 0x000003b4,\nPH_PERF_SEL_SC7_PA7_DATA_FIFO_WE         = 0x000003b5,\nPH_PERF_SEL_SC7_PA7_FIFO_EMPTY           = 0x000003b6,\nPH_PERF_SEL_SC7_PA7_FIFO_FULL            = 0x000003b7,\nPH_PERF_SEL_SC7_PA7_NULL_WE              = 0x000003b8,\nPH_PERF_SEL_SC7_PA7_EVENT_WE             = 0x000003b9,\nPH_PERF_SEL_SC7_PA7_FPOV_WE              = 0x000003ba,\nPH_PERF_SEL_SC7_PA7_LPOV_WE              = 0x000003bb,\nPH_PERF_SEL_SC7_PA7_EOP_WE               = 0x000003bc,\nPH_PERF_SEL_SC7_PA7_DATA_FIFO_EOP_RD     = 0x000003bd,\nPH_PERF_SEL_SC7_PA7_EOPG_WE              = 0x000003be,\nPH_PERF_SEL_SC7_PA7_DEALLOC_4_0_RD       = 0x000003bf,\nPH_PERF_SEL_1_SC_ARB_STALLED_FROM_BELOW  = 0x000003c0,\nPH_PERF_SEL_2_SC_ARB_STALLED_FROM_BELOW  = 0x000003c1,\nPH_PERF_SEL_3_SC_ARB_STALLED_FROM_BELOW  = 0x000003c2,\nPH_PERF_SEL_4_SC_ARB_STALLED_FROM_BELOW  = 0x000003c3,\nPH_PERF_SEL_5_SC_ARB_STALLED_FROM_BELOW  = 0x000003c4,\nPH_PERF_SEL_6_SC_ARB_STALLED_FROM_BELOW  = 0x000003c5,\nPH_PERF_SEL_7_SC_ARB_STALLED_FROM_BELOW  = 0x000003c6,\nPH_PERF_SEL_8_SC_ARB_STALLED_FROM_BELOW  = 0x000003c7,\nPH_PERF_SEL_1_SC_ARB_STARVED_FROM_ABOVE  = 0x000003c8,\nPH_PERF_SEL_2_SC_ARB_STARVED_FROM_ABOVE  = 0x000003c9,\nPH_PERF_SEL_3_SC_ARB_STARVED_FROM_ABOVE  = 0x000003ca,\nPH_PERF_SEL_4_SC_ARB_STARVED_FROM_ABOVE  = 0x000003cb,\nPH_PERF_SEL_5_SC_ARB_STARVED_FROM_ABOVE  = 0x000003cc,\nPH_PERF_SEL_6_SC_ARB_STARVED_FROM_ABOVE  = 0x000003cd,\nPH_PERF_SEL_7_SC_ARB_STARVED_FROM_ABOVE  = 0x000003ce,\nPH_PERF_SEL_8_SC_ARB_STARVED_FROM_ABOVE  = 0x000003cf,\nPH_PERF_SEL_1_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000003d0,\nPH_PERF_SEL_2_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000003d1,\nPH_PERF_SEL_3_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000003d2,\nPH_PERF_SEL_4_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000003d3,\nPH_PERF_SEL_5_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000003d4,\nPH_PERF_SEL_6_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000003d5,\nPH_PERF_SEL_7_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000003d6,\nPH_PERF_SEL_8_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_NOT_EMPTY = 0x000003d7,\nPH_PERF_SEL_1_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000003d8,\nPH_PERF_SEL_2_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000003d9,\nPH_PERF_SEL_3_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000003da,\nPH_PERF_SEL_4_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000003db,\nPH_PERF_SEL_5_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000003dc,\nPH_PERF_SEL_6_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000003dd,\nPH_PERF_SEL_7_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000003de,\nPH_PERF_SEL_8_SC_ARB_STARVED_FROM_ABOVE_WITH_UNSELECTED_FIFO_FULL = 0x000003df,\nPH_PERF_SC0_FIFO_STATUS_0                = 0x000003e0,\nPH_PERF_SC0_FIFO_STATUS_1                = 0x000003e1,\nPH_PERF_SC0_FIFO_STATUS_2                = 0x000003e2,\nPH_PERF_SC0_FIFO_STATUS_3                = 0x000003e3,\nPH_PERF_SC1_FIFO_STATUS_0                = 0x000003e4,\nPH_PERF_SC1_FIFO_STATUS_1                = 0x000003e5,\nPH_PERF_SC1_FIFO_STATUS_2                = 0x000003e6,\nPH_PERF_SC1_FIFO_STATUS_3                = 0x000003e7,\nPH_PERF_SC2_FIFO_STATUS_0                = 0x000003e8,\nPH_PERF_SC2_FIFO_STATUS_1                = 0x000003e9,\nPH_PERF_SC2_FIFO_STATUS_2                = 0x000003ea,\nPH_PERF_SC2_FIFO_STATUS_3                = 0x000003eb,\nPH_PERF_SC3_FIFO_STATUS_0                = 0x000003ec,\nPH_PERF_SC3_FIFO_STATUS_1                = 0x000003ed,\nPH_PERF_SC3_FIFO_STATUS_2                = 0x000003ee,\nPH_PERF_SC3_FIFO_STATUS_3                = 0x000003ef,\nPH_PERF_SC4_FIFO_STATUS_0                = 0x000003f0,\nPH_PERF_SC4_FIFO_STATUS_1                = 0x000003f1,\nPH_PERF_SC4_FIFO_STATUS_2                = 0x000003f2,\nPH_PERF_SC4_FIFO_STATUS_3                = 0x000003f3,\nPH_PERF_SC5_FIFO_STATUS_0                = 0x000003f4,\nPH_PERF_SC5_FIFO_STATUS_1                = 0x000003f5,\nPH_PERF_SC5_FIFO_STATUS_2                = 0x000003f6,\nPH_PERF_SC5_FIFO_STATUS_3                = 0x000003f7,\nPH_PERF_SC6_FIFO_STATUS_0                = 0x000003f8,\nPH_PERF_SC6_FIFO_STATUS_1                = 0x000003f9,\nPH_PERF_SC6_FIFO_STATUS_2                = 0x000003fa,\nPH_PERF_SC6_FIFO_STATUS_3                = 0x000003fb,\nPH_PERF_SC7_FIFO_STATUS_0                = 0x000003fc,\nPH_PERF_SC7_FIFO_STATUS_1                = 0x000003fd,\nPH_PERF_SC7_FIFO_STATUS_2                = 0x000003fe,\nPH_PERF_SC7_FIFO_STATUS_3                = 0x000003ff,\n} PH_PERFCNT_SEL;\n\n \n\ntypedef enum PhSPIstatusMode {\nPH_SPI_MODE_LARGEST_PA_PH_FIFO_COUNT     = 0x00000000,\nPH_SPI_MODE_ARBITER_SELECTED_PA_PH_FIFO_COUNT = 0x00000001,\nPH_SPI_MODE_DISABLED                     = 0x00000002,\n} PhSPIstatusMode;\n\n \n\n \n\ntypedef enum RMIPerfSel {\nRMI_PERF_SEL_RB_RMI_WRREQ_ALL_CID        = 0x00000000,\nRMI_PERF_SEL_RB_RMI_RDREQ_ALL_CID        = 0x00000001,\n} RMIPerfSel;\n\n \n\n \n\ntypedef enum GCRPerfSel {\nGCR_PERF_SEL_NONE                        = 0x00000000,\nGCR_PERF_SEL_SDMA0_ALL_REQ               = 0x00000001,\nGCR_PERF_SEL_SDMA0_GL2_RANGE_REQ         = 0x00000002,\nGCR_PERF_SEL_SDMA0_GL2_RANGE_LT16K_REQ   = 0x00000003,\nGCR_PERF_SEL_SDMA0_GL2_RANGE_16K_REQ     = 0x00000004,\nGCR_PERF_SEL_SDMA0_GL2_RANGE_GT16K_REQ   = 0x00000005,\nGCR_PERF_SEL_SDMA0_GL2_ALL_REQ           = 0x00000006,\nGCR_PERF_SEL_SDMA0_GL1_RANGE_REQ         = 0x00000007,\nGCR_PERF_SEL_SDMA0_GL1_RANGE_LT16K_REQ   = 0x00000008,\nGCR_PERF_SEL_SDMA0_GL1_RANGE_16K_REQ     = 0x00000009,\nGCR_PERF_SEL_SDMA0_GL1_RANGE_GT16K_REQ   = 0x0000000a,\nGCR_PERF_SEL_SDMA0_GL1_ALL_REQ           = 0x0000000b,\nGCR_PERF_SEL_SDMA0_METADATA_REQ          = 0x0000000c,\nGCR_PERF_SEL_SDMA0_SQC_DATA_REQ          = 0x0000000d,\nGCR_PERF_SEL_SDMA0_SQC_INST_REQ          = 0x0000000e,\nGCR_PERF_SEL_SDMA0_TCP_REQ               = 0x0000000f,\nGCR_PERF_SEL_SDMA0_TCP_TLB_SHOOTDOWN_REQ = 0x00000010,\nGCR_PERF_SEL_SDMA1_ALL_REQ               = 0x00000011,\nGCR_PERF_SEL_SDMA1_GL2_RANGE_REQ         = 0x00000012,\nGCR_PERF_SEL_SDMA1_GL2_RANGE_LT16K_REQ   = 0x00000013,\nGCR_PERF_SEL_SDMA1_GL2_RANGE_16K_REQ     = 0x00000014,\nGCR_PERF_SEL_SDMA1_GL2_RANGE_GT16K_REQ   = 0x00000015,\nGCR_PERF_SEL_SDMA1_GL2_ALL_REQ           = 0x00000016,\nGCR_PERF_SEL_SDMA1_GL1_RANGE_REQ         = 0x00000017,\nGCR_PERF_SEL_SDMA1_GL1_RANGE_LT16K_REQ   = 0x00000018,\nGCR_PERF_SEL_SDMA1_GL1_RANGE_16K_REQ     = 0x00000019,\nGCR_PERF_SEL_SDMA1_GL1_RANGE_GT16K_REQ   = 0x0000001a,\nGCR_PERF_SEL_SDMA1_GL1_ALL_REQ           = 0x0000001b,\nGCR_PERF_SEL_SDMA1_METADATA_REQ          = 0x0000001c,\nGCR_PERF_SEL_SDMA1_SQC_DATA_REQ          = 0x0000001d,\nGCR_PERF_SEL_SDMA1_SQC_INST_REQ          = 0x0000001e,\nGCR_PERF_SEL_SDMA1_TCP_REQ               = 0x0000001f,\nGCR_PERF_SEL_SDMA1_TCP_TLB_SHOOTDOWN_REQ = 0x00000020,\nGCR_PERF_SEL_CPC_ALL_REQ                 = 0x00000021,\nGCR_PERF_SEL_CPC_GL2_RANGE_REQ           = 0x00000022,\nGCR_PERF_SEL_CPC_GL2_RANGE_LT16K_REQ     = 0x00000023,\nGCR_PERF_SEL_CPC_GL2_RANGE_16K_REQ       = 0x00000024,\nGCR_PERF_SEL_CPC_GL2_RANGE_GT16K_REQ     = 0x00000025,\nGCR_PERF_SEL_CPC_GL2_ALL_REQ             = 0x00000026,\nGCR_PERF_SEL_CPC_GL1_RANGE_REQ           = 0x00000027,\nGCR_PERF_SEL_CPC_GL1_RANGE_LT16K_REQ     = 0x00000028,\nGCR_PERF_SEL_CPC_GL1_RANGE_16K_REQ       = 0x00000029,\nGCR_PERF_SEL_CPC_GL1_RANGE_GT16K_REQ     = 0x0000002a,\nGCR_PERF_SEL_CPC_GL1_ALL_REQ             = 0x0000002b,\nGCR_PERF_SEL_CPC_METADATA_REQ            = 0x0000002c,\nGCR_PERF_SEL_CPC_SQC_DATA_REQ            = 0x0000002d,\nGCR_PERF_SEL_CPC_SQC_INST_REQ            = 0x0000002e,\nGCR_PERF_SEL_CPC_TCP_REQ                 = 0x0000002f,\nGCR_PERF_SEL_CPC_TCP_TLB_SHOOTDOWN_REQ   = 0x00000030,\nGCR_PERF_SEL_CPG_ALL_REQ                 = 0x00000031,\nGCR_PERF_SEL_CPG_GL2_RANGE_REQ           = 0x00000032,\nGCR_PERF_SEL_CPG_GL2_RANGE_LT16K_REQ     = 0x00000033,\nGCR_PERF_SEL_CPG_GL2_RANGE_16K_REQ       = 0x00000034,\nGCR_PERF_SEL_CPG_GL2_RANGE_GT16K_REQ     = 0x00000035,\nGCR_PERF_SEL_CPG_GL2_ALL_REQ             = 0x00000036,\nGCR_PERF_SEL_CPG_GL1_RANGE_REQ           = 0x00000037,\nGCR_PERF_SEL_CPG_GL1_RANGE_LT16K_REQ     = 0x00000038,\nGCR_PERF_SEL_CPG_GL1_RANGE_16K_REQ       = 0x00000039,\nGCR_PERF_SEL_CPG_GL1_RANGE_GT16K_REQ     = 0x0000003a,\nGCR_PERF_SEL_CPG_GL1_ALL_REQ             = 0x0000003b,\nGCR_PERF_SEL_CPG_METADATA_REQ            = 0x0000003c,\nGCR_PERF_SEL_CPG_SQC_DATA_REQ            = 0x0000003d,\nGCR_PERF_SEL_CPG_SQC_INST_REQ            = 0x0000003e,\nGCR_PERF_SEL_CPG_TCP_REQ                 = 0x0000003f,\nGCR_PERF_SEL_CPG_TCP_TLB_SHOOTDOWN_REQ   = 0x00000040,\nGCR_PERF_SEL_CPF_ALL_REQ                 = 0x00000041,\nGCR_PERF_SEL_CPF_GL2_RANGE_REQ           = 0x00000042,\nGCR_PERF_SEL_CPF_GL2_RANGE_LT16K_REQ     = 0x00000043,\nGCR_PERF_SEL_CPF_GL2_RANGE_16K_REQ       = 0x00000044,\nGCR_PERF_SEL_CPF_GL2_RANGE_GT16K_REQ     = 0x00000045,\nGCR_PERF_SEL_CPF_GL2_ALL_REQ             = 0x00000046,\nGCR_PERF_SEL_CPF_GL1_RANGE_REQ           = 0x00000047,\nGCR_PERF_SEL_CPF_GL1_RANGE_LT16K_REQ     = 0x00000048,\nGCR_PERF_SEL_CPF_GL1_RANGE_16K_REQ       = 0x00000049,\nGCR_PERF_SEL_CPF_GL1_RANGE_GT16K_REQ     = 0x0000004a,\nGCR_PERF_SEL_CPF_GL1_ALL_REQ             = 0x0000004b,\nGCR_PERF_SEL_CPF_METADATA_REQ            = 0x0000004c,\nGCR_PERF_SEL_CPF_SQC_DATA_REQ            = 0x0000004d,\nGCR_PERF_SEL_CPF_SQC_INST_REQ            = 0x0000004e,\nGCR_PERF_SEL_CPF_TCP_REQ                 = 0x0000004f,\nGCR_PERF_SEL_CPF_TCP_TLB_SHOOTDOWN_REQ   = 0x00000050,\nGCR_PERF_SEL_VIRT_REQ                    = 0x00000051,\nGCR_PERF_SEL_PHY_REQ                     = 0x00000052,\nGCR_PERF_SEL_TLB_SHOOTDOWN_HEAVY_REQ     = 0x00000053,\nGCR_PERF_SEL_TLB_SHOOTDOWN_LIGHT_REQ     = 0x00000054,\nGCR_PERF_SEL_ALL_REQ                     = 0x00000055,\nGCR_PERF_SEL_CLK_FOR_PHY_OUTSTANDING_REQ = 0x00000056,\nGCR_PERF_SEL_CLK_FOR_VIRT_OUTSTANDING_REQ = 0x00000057,\nGCR_PERF_SEL_CLK_FOR_ALL_OUTSTANDING_REQ = 0x00000058,\nGCR_PERF_SEL_UTCL2_REQ                   = 0x00000059,\nGCR_PERF_SEL_UTCL2_RET                   = 0x0000005a,\nGCR_PERF_SEL_UTCL2_OUT_OF_CREDIT_EVENT   = 0x0000005b,\nGCR_PERF_SEL_UTCL2_INFLIGHT_REQ          = 0x0000005c,\nGCR_PERF_SEL_UTCL2_FILTERED_RET          = 0x0000005d,\nGCR_PERF_SEL_RLC_ALL_REQ                 = 0x0000005e,\nGCR_PERF_SEL_RLC_GL2_RANGE_REQ           = 0x0000005f,\nGCR_PERF_SEL_RLC_GL2_RANGE_LT16K_REQ     = 0x00000060,\nGCR_PERF_SEL_RLC_GL2_RANGE_16K_REQ       = 0x00000061,\nGCR_PERF_SEL_RLC_GL2_RANGE_GT16K_REQ     = 0x00000062,\nGCR_PERF_SEL_RLC_GL2_ALL_REQ             = 0x00000063,\nGCR_PERF_SEL_RLC_GL1_RANGE_REQ           = 0x00000064,\nGCR_PERF_SEL_RLC_GL1_RANGE_LT16K_REQ     = 0x00000065,\nGCR_PERF_SEL_RLC_GL1_RANGE_16K_REQ       = 0x00000066,\nGCR_PERF_SEL_RLC_GL1_RANGE_GT16K_REQ     = 0x00000067,\nGCR_PERF_SEL_RLC_GL1_ALL_REQ             = 0x00000068,\nGCR_PERF_SEL_RLC_METADATA_REQ            = 0x00000069,\nGCR_PERF_SEL_RLC_SQC_DATA_REQ            = 0x0000006a,\nGCR_PERF_SEL_RLC_SQC_INST_REQ            = 0x0000006b,\nGCR_PERF_SEL_RLC_TCP_REQ                 = 0x0000006c,\nGCR_PERF_SEL_RLC_TCP_TLB_SHOOTDOWN_REQ   = 0x0000006d,\nGCR_PERF_SEL_PM_ALL_REQ                  = 0x0000006e,\nGCR_PERF_SEL_PM_GL2_RANGE_REQ            = 0x0000006f,\nGCR_PERF_SEL_PM_GL2_RANGE_LT16K_REQ      = 0x00000070,\nGCR_PERF_SEL_PM_GL2_RANGE_16K_REQ        = 0x00000071,\nGCR_PERF_SEL_PM_GL2_RANGE_GT16K_REQ      = 0x00000072,\nGCR_PERF_SEL_PM_GL2_ALL_REQ              = 0x00000073,\nGCR_PERF_SEL_PM_GL1_RANGE_REQ            = 0x00000074,\nGCR_PERF_SEL_PM_GL1_RANGE_LT16K_REQ      = 0x00000075,\nGCR_PERF_SEL_PM_GL1_RANGE_16K_REQ        = 0x00000076,\nGCR_PERF_SEL_PM_GL1_RANGE_GT16K_REQ      = 0x00000077,\nGCR_PERF_SEL_PM_GL1_ALL_REQ              = 0x00000078,\nGCR_PERF_SEL_PM_METADATA_REQ             = 0x00000079,\nGCR_PERF_SEL_PM_SQC_DATA_REQ             = 0x0000007a,\nGCR_PERF_SEL_PM_SQC_INST_REQ             = 0x0000007b,\nGCR_PERF_SEL_PM_TCP_REQ                  = 0x0000007c,\nGCR_PERF_SEL_PM_TCP_TLB_SHOOTDOWN_REQ    = 0x0000007d,\nGCR_PERF_SEL_PIO_ALL_REQ                 = 0x0000007e,\nGCR_PERF_SEL_PIO_GL2_RANGE_REQ           = 0x0000007f,\nGCR_PERF_SEL_PIO_GL2_RANGE_LT16K_REQ     = 0x00000080,\nGCR_PERF_SEL_PIO_GL2_RANGE_16K_REQ       = 0x00000081,\nGCR_PERF_SEL_PIO_GL2_RANGE_GT16K_REQ     = 0x00000082,\nGCR_PERF_SEL_PIO_GL2_ALL_REQ             = 0x00000083,\nGCR_PERF_SEL_PIO_GL1_RANGE_REQ           = 0x00000084,\nGCR_PERF_SEL_PIO_GL1_RANGE_LT16K_REQ     = 0x00000085,\nGCR_PERF_SEL_PIO_GL1_RANGE_16K_REQ       = 0x00000086,\nGCR_PERF_SEL_PIO_GL1_RANGE_GT16K_REQ     = 0x00000087,\nGCR_PERF_SEL_PIO_GL1_ALL_REQ             = 0x00000088,\nGCR_PERF_SEL_PIO_METADATA_REQ            = 0x00000089,\nGCR_PERF_SEL_PIO_SQC_DATA_REQ            = 0x0000008a,\nGCR_PERF_SEL_PIO_SQC_INST_REQ            = 0x0000008b,\nGCR_PERF_SEL_PIO_TCP_REQ                 = 0x0000008c,\nGCR_PERF_SEL_PIO_TCP_TLB_SHOOTDOWN_REQ   = 0x0000008d,\n} GCRPerfSel;\n\n \n\n \n\ntypedef enum UTCL1PerfSel {\nUTCL1_PERF_SEL_NONE                      = 0x00000000,\nUTCL1_PERF_SEL_REQS                      = 0x00000001,\nUTCL1_PERF_SEL_HITS                      = 0x00000002,\nUTCL1_PERF_SEL_MISSES                    = 0x00000003,\nUTCL1_PERF_SEL_MH_RECENT_BUF_HIT         = 0x00000004,\nUTCL1_PERF_SEL_MH_DUPLICATE_DETECT       = 0x00000005,\nUTCL1_PERF_SEL_UTCL2_REQS                = 0x00000006,\nUTCL1_PERF_SEL_UTCL2_RET_XNACK_RETRY     = 0x00000007,\nUTCL1_PERF_SEL_UTCL2_RET_FAULT           = 0x00000008,\nUTCL1_PERF_SEL_STALL_UTCL2_CREDITS       = 0x00000009,\nUTCL1_PERF_SEL_STALL_MH_FULL             = 0x0000000a,\nUTCL1_PERF_SEL_UTCL2_REQS_OUTSTANDING_ACCUM = 0x0000000b,\nUTCL1_PERF_SEL_UTCL2_RET_CNT             = 0x0000000c,\nUTCL1_PERF_SEL_RTNS                      = 0x0000000d,\nUTCL1_PERF_SEL_XLAT_REQ_BUSY             = 0x0000000e,\nUTCL1_PERF_SEL_BYPASS_REQS               = 0x0000000f,\nUTCL1_PERF_SEL_HIT_INV_FILTER_REQS       = 0x00000010,\nUTCL1_PERF_SEL_UTCL2_RET_PERM_FAULT      = 0x00000011,\nUTCL1_PERF_SEL_UTCL2_RET_PRT_FAULT       = 0x00000012,\nUTCL1_PERF_SEL_CP_INVREQS                = 0x00000013,\nUTCL1_PERF_SEL_UTCL2_UTCL1_INVREQS       = 0x00000014,\nUTCL1_PERF_SEL_RANGE_INVREQS             = 0x00000015,\nUTCL1_PERF_SEL_INV_ALL_VMID_INVREQS      = 0x00000016,\n} UTCL1PerfSel;\n\n \n\n \n\ntypedef enum IH_CLIENT_TYPE {\nIH_GFX_VMID_CLIENT                       = 0x00000000,\nIH_MM_VMID_CLIENT                        = 0x00000001,\nIH_MULTI_VMID_CLIENT                     = 0x00000002,\nIH_CLIENT_TYPE_RESERVED                  = 0x00000003,\n} IH_CLIENT_TYPE;\n\n \n\ntypedef enum IH_INTERFACE_TYPE {\nIH_LEGACY_INTERFACE                      = 0x00000000,\nIH_REGISTER_WRITE_INTERFACE              = 0x00000001,\n} IH_INTERFACE_TYPE;\n\n \n\ntypedef enum IH_PERF_SEL {\nIH_PERF_SEL_CYCLE                        = 0x00000000,\nIH_PERF_SEL_IDLE                         = 0x00000001,\nIH_PERF_SEL_INPUT_IDLE                   = 0x00000002,\nIH_PERF_SEL_BUFFER_IDLE                  = 0x00000003,\nIH_PERF_SEL_RB0_FULL                     = 0x00000004,\nIH_PERF_SEL_RB0_OVERFLOW                 = 0x00000005,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK           = 0x00000006,\nIH_PERF_SEL_RB0_WPTR_WRAP                = 0x00000007,\nIH_PERF_SEL_RB0_RPTR_WRAP                = 0x00000008,\nIH_PERF_SEL_MC_WR_IDLE                   = 0x00000009,\nIH_PERF_SEL_MC_WR_COUNT                  = 0x0000000a,\nIH_PERF_SEL_MC_WR_STALL                  = 0x0000000b,\nIH_PERF_SEL_MC_WR_CLEAN_PENDING          = 0x0000000c,\nIH_PERF_SEL_MC_WR_CLEAN_STALL            = 0x0000000d,\nIH_PERF_SEL_BIF_LINE0_RISING             = 0x0000000e,\nIH_PERF_SEL_BIF_LINE0_FALLING            = 0x0000000f,\nIH_PERF_SEL_RB1_FULL                     = 0x00000010,\nIH_PERF_SEL_RB1_OVERFLOW                 = 0x00000011,\nIH_PERF_SEL_COOKIE_REC_ERROR             = 0x00000012,\nIH_PERF_SEL_RB1_WPTR_WRAP                = 0x00000013,\nIH_PERF_SEL_RB1_RPTR_WRAP                = 0x00000014,\nIH_PERF_SEL_RB2_FULL                     = 0x00000015,\nIH_PERF_SEL_RB2_OVERFLOW                 = 0x00000016,\nIH_PERF_SEL_CLIENT_CREDIT_ERROR          = 0x00000017,\nIH_PERF_SEL_RB2_WPTR_WRAP                = 0x00000018,\nIH_PERF_SEL_RB2_RPTR_WRAP                = 0x00000019,\nIH_PERF_SEL_STORM_CLIENT_INT_DROP        = 0x0000001a,\nIH_PERF_SEL_SELF_IV_VALID                = 0x0000001b,\nIH_PERF_SEL_BUFFER_FIFO_FULL             = 0x0000001c,\nIH_PERF_SEL_RB0_FULL_VF0                 = 0x0000001d,\nIH_PERF_SEL_RB0_FULL_VF1                 = 0x0000001e,\nIH_PERF_SEL_RB0_FULL_VF2                 = 0x0000001f,\nIH_PERF_SEL_RB0_FULL_VF3                 = 0x00000020,\nIH_PERF_SEL_RB0_FULL_VF4                 = 0x00000021,\nIH_PERF_SEL_RB0_FULL_VF5                 = 0x00000022,\nIH_PERF_SEL_RB0_FULL_VF6                 = 0x00000023,\nIH_PERF_SEL_RB0_FULL_VF7                 = 0x00000024,\nIH_PERF_SEL_RB0_FULL_VF8                 = 0x00000025,\nIH_PERF_SEL_RB0_FULL_VF9                 = 0x00000026,\nIH_PERF_SEL_RB0_FULL_VF10                = 0x00000027,\nIH_PERF_SEL_RB0_FULL_VF11                = 0x00000028,\nIH_PERF_SEL_RB0_FULL_VF12                = 0x00000029,\nIH_PERF_SEL_RB0_FULL_VF13                = 0x0000002a,\nIH_PERF_SEL_RB0_FULL_VF14                = 0x0000002b,\nIH_PERF_SEL_RB0_FULL_VF15                = 0x0000002c,\nIH_PERF_SEL_RB0_OVERFLOW_VF0             = 0x0000002d,\nIH_PERF_SEL_RB0_OVERFLOW_VF1             = 0x0000002e,\nIH_PERF_SEL_RB0_OVERFLOW_VF2             = 0x0000002f,\nIH_PERF_SEL_RB0_OVERFLOW_VF3             = 0x00000030,\nIH_PERF_SEL_RB0_OVERFLOW_VF4             = 0x00000031,\nIH_PERF_SEL_RB0_OVERFLOW_VF5             = 0x00000032,\nIH_PERF_SEL_RB0_OVERFLOW_VF6             = 0x00000033,\nIH_PERF_SEL_RB0_OVERFLOW_VF7             = 0x00000034,\nIH_PERF_SEL_RB0_OVERFLOW_VF8             = 0x00000035,\nIH_PERF_SEL_RB0_OVERFLOW_VF9             = 0x00000036,\nIH_PERF_SEL_RB0_OVERFLOW_VF10            = 0x00000037,\nIH_PERF_SEL_RB0_OVERFLOW_VF11            = 0x00000038,\nIH_PERF_SEL_RB0_OVERFLOW_VF12            = 0x00000039,\nIH_PERF_SEL_RB0_OVERFLOW_VF13            = 0x0000003a,\nIH_PERF_SEL_RB0_OVERFLOW_VF14            = 0x0000003b,\nIH_PERF_SEL_RB0_OVERFLOW_VF15            = 0x0000003c,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF0       = 0x0000003d,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF1       = 0x0000003e,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF2       = 0x0000003f,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF3       = 0x00000040,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF4       = 0x00000041,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF5       = 0x00000042,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF6       = 0x00000043,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF7       = 0x00000044,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF8       = 0x00000045,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF9       = 0x00000046,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF10      = 0x00000047,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF11      = 0x00000048,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF12      = 0x00000049,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF13      = 0x0000004a,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF14      = 0x0000004b,\nIH_PERF_SEL_RB0_WPTR_WRITEBACK_VF15      = 0x0000004c,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF0            = 0x0000004d,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF1            = 0x0000004e,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF2            = 0x0000004f,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF3            = 0x00000050,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF4            = 0x00000051,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF5            = 0x00000052,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF6            = 0x00000053,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF7            = 0x00000054,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF8            = 0x00000055,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF9            = 0x00000056,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF10           = 0x00000057,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF11           = 0x00000058,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF12           = 0x00000059,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF13           = 0x0000005a,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF14           = 0x0000005b,\nIH_PERF_SEL_RB0_WPTR_WRAP_VF15           = 0x0000005c,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF0            = 0x0000005d,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF1            = 0x0000005e,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF2            = 0x0000005f,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF3            = 0x00000060,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF4            = 0x00000061,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF5            = 0x00000062,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF6            = 0x00000063,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF7            = 0x00000064,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF8            = 0x00000065,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF9            = 0x00000066,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF10           = 0x00000067,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF11           = 0x00000068,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF12           = 0x00000069,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF13           = 0x0000006a,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF14           = 0x0000006b,\nIH_PERF_SEL_RB0_RPTR_WRAP_VF15           = 0x0000006c,\nIH_PERF_SEL_BIF_LINE0_RISING_VF0         = 0x0000006d,\nIH_PERF_SEL_BIF_LINE0_RISING_VF1         = 0x0000006e,\nIH_PERF_SEL_BIF_LINE0_RISING_VF2         = 0x0000006f,\nIH_PERF_SEL_BIF_LINE0_RISING_VF3         = 0x00000070,\nIH_PERF_SEL_BIF_LINE0_RISING_VF4         = 0x00000071,\nIH_PERF_SEL_BIF_LINE0_RISING_VF5         = 0x00000072,\nIH_PERF_SEL_BIF_LINE0_RISING_VF6         = 0x00000073,\nIH_PERF_SEL_BIF_LINE0_RISING_VF7         = 0x00000074,\nIH_PERF_SEL_BIF_LINE0_RISING_VF8         = 0x00000075,\nIH_PERF_SEL_BIF_LINE0_RISING_VF9         = 0x00000076,\nIH_PERF_SEL_BIF_LINE0_RISING_VF10        = 0x00000077,\nIH_PERF_SEL_BIF_LINE0_RISING_VF11        = 0x00000078,\nIH_PERF_SEL_BIF_LINE0_RISING_VF12        = 0x00000079,\nIH_PERF_SEL_BIF_LINE0_RISING_VF13        = 0x0000007a,\nIH_PERF_SEL_BIF_LINE0_RISING_VF14        = 0x0000007b,\nIH_PERF_SEL_BIF_LINE0_RISING_VF15        = 0x0000007c,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF0        = 0x0000007d,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF1        = 0x0000007e,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF2        = 0x0000007f,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF3        = 0x00000080,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF4        = 0x00000081,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF5        = 0x00000082,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF6        = 0x00000083,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF7        = 0x00000084,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF8        = 0x00000085,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF9        = 0x00000086,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF10       = 0x00000087,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF11       = 0x00000088,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF12       = 0x00000089,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF13       = 0x0000008a,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF14       = 0x0000008b,\nIH_PERF_SEL_BIF_LINE0_FALLING_VF15       = 0x0000008c,\nIH_PERF_SEL_CLIENT0_INT                  = 0x0000008d,\nIH_PERF_SEL_CLIENT1_INT                  = 0x0000008e,\nIH_PERF_SEL_CLIENT2_INT                  = 0x0000008f,\nIH_PERF_SEL_CLIENT3_INT                  = 0x00000090,\nIH_PERF_SEL_CLIENT4_INT                  = 0x00000091,\nIH_PERF_SEL_CLIENT5_INT                  = 0x00000092,\nIH_PERF_SEL_CLIENT6_INT                  = 0x00000093,\nIH_PERF_SEL_CLIENT7_INT                  = 0x00000094,\nIH_PERF_SEL_CLIENT8_INT                  = 0x00000095,\nIH_PERF_SEL_CLIENT9_INT                  = 0x00000096,\nIH_PERF_SEL_CLIENT10_INT                 = 0x00000097,\nIH_PERF_SEL_CLIENT11_INT                 = 0x00000098,\nIH_PERF_SEL_CLIENT12_INT                 = 0x00000099,\nIH_PERF_SEL_CLIENT13_INT                 = 0x0000009a,\nIH_PERF_SEL_CLIENT14_INT                 = 0x0000009b,\nIH_PERF_SEL_CLIENT15_INT                 = 0x0000009c,\nIH_PERF_SEL_CLIENT16_INT                 = 0x0000009d,\nIH_PERF_SEL_CLIENT17_INT                 = 0x0000009e,\nIH_PERF_SEL_CLIENT18_INT                 = 0x0000009f,\nIH_PERF_SEL_CLIENT19_INT                 = 0x000000a0,\nIH_PERF_SEL_CLIENT20_INT                 = 0x000000a1,\nIH_PERF_SEL_CLIENT21_INT                 = 0x000000a2,\nIH_PERF_SEL_CLIENT22_INT                 = 0x000000a3,\nIH_PERF_SEL_CLIENT23_INT                 = 0x000000a4,\nIH_PERF_SEL_CLIENT24_INT                 = 0x000000a5,\nIH_PERF_SEL_CLIENT25_INT                 = 0x000000a6,\nIH_PERF_SEL_CLIENT26_INT                 = 0x000000a7,\nIH_PERF_SEL_CLIENT27_INT                 = 0x000000a8,\nIH_PERF_SEL_CLIENT28_INT                 = 0x000000a9,\nIH_PERF_SEL_CLIENT29_INT                 = 0x000000aa,\nIH_PERF_SEL_CLIENT30_INT                 = 0x000000ab,\nIH_PERF_SEL_CLIENT31_INT                 = 0x000000ac,\nIH_PERF_SEL_RB1_FULL_VF0                 = 0x000000ad,\nIH_PERF_SEL_RB1_FULL_VF1                 = 0x000000ae,\nIH_PERF_SEL_RB1_FULL_VF2                 = 0x000000af,\nIH_PERF_SEL_RB1_FULL_VF3                 = 0x000000b0,\nIH_PERF_SEL_RB1_FULL_VF4                 = 0x000000b1,\nIH_PERF_SEL_RB1_FULL_VF5                 = 0x000000b2,\nIH_PERF_SEL_RB1_FULL_VF6                 = 0x000000b3,\nIH_PERF_SEL_RB1_FULL_VF7                 = 0x000000b4,\nIH_PERF_SEL_RB1_FULL_VF8                 = 0x000000b5,\nIH_PERF_SEL_RB1_FULL_VF9                 = 0x000000b6,\nIH_PERF_SEL_RB1_FULL_VF10                = 0x000000b7,\nIH_PERF_SEL_RB1_FULL_VF11                = 0x000000b8,\nIH_PERF_SEL_RB1_FULL_VF12                = 0x000000b9,\nIH_PERF_SEL_RB1_FULL_VF13                = 0x000000ba,\nIH_PERF_SEL_RB1_FULL_VF14                = 0x000000bb,\nIH_PERF_SEL_RB1_FULL_VF15                = 0x000000bc,\nIH_PERF_SEL_RB1_OVERFLOW_VF0             = 0x000000bd,\nIH_PERF_SEL_RB1_OVERFLOW_VF1             = 0x000000be,\nIH_PERF_SEL_RB1_OVERFLOW_VF2             = 0x000000bf,\nIH_PERF_SEL_RB1_OVERFLOW_VF3             = 0x000000c0,\nIH_PERF_SEL_RB1_OVERFLOW_VF4             = 0x000000c1,\nIH_PERF_SEL_RB1_OVERFLOW_VF5             = 0x000000c2,\nIH_PERF_SEL_RB1_OVERFLOW_VF6             = 0x000000c3,\nIH_PERF_SEL_RB1_OVERFLOW_VF7             = 0x000000c4,\nIH_PERF_SEL_RB1_OVERFLOW_VF8             = 0x000000c5,\nIH_PERF_SEL_RB1_OVERFLOW_VF9             = 0x000000c6,\nIH_PERF_SEL_RB1_OVERFLOW_VF10            = 0x000000c7,\nIH_PERF_SEL_RB1_OVERFLOW_VF11            = 0x000000c8,\nIH_PERF_SEL_RB1_OVERFLOW_VF12            = 0x000000c9,\nIH_PERF_SEL_RB1_OVERFLOW_VF13            = 0x000000ca,\nIH_PERF_SEL_RB1_OVERFLOW_VF14            = 0x000000cb,\nIH_PERF_SEL_RB1_OVERFLOW_VF15            = 0x000000cc,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF0            = 0x000000cd,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF1            = 0x000000ce,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF2            = 0x000000cf,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF3            = 0x000000d0,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF4            = 0x000000d1,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF5            = 0x000000d2,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF6            = 0x000000d3,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF7            = 0x000000d4,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF8            = 0x000000d5,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF9            = 0x000000d6,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF10           = 0x000000d7,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF11           = 0x000000d8,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF12           = 0x000000d9,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF13           = 0x000000da,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF14           = 0x000000db,\nIH_PERF_SEL_RB1_WPTR_WRAP_VF15           = 0x000000dc,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF0            = 0x000000dd,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF1            = 0x000000de,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF2            = 0x000000df,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF3            = 0x000000e0,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF4            = 0x000000e1,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF5            = 0x000000e2,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF6            = 0x000000e3,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF7            = 0x000000e4,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF8            = 0x000000e5,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF9            = 0x000000e6,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF10           = 0x000000e7,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF11           = 0x000000e8,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF12           = 0x000000e9,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF13           = 0x000000ea,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF14           = 0x000000eb,\nIH_PERF_SEL_RB1_RPTR_WRAP_VF15           = 0x000000ec,\nIH_PERF_SEL_RB2_FULL_VF0                 = 0x000000ed,\nIH_PERF_SEL_RB2_FULL_VF1                 = 0x000000ee,\nIH_PERF_SEL_RB2_FULL_VF2                 = 0x000000ef,\nIH_PERF_SEL_RB2_FULL_VF3                 = 0x000000f0,\nIH_PERF_SEL_RB2_FULL_VF4                 = 0x000000f1,\nIH_PERF_SEL_RB2_FULL_VF5                 = 0x000000f2,\nIH_PERF_SEL_RB2_FULL_VF6                 = 0x000000f3,\nIH_PERF_SEL_RB2_FULL_VF7                 = 0x000000f4,\nIH_PERF_SEL_RB2_FULL_VF8                 = 0x000000f5,\nIH_PERF_SEL_RB2_FULL_VF9                 = 0x000000f6,\nIH_PERF_SEL_RB2_FULL_VF10                = 0x000000f7,\nIH_PERF_SEL_RB2_FULL_VF11                = 0x000000f8,\nIH_PERF_SEL_RB2_FULL_VF12                = 0x000000f9,\nIH_PERF_SEL_RB2_FULL_VF13                = 0x000000fa,\nIH_PERF_SEL_RB2_FULL_VF14                = 0x000000fb,\nIH_PERF_SEL_RB2_FULL_VF15                = 0x000000fc,\nIH_PERF_SEL_RB2_OVERFLOW_VF0             = 0x000000fd,\nIH_PERF_SEL_RB2_OVERFLOW_VF1             = 0x000000fe,\nIH_PERF_SEL_RB2_OVERFLOW_VF2             = 0x000000ff,\nIH_PERF_SEL_RB2_OVERFLOW_VF3             = 0x00000100,\nIH_PERF_SEL_RB2_OVERFLOW_VF4             = 0x00000101,\nIH_PERF_SEL_RB2_OVERFLOW_VF5             = 0x00000102,\nIH_PERF_SEL_RB2_OVERFLOW_VF6             = 0x00000103,\nIH_PERF_SEL_RB2_OVERFLOW_VF7             = 0x00000104,\nIH_PERF_SEL_RB2_OVERFLOW_VF8             = 0x00000105,\nIH_PERF_SEL_RB2_OVERFLOW_VF9             = 0x00000106,\nIH_PERF_SEL_RB2_OVERFLOW_VF10            = 0x00000107,\nIH_PERF_SEL_RB2_OVERFLOW_VF11            = 0x00000108,\nIH_PERF_SEL_RB2_OVERFLOW_VF12            = 0x00000109,\nIH_PERF_SEL_RB2_OVERFLOW_VF13            = 0x0000010a,\nIH_PERF_SEL_RB2_OVERFLOW_VF14            = 0x0000010b,\nIH_PERF_SEL_RB2_OVERFLOW_VF15            = 0x0000010c,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF0            = 0x0000010d,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF1            = 0x0000010e,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF2            = 0x0000010f,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF3            = 0x00000110,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF4            = 0x00000111,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF5            = 0x00000112,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF6            = 0x00000113,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF7            = 0x00000114,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF8            = 0x00000115,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF9            = 0x00000116,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF10           = 0x00000117,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF11           = 0x00000118,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF12           = 0x00000119,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF13           = 0x0000011a,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF14           = 0x0000011b,\nIH_PERF_SEL_RB2_WPTR_WRAP_VF15           = 0x0000011c,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF0            = 0x0000011d,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF1            = 0x0000011e,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF2            = 0x0000011f,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF3            = 0x00000120,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF4            = 0x00000121,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF5            = 0x00000122,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF6            = 0x00000123,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF7            = 0x00000124,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF8            = 0x00000125,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF9            = 0x00000126,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF10           = 0x00000127,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF11           = 0x00000128,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF12           = 0x00000129,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF13           = 0x0000012a,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF14           = 0x0000012b,\nIH_PERF_SEL_RB2_RPTR_WRAP_VF15           = 0x0000012c,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP          = 0x0000012d,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF0      = 0x0000012e,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF1      = 0x0000012f,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF2      = 0x00000130,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF3      = 0x00000131,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF4      = 0x00000132,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF5      = 0x00000133,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF6      = 0x00000134,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF7      = 0x00000135,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF8      = 0x00000136,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF9      = 0x00000137,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF10     = 0x00000138,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF11     = 0x00000139,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF12     = 0x0000013a,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF13     = 0x0000013b,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF14     = 0x0000013c,\nIH_PERF_SEL_RB0_FULL_DRAIN_DROP_VF15     = 0x0000013d,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP          = 0x0000013e,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF0      = 0x0000013f,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF1      = 0x00000140,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF2      = 0x00000141,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF3      = 0x00000142,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF4      = 0x00000143,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF5      = 0x00000144,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF6      = 0x00000145,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF7      = 0x00000146,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF8      = 0x00000147,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF9      = 0x00000148,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF10     = 0x00000149,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF11     = 0x0000014a,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF12     = 0x0000014b,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF13     = 0x0000014c,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF14     = 0x0000014d,\nIH_PERF_SEL_RB1_FULL_DRAIN_DROP_VF15     = 0x0000014e,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP          = 0x0000014f,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF0      = 0x00000150,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF1      = 0x00000151,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF2      = 0x00000152,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF3      = 0x00000153,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF4      = 0x00000154,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF5      = 0x00000155,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF6      = 0x00000156,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF7      = 0x00000157,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF8      = 0x00000158,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF9      = 0x00000159,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF10     = 0x0000015a,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF11     = 0x0000015b,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF12     = 0x0000015c,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF13     = 0x0000015d,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF14     = 0x0000015e,\nIH_PERF_SEL_RB2_FULL_DRAIN_DROP_VF15     = 0x0000015f,\nIH_PERF_SEL_RB0_LOAD_RPTR                = 0x00000160,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF0            = 0x00000161,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF1            = 0x00000162,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF2            = 0x00000163,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF3            = 0x00000164,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF4            = 0x00000165,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF5            = 0x00000166,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF6            = 0x00000167,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF7            = 0x00000168,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF8            = 0x00000169,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF9            = 0x0000016a,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF10           = 0x0000016b,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF11           = 0x0000016c,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF12           = 0x0000016d,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF13           = 0x0000016e,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF14           = 0x0000016f,\nIH_PERF_SEL_RB0_LOAD_RPTR_VF15           = 0x00000170,\nIH_PERF_SEL_RB1_LOAD_RPTR                = 0x00000171,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF0            = 0x00000172,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF1            = 0x00000173,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF2            = 0x00000174,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF3            = 0x00000175,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF4            = 0x00000176,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF5            = 0x00000177,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF6            = 0x00000178,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF7            = 0x00000179,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF8            = 0x0000017a,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF9            = 0x0000017b,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF10           = 0x0000017c,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF11           = 0x0000017d,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF12           = 0x0000017e,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF13           = 0x0000017f,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF14           = 0x00000180,\nIH_PERF_SEL_RB1_LOAD_RPTR_VF15           = 0x00000181,\nIH_PERF_SEL_RB2_LOAD_RPTR                = 0x00000182,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF0            = 0x00000183,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF1            = 0x00000184,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF2            = 0x00000185,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF3            = 0x00000186,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF4            = 0x00000187,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF5            = 0x00000188,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF6            = 0x00000189,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF7            = 0x0000018a,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF8            = 0x0000018b,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF9            = 0x0000018c,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF10           = 0x0000018d,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF11           = 0x0000018e,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF12           = 0x0000018f,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF13           = 0x00000190,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF14           = 0x00000191,\nIH_PERF_SEL_RB2_LOAD_RPTR_VF15           = 0x00000192,\n} IH_PERF_SEL;\n\n \n\ntypedef enum IH_RING_ID {\nIH_RING_ID_INTERRUPT                     = 0x00000000,\nIH_RING_ID_REQUEST                       = 0x00000001,\nIH_RING_ID_TRANSLATION                   = 0x00000002,\nIH_RING_ID_RESERVED                      = 0x00000003,\n} IH_RING_ID;\n\n \n\ntypedef enum IH_VF_RB_SELECT {\nIH_VF_RB_SELECT_CLIENT_FCN_ID            = 0x00000000,\nIH_VF_RB_SELECT_IH_FCN_ID                = 0x00000001,\nIH_VF_RB_SELECT_PF                       = 0x00000002,\nIH_VF_RB_SELECT_RESERVED                 = 0x00000003,\n} IH_VF_RB_SELECT;\n\n \n\n \n\ntypedef enum SEM_PERF_SEL {\nSEM_PERF_SEL_CYCLE                       = 0x00000000,\nSEM_PERF_SEL_IDLE                        = 0x00000001,\nSEM_PERF_SEL_SDMA0_REQ_SIGNAL            = 0x00000002,\nSEM_PERF_SEL_SDMA1_REQ_SIGNAL            = 0x00000003,\nSEM_PERF_SEL_SDMA2_REQ_SIGNAL            = 0x00000004,\nSEM_PERF_SEL_SDMA3_REQ_SIGNAL            = 0x00000005,\nSEM_PERF_SEL_UVD_REQ_SIGNAL              = 0x00000006,\nSEM_PERF_SEL_UVD1_REQ_SIGNAL             = 0x00000007,\nSEM_PERF_SEL_VCE0_REQ_SIGNAL             = 0x00000008,\nSEM_PERF_SEL_ACP_REQ_SIGNAL              = 0x00000009,\nSEM_PERF_SEL_ISP_REQ_SIGNAL              = 0x0000000a,\nSEM_PERF_SEL_VCE1_REQ_SIGNAL             = 0x0000000b,\nSEM_PERF_SEL_VP8_REQ_SIGNAL              = 0x0000000c,\nSEM_PERF_SEL_CPG_E0_REQ_SIGNAL           = 0x0000000d,\nSEM_PERF_SEL_CPG_E1_REQ_SIGNAL           = 0x0000000e,\nSEM_PERF_SEL_CPC1_IMME_E0_REQ_SIGNAL     = 0x0000000f,\nSEM_PERF_SEL_CPC1_IMME_E1_REQ_SIGNAL     = 0x00000010,\nSEM_PERF_SEL_CPC1_IMME_E2_REQ_SIGNAL     = 0x00000011,\nSEM_PERF_SEL_CPC1_IMME_E3_REQ_SIGNAL     = 0x00000012,\nSEM_PERF_SEL_CPC2_IMME_E0_REQ_SIGNAL     = 0x00000013,\nSEM_PERF_SEL_CPC2_IMME_E1_REQ_SIGNAL     = 0x00000014,\nSEM_PERF_SEL_CPC2_IMME_E2_REQ_SIGNAL     = 0x00000015,\nSEM_PERF_SEL_CPC2_IMME_E3_REQ_SIGNAL     = 0x00000016,\nSEM_PERF_SEL_SDMA0_REQ_WAIT              = 0x00000017,\nSEM_PERF_SEL_SDMA1_REQ_WAIT              = 0x00000018,\nSEM_PERF_SEL_SDMA2_REQ_WAIT              = 0x00000019,\nSEM_PERF_SEL_SDMA3_REQ_WAIT              = 0x0000001a,\nSEM_PERF_SEL_UVD_REQ_WAIT                = 0x0000001b,\nSEM_PERF_SEL_UVD1_REQ_WAIT               = 0x0000001c,\nSEM_PERF_SEL_VCE0_REQ_WAIT               = 0x0000001d,\nSEM_PERF_SEL_ACP_REQ_WAIT                = 0x0000001e,\nSEM_PERF_SEL_ISP_REQ_WAIT                = 0x0000001f,\nSEM_PERF_SEL_VCE1_REQ_WAIT               = 0x00000020,\nSEM_PERF_SEL_VP8_REQ_WAIT                = 0x00000021,\nSEM_PERF_SEL_CPG_E0_REQ_WAIT             = 0x00000022,\nSEM_PERF_SEL_CPG_E1_REQ_WAIT             = 0x00000023,\nSEM_PERF_SEL_CPC1_IMME_E0_REQ_WAIT       = 0x00000024,\nSEM_PERF_SEL_CPC1_IMME_E1_REQ_WAIT       = 0x00000025,\nSEM_PERF_SEL_CPC1_IMME_E2_REQ_WAIT       = 0x00000026,\nSEM_PERF_SEL_CPC1_IMME_E3_REQ_WAIT       = 0x00000027,\nSEM_PERF_SEL_CPC2_IMME_E0_REQ_WAIT       = 0x00000028,\nSEM_PERF_SEL_CPC2_IMME_E1_REQ_WAIT       = 0x00000029,\nSEM_PERF_SEL_CPC2_IMME_E2_REQ_WAIT       = 0x0000002a,\nSEM_PERF_SEL_CPC2_IMME_E3_REQ_WAIT       = 0x0000002b,\nSEM_PERF_SEL_CPC1_OFFL_E0_REQ_WAIT       = 0x0000002c,\nSEM_PERF_SEL_CPC1_OFFL_E1_REQ_WAIT       = 0x0000002d,\nSEM_PERF_SEL_CPC1_OFFL_E2_REQ_WAIT       = 0x0000002e,\nSEM_PERF_SEL_CPC1_OFFL_E3_REQ_WAIT       = 0x0000002f,\nSEM_PERF_SEL_CPC1_OFFL_E4_REQ_WAIT       = 0x00000030,\nSEM_PERF_SEL_CPC1_OFFL_E5_REQ_WAIT       = 0x00000031,\nSEM_PERF_SEL_CPC1_OFFL_E6_REQ_WAIT       = 0x00000032,\nSEM_PERF_SEL_CPC1_OFFL_E7_REQ_WAIT       = 0x00000033,\nSEM_PERF_SEL_CPC1_OFFL_E8_REQ_WAIT       = 0x00000034,\nSEM_PERF_SEL_CPC1_OFFL_E9_REQ_WAIT       = 0x00000035,\nSEM_PERF_SEL_CPC1_OFFL_E10_REQ_WAIT      = 0x00000036,\nSEM_PERF_SEL_CPC1_OFFL_E11_REQ_WAIT      = 0x00000037,\nSEM_PERF_SEL_CPC1_OFFL_E12_REQ_WAIT      = 0x00000038,\nSEM_PERF_SEL_CPC1_OFFL_E13_REQ_WAIT      = 0x00000039,\nSEM_PERF_SEL_CPC1_OFFL_E14_REQ_WAIT      = 0x0000003a,\nSEM_PERF_SEL_CPC1_OFFL_E15_REQ_WAIT      = 0x0000003b,\nSEM_PERF_SEL_CPC1_OFFL_E16_REQ_WAIT      = 0x0000003c,\nSEM_PERF_SEL_CPC1_OFFL_E17_REQ_WAIT      = 0x0000003d,\nSEM_PERF_SEL_CPC1_OFFL_E18_REQ_WAIT      = 0x0000003e,\nSEM_PERF_SEL_CPC1_OFFL_E19_REQ_WAIT      = 0x0000003f,\nSEM_PERF_SEL_CPC1_OFFL_E20_REQ_WAIT      = 0x00000040,\nSEM_PERF_SEL_CPC1_OFFL_E21_REQ_WAIT      = 0x00000041,\nSEM_PERF_SEL_CPC1_OFFL_E22_REQ_WAIT      = 0x00000042,\nSEM_PERF_SEL_CPC1_OFFL_E23_REQ_WAIT      = 0x00000043,\nSEM_PERF_SEL_CPC1_OFFL_E24_REQ_WAIT      = 0x00000044,\nSEM_PERF_SEL_CPC1_OFFL_E25_REQ_WAIT      = 0x00000045,\nSEM_PERF_SEL_CPC1_OFFL_E26_REQ_WAIT      = 0x00000046,\nSEM_PERF_SEL_CPC1_OFFL_E27_REQ_WAIT      = 0x00000047,\nSEM_PERF_SEL_CPC1_OFFL_E28_REQ_WAIT      = 0x00000048,\nSEM_PERF_SEL_CPC1_OFFL_E29_REQ_WAIT      = 0x00000049,\nSEM_PERF_SEL_CPC1_OFFL_E30_REQ_WAIT      = 0x0000004a,\nSEM_PERF_SEL_CPC1_OFFL_E31_REQ_WAIT      = 0x0000004b,\nSEM_PERF_SEL_CPC2_OFFL_E0_REQ_WAIT       = 0x0000004c,\nSEM_PERF_SEL_CPC2_OFFL_E1_REQ_WAIT       = 0x0000004d,\nSEM_PERF_SEL_CPC2_OFFL_E2_REQ_WAIT       = 0x0000004e,\nSEM_PERF_SEL_CPC2_OFFL_E3_REQ_WAIT       = 0x0000004f,\nSEM_PERF_SEL_CPC2_OFFL_E4_REQ_WAIT       = 0x00000050,\nSEM_PERF_SEL_CPC2_OFFL_E5_REQ_WAIT       = 0x00000051,\nSEM_PERF_SEL_CPC2_OFFL_E6_REQ_WAIT       = 0x00000052,\nSEM_PERF_SEL_CPC2_OFFL_E7_REQ_WAIT       = 0x00000053,\nSEM_PERF_SEL_CPC2_OFFL_E8_REQ_WAIT       = 0x00000054,\nSEM_PERF_SEL_CPC2_OFFL_E9_REQ_WAIT       = 0x00000055,\nSEM_PERF_SEL_CPC2_OFFL_E10_REQ_WAIT      = 0x00000056,\nSEM_PERF_SEL_CPC2_OFFL_E11_REQ_WAIT      = 0x00000057,\nSEM_PERF_SEL_CPC2_OFFL_E12_REQ_WAIT      = 0x00000058,\nSEM_PERF_SEL_CPC2_OFFL_E13_REQ_WAIT      = 0x00000059,\nSEM_PERF_SEL_CPC2_OFFL_E14_REQ_WAIT      = 0x0000005a,\nSEM_PERF_SEL_CPC2_OFFL_E15_REQ_WAIT      = 0x0000005b,\nSEM_PERF_SEL_CPC2_OFFL_E16_REQ_WAIT      = 0x0000005c,\nSEM_PERF_SEL_CPC2_OFFL_E17_REQ_WAIT      = 0x0000005d,\nSEM_PERF_SEL_CPC2_OFFL_E18_REQ_WAIT      = 0x0000005e,\nSEM_PERF_SEL_CPC2_OFFL_E19_REQ_WAIT      = 0x0000005f,\nSEM_PERF_SEL_CPC2_OFFL_E20_REQ_WAIT      = 0x00000060,\nSEM_PERF_SEL_CPC2_OFFL_E21_REQ_WAIT      = 0x00000061,\nSEM_PERF_SEL_CPC2_OFFL_E22_REQ_WAIT      = 0x00000062,\nSEM_PERF_SEL_CPC2_OFFL_E23_REQ_WAIT      = 0x00000063,\nSEM_PERF_SEL_CPC2_OFFL_E24_REQ_WAIT      = 0x00000064,\nSEM_PERF_SEL_CPC2_OFFL_E25_REQ_WAIT      = 0x00000065,\nSEM_PERF_SEL_CPC2_OFFL_E26_REQ_WAIT      = 0x00000066,\nSEM_PERF_SEL_CPC2_OFFL_E27_REQ_WAIT      = 0x00000067,\nSEM_PERF_SEL_CPC2_OFFL_E28_REQ_WAIT      = 0x00000068,\nSEM_PERF_SEL_CPC2_OFFL_E29_REQ_WAIT      = 0x00000069,\nSEM_PERF_SEL_CPC2_OFFL_E30_REQ_WAIT      = 0x0000006a,\nSEM_PERF_SEL_CPC2_OFFL_E31_REQ_WAIT      = 0x0000006b,\nSEM_PERF_SEL_CPC1_OFFL_E0_POLL_WAIT      = 0x0000006c,\nSEM_PERF_SEL_CPC1_OFFL_E1_POLL_WAIT      = 0x0000006d,\nSEM_PERF_SEL_CPC1_OFFL_E2_POLL_WAIT      = 0x0000006e,\nSEM_PERF_SEL_CPC1_OFFL_E3_POLL_WAIT      = 0x0000006f,\nSEM_PERF_SEL_CPC1_OFFL_E4_POLL_WAIT      = 0x00000070,\nSEM_PERF_SEL_CPC1_OFFL_E5_POLL_WAIT      = 0x00000071,\nSEM_PERF_SEL_CPC1_OFFL_E6_POLL_WAIT      = 0x00000072,\nSEM_PERF_SEL_CPC1_OFFL_E7_POLL_WAIT      = 0x00000073,\nSEM_PERF_SEL_CPC1_OFFL_E8_POLL_WAIT      = 0x00000074,\nSEM_PERF_SEL_CPC1_OFFL_E9_POLL_WAIT      = 0x00000075,\nSEM_PERF_SEL_CPC1_OFFL_E10_POLL_WAIT     = 0x00000076,\nSEM_PERF_SEL_CPC1_OFFL_E11_POLL_WAIT     = 0x00000077,\nSEM_PERF_SEL_CPC1_OFFL_E12_POLL_WAIT     = 0x00000078,\nSEM_PERF_SEL_CPC1_OFFL_E13_POLL_WAIT     = 0x00000079,\nSEM_PERF_SEL_CPC1_OFFL_E14_POLL_WAIT     = 0x0000007a,\nSEM_PERF_SEL_CPC1_OFFL_E15_POLL_WAIT     = 0x0000007b,\nSEM_PERF_SEL_CPC1_OFFL_E16_POLL_WAIT     = 0x0000007c,\nSEM_PERF_SEL_CPC1_OFFL_E17_POLL_WAIT     = 0x0000007d,\nSEM_PERF_SEL_CPC1_OFFL_E18_POLL_WAIT     = 0x0000007e,\nSEM_PERF_SEL_CPC1_OFFL_E19_POLL_WAIT     = 0x0000007f,\nSEM_PERF_SEL_CPC1_OFFL_E20_POLL_WAIT     = 0x00000080,\nSEM_PERF_SEL_CPC1_OFFL_E21_POLL_WAIT     = 0x00000081,\nSEM_PERF_SEL_CPC1_OFFL_E22_POLL_WAIT     = 0x00000082,\nSEM_PERF_SEL_CPC1_OFFL_E23_POLL_WAIT     = 0x00000083,\nSEM_PERF_SEL_CPC1_OFFL_E24_POLL_WAIT     = 0x00000084,\nSEM_PERF_SEL_CPC1_OFFL_E25_POLL_WAIT     = 0x00000085,\nSEM_PERF_SEL_CPC1_OFFL_E26_POLL_WAIT     = 0x00000086,\nSEM_PERF_SEL_CPC1_OFFL_E27_POLL_WAIT     = 0x00000087,\nSEM_PERF_SEL_CPC1_OFFL_E28_POLL_WAIT     = 0x00000088,\nSEM_PERF_SEL_CPC1_OFFL_E29_POLL_WAIT     = 0x00000089,\nSEM_PERF_SEL_CPC1_OFFL_E30_POLL_WAIT     = 0x0000008a,\nSEM_PERF_SEL_CPC1_OFFL_E31_POLL_WAIT     = 0x0000008b,\nSEM_PERF_SEL_CPC2_OFFL_E0_POLL_WAIT      = 0x0000008c,\nSEM_PERF_SEL_CPC2_OFFL_E1_POLL_WAIT      = 0x0000008d,\nSEM_PERF_SEL_CPC2_OFFL_E2_POLL_WAIT      = 0x0000008e,\nSEM_PERF_SEL_CPC2_OFFL_E3_POLL_WAIT      = 0x0000008f,\nSEM_PERF_SEL_CPC2_OFFL_E4_POLL_WAIT      = 0x00000090,\nSEM_PERF_SEL_CPC2_OFFL_E5_POLL_WAIT      = 0x00000091,\nSEM_PERF_SEL_CPC2_OFFL_E6_POLL_WAIT      = 0x00000092,\nSEM_PERF_SEL_CPC2_OFFL_E7_POLL_WAIT      = 0x00000093,\nSEM_PERF_SEL_CPC2_OFFL_E8_POLL_WAIT      = 0x00000094,\nSEM_PERF_SEL_CPC2_OFFL_E9_POLL_WAIT      = 0x00000095,\nSEM_PERF_SEL_CPC2_OFFL_E10_POLL_WAIT     = 0x00000096,\nSEM_PERF_SEL_CPC2_OFFL_E11_POLL_WAIT     = 0x00000097,\nSEM_PERF_SEL_CPC2_OFFL_E12_POLL_WAIT     = 0x00000098,\nSEM_PERF_SEL_CPC2_OFFL_E13_POLL_WAIT     = 0x00000099,\nSEM_PERF_SEL_CPC2_OFFL_E14_POLL_WAIT     = 0x0000009a,\nSEM_PERF_SEL_CPC2_OFFL_E15_POLL_WAIT     = 0x0000009b,\nSEM_PERF_SEL_CPC2_OFFL_E16_POLL_WAIT     = 0x0000009c,\nSEM_PERF_SEL_CPC2_OFFL_E17_POLL_WAIT     = 0x0000009d,\nSEM_PERF_SEL_CPC2_OFFL_E18_POLL_WAIT     = 0x0000009e,\nSEM_PERF_SEL_CPC2_OFFL_E19_POLL_WAIT     = 0x0000009f,\nSEM_PERF_SEL_CPC2_OFFL_E20_POLL_WAIT     = 0x000000a0,\nSEM_PERF_SEL_CPC2_OFFL_E21_POLL_WAIT     = 0x000000a1,\nSEM_PERF_SEL_CPC2_OFFL_E22_POLL_WAIT     = 0x000000a2,\nSEM_PERF_SEL_CPC2_OFFL_E23_POLL_WAIT     = 0x000000a3,\nSEM_PERF_SEL_CPC2_OFFL_E24_POLL_WAIT     = 0x000000a4,\nSEM_PERF_SEL_CPC2_OFFL_E25_POLL_WAIT     = 0x000000a5,\nSEM_PERF_SEL_CPC2_OFFL_E26_POLL_WAIT     = 0x000000a6,\nSEM_PERF_SEL_CPC2_OFFL_E27_POLL_WAIT     = 0x000000a7,\nSEM_PERF_SEL_CPC2_OFFL_E28_POLL_WAIT     = 0x000000a8,\nSEM_PERF_SEL_CPC2_OFFL_E29_POLL_WAIT     = 0x000000a9,\nSEM_PERF_SEL_CPC2_OFFL_E30_POLL_WAIT     = 0x000000aa,\nSEM_PERF_SEL_CPC2_OFFL_E31_POLL_WAIT     = 0x000000ab,\nSEM_PERF_SEL_MC_RD_REQ                   = 0x000000ac,\nSEM_PERF_SEL_MC_RD_RET                   = 0x000000ad,\nSEM_PERF_SEL_MC_WR_REQ                   = 0x000000ae,\nSEM_PERF_SEL_MC_WR_RET                   = 0x000000af,\nSEM_PERF_SEL_ATC_REQ                     = 0x000000b0,\nSEM_PERF_SEL_ATC_RET                     = 0x000000b1,\nSEM_PERF_SEL_ATC_XNACK                   = 0x000000b2,\nSEM_PERF_SEL_ATC_INVALIDATION            = 0x000000b3,\nSEM_PERF_SEL_ATC_VM_INVALIDATION         = 0x000000b4,\n} SEM_PERF_SEL;\n\n \n\n \n\ntypedef enum LSDMA_PERF_SEL {\nLSDMA_PERF_SEL_CYCLE                     = 0x00000000,\nLSDMA_PERF_SEL_IDLE                      = 0x00000001,\nLSDMA_PERF_SEL_REG_IDLE                  = 0x00000002,\nLSDMA_PERF_SEL_RB_EMPTY                  = 0x00000003,\nLSDMA_PERF_SEL_RB_FULL                   = 0x00000004,\nLSDMA_PERF_SEL_RB_WPTR_WRAP              = 0x00000005,\nLSDMA_PERF_SEL_RB_RPTR_WRAP              = 0x00000006,\nLSDMA_PERF_SEL_RB_WPTR_POLL_READ         = 0x00000007,\nLSDMA_PERF_SEL_RB_RPTR_WB                = 0x00000008,\nLSDMA_PERF_SEL_RB_CMD_IDLE               = 0x00000009,\nLSDMA_PERF_SEL_RB_CMD_FULL               = 0x0000000a,\nLSDMA_PERF_SEL_IB_CMD_IDLE               = 0x0000000b,\nLSDMA_PERF_SEL_IB_CMD_FULL               = 0x0000000c,\nLSDMA_PERF_SEL_EX_IDLE                   = 0x0000000d,\nLSDMA_PERF_SEL_SRBM_REG_SEND             = 0x0000000e,\nLSDMA_PERF_SEL_EX_IDLE_POLL_TIMER_EXPIRE = 0x0000000f,\nLSDMA_PERF_SEL_MC_WR_IDLE                = 0x00000010,\nLSDMA_PERF_SEL_MC_WR_COUNT               = 0x00000011,\nLSDMA_PERF_SEL_MC_RD_IDLE                = 0x00000012,\nLSDMA_PERF_SEL_MC_RD_COUNT               = 0x00000013,\nLSDMA_PERF_SEL_MC_RD_RET_STALL           = 0x00000014,\nLSDMA_PERF_SEL_MC_RD_NO_POLL_IDLE        = 0x00000015,\nLSDMA_PERF_SEL_SEM_IDLE                  = 0x00000018,\nLSDMA_PERF_SEL_SEM_REQ_STALL             = 0x00000019,\nLSDMA_PERF_SEL_SEM_REQ_COUNT             = 0x0000001a,\nLSDMA_PERF_SEL_SEM_RESP_INCOMPLETE       = 0x0000001b,\nLSDMA_PERF_SEL_SEM_RESP_FAIL             = 0x0000001c,\nLSDMA_PERF_SEL_SEM_RESP_PASS             = 0x0000001d,\nLSDMA_PERF_SEL_INT_IDLE                  = 0x0000001e,\nLSDMA_PERF_SEL_INT_REQ_STALL             = 0x0000001f,\nLSDMA_PERF_SEL_INT_REQ_COUNT             = 0x00000020,\nLSDMA_PERF_SEL_INT_RESP_ACCEPTED         = 0x00000021,\nLSDMA_PERF_SEL_INT_RESP_RETRY            = 0x00000022,\nLSDMA_PERF_SEL_NUM_PACKET                = 0x00000023,\nLSDMA_PERF_SEL_CE_WREQ_IDLE              = 0x00000025,\nLSDMA_PERF_SEL_CE_WR_IDLE                = 0x00000026,\nLSDMA_PERF_SEL_CE_SPLIT_IDLE             = 0x00000027,\nLSDMA_PERF_SEL_CE_RREQ_IDLE              = 0x00000028,\nLSDMA_PERF_SEL_CE_OUT_IDLE               = 0x00000029,\nLSDMA_PERF_SEL_CE_IN_IDLE                = 0x0000002a,\nLSDMA_PERF_SEL_CE_DST_IDLE               = 0x0000002b,\nLSDMA_PERF_SEL_CE_AFIFO_FULL             = 0x0000002e,\nLSDMA_PERF_SEL_CE_INFO_FULL              = 0x00000031,\nLSDMA_PERF_SEL_CE_INFO1_FULL             = 0x00000032,\nLSDMA_PERF_SEL_CE_RD_STALL               = 0x00000033,\nLSDMA_PERF_SEL_CE_WR_STALL               = 0x00000034,\nLSDMA_PERF_SEL_GFX_SELECT                = 0x00000035,\nLSDMA_PERF_SEL_RLC0_SELECT               = 0x00000036,\nLSDMA_PERF_SEL_RLC1_SELECT               = 0x00000037,\nLSDMA_PERF_SEL_PAGE_SELECT               = 0x00000038,\nLSDMA_PERF_SEL_CTX_CHANGE                = 0x00000039,\nLSDMA_PERF_SEL_CTX_CHANGE_EXPIRED        = 0x0000003a,\nLSDMA_PERF_SEL_CTX_CHANGE_EXCEPTION      = 0x0000003b,\nLSDMA_PERF_SEL_DOORBELL                  = 0x0000003c,\nLSDMA_PERF_SEL_RD_BA_RTR                 = 0x0000003d,\nLSDMA_PERF_SEL_WR_BA_RTR                 = 0x0000003e,\nLSDMA_PERF_SEL_F32_L1_WR_VLD             = 0x0000003f,\nLSDMA_PERF_SEL_CE_L1_WR_VLD              = 0x00000040,\nLSDMA_PERF_SEL_CE_L1_STALL               = 0x00000041,\nLSDMA_PERF_SEL_SDMA_INVACK_NFLUSH        = 0x00000042,\nLSDMA_PERF_SEL_SDMA_INVACK_FLUSH         = 0x00000043,\nLSDMA_PERF_SEL_ATCL2_INVREQ_NFLUSH       = 0x00000044,\nLSDMA_PERF_SEL_ATCL2_INVREQ_FLUSH        = 0x00000045,\nLSDMA_PERF_SEL_ATCL2_RET_XNACK           = 0x00000046,\nLSDMA_PERF_SEL_ATCL2_RET_ACK             = 0x00000047,\nLSDMA_PERF_SEL_ATCL2_FREE                = 0x00000048,\nLSDMA_PERF_SEL_SDMA_ATCL2_SEND           = 0x00000049,\nLSDMA_PERF_SEL_DMA_L1_WR_SEND            = 0x0000004a,\nLSDMA_PERF_SEL_DMA_L1_RD_SEND            = 0x0000004b,\nLSDMA_PERF_SEL_DMA_MC_WR_SEND            = 0x0000004c,\nLSDMA_PERF_SEL_DMA_MC_RD_SEND            = 0x0000004d,\nLSDMA_PERF_SEL_L1_WR_FIFO_IDLE           = 0x0000004e,\nLSDMA_PERF_SEL_L1_RD_FIFO_IDLE           = 0x0000004f,\nLSDMA_PERF_SEL_L1_WRL2_IDLE              = 0x00000050,\nLSDMA_PERF_SEL_L1_RDL2_IDLE              = 0x00000051,\nLSDMA_PERF_SEL_L1_WRMC_IDLE              = 0x00000052,\nLSDMA_PERF_SEL_L1_RDMC_IDLE              = 0x00000053,\nLSDMA_PERF_SEL_L1_WR_INV_IDLE            = 0x00000054,\nLSDMA_PERF_SEL_L1_RD_INV_IDLE            = 0x00000055,\nLSDMA_PERF_SEL_L1_WR_INV_EN              = 0x00000056,\nLSDMA_PERF_SEL_L1_RD_INV_EN              = 0x00000057,\nLSDMA_PERF_SEL_L1_WR_WAIT_INVADR         = 0x00000058,\nLSDMA_PERF_SEL_L1_RD_WAIT_INVADR         = 0x00000059,\nLSDMA_PERF_SEL_IS_INVREQ_ADDR_WR         = 0x0000005a,\nLSDMA_PERF_SEL_IS_INVREQ_ADDR_RD         = 0x0000005b,\nLSDMA_PERF_SEL_L1_WR_XNACK_TIMEOUT       = 0x0000005c,\nLSDMA_PERF_SEL_L1_RD_XNACK_TIMEOUT       = 0x0000005d,\nLSDMA_PERF_SEL_L1_INV_MIDDLE             = 0x0000005e,\nLSDMA_PERF_SEL_CE_OR_F32_MMHUB_WR_REQ    = 0x0000005f,\nLSDMA_PERF_SEL_CE_OR_F32_MMHUB_WR_RET    = 0x00000060,\nLSDMA_PERF_SEL_ATOMIC_MMHUB_WR_REQ       = 0x00000061,\nLSDMA_PERF_SEL_ATOMIC_MMHUB_WR_RET       = 0x00000062,\nLSDMA_PERF_SEL_CE_OR_F32_MMHUB_RD_REQ    = 0x00000063,\nLSDMA_PERF_SEL_CE_OR_F32_MMHUB_RD_RET    = 0x00000064,\nLSDMA_PERF_SEL_RB_MMHUB_RD_REQ           = 0x00000065,\nLSDMA_PERF_SEL_RB_MMHUB_RD_RET           = 0x00000066,\nLSDMA_PERF_SEL_IB_MMHUB_RD_REQ           = 0x00000067,\nLSDMA_PERF_SEL_IB_MMHUB_RD_RET           = 0x00000068,\nLSDMA_PERF_SEL_WPTR_MMHUB_RD_REQ         = 0x00000069,\nLSDMA_PERF_SEL_WPTR_MMHUB_RD_RET         = 0x0000006a,\nLSDMA_PERF_SEL_UTCL1_UTCL2_REQ           = 0x0000006b,\nLSDMA_PERF_SEL_UTCL1_UTCL2_RET           = 0x0000006c,\nLSDMA_PERF_SEL_CMD_OP_MATCH              = 0x0000006d,\nLSDMA_PERF_SEL_CMD_OP_START              = 0x0000006e,\nLSDMA_PERF_SEL_CMD_OP_END                = 0x0000006f,\nLSDMA_PERF_SEL_CE_BUSY                   = 0x00000070,\nLSDMA_PERF_SEL_CE_BUSY_START             = 0x00000071,\nLSDMA_PERF_SEL_CE_BUSY_END               = 0x00000072,\nLSDMA_PERF_SEL_F32_PERFCNT_TRIGGER       = 0x00000073,\nLSDMA_PERF_SEL_F32_PERFCNT_TRIGGER_START = 0x00000074,\nLSDMA_PERF_SEL_F32_PERFCNT_TRIGGER_END   = 0x00000075,\nLSDMA_PERF_SEL_CE_MMHUB_WRREQ_SEND       = 0x00000076,\nLSDMA_PERF_SEL_MMHUB_CE_WRRET_VALID      = 0x00000077,\nLSDMA_PERF_SEL_CE_MMHUB_RDREQ_SEND       = 0x00000078,\nLSDMA_PERF_SEL_MMHUB_CE_RDRET_VALID      = 0x00000079,\nLSDMA_PERF_SEL_DRAM_ECC                  = 0x0000007a,\nLSDMA_PERF_SEL_NACK_GEN_ERR              = 0x0000007b,\n} LSDMA_PERF_SEL;\n\n \n\n \n\n#define ROM_SIGNATURE                  0x0000aa55\n\n \n\n \n\ntypedef enum EFC_SURFACE_PIXEL_FORMAT {\nEFC_ARGB1555                             = 0x00000001,\nEFC_RGBA5551                             = 0x00000002,\nEFC_RGB565                               = 0x00000003,\nEFC_BGR565                               = 0x00000004,\nEFC_ARGB4444                             = 0x00000005,\nEFC_RGBA4444                             = 0x00000006,\nEFC_ARGB8888                             = 0x00000008,\nEFC_RGBA8888                             = 0x00000009,\nEFC_ARGB2101010                          = 0x0000000a,\nEFC_RGBA1010102                          = 0x0000000b,\nEFC_AYCrCb8888                           = 0x0000000c,\nEFC_YCrCbA8888                           = 0x0000000d,\nEFC_ACrYCb8888                           = 0x0000000e,\nEFC_CrYCbA8888                           = 0x0000000f,\nEFC_ARGB16161616_10MSB                   = 0x00000010,\nEFC_RGBA16161616_10MSB                   = 0x00000011,\nEFC_ARGB16161616_10LSB                   = 0x00000012,\nEFC_RGBA16161616_10LSB                   = 0x00000013,\nEFC_ARGB16161616_12MSB                   = 0x00000014,\nEFC_RGBA16161616_12MSB                   = 0x00000015,\nEFC_ARGB16161616_12LSB                   = 0x00000016,\nEFC_RGBA16161616_12LSB                   = 0x00000017,\nEFC_ARGB16161616_FLOAT                   = 0x00000018,\nEFC_RGBA16161616_FLOAT                   = 0x00000019,\nEFC_ARGB16161616_UNORM                   = 0x0000001a,\nEFC_RGBA16161616_UNORM                   = 0x0000001b,\nEFC_ARGB16161616_SNORM                   = 0x0000001c,\nEFC_RGBA16161616_SNORM                   = 0x0000001d,\nEFC_AYCrCb16161616_10MSB                 = 0x00000020,\nEFC_AYCrCb16161616_10LSB                 = 0x00000021,\nEFC_YCrCbA16161616_10MSB                 = 0x00000022,\nEFC_YCrCbA16161616_10LSB                 = 0x00000023,\nEFC_ACrYCb16161616_10MSB                 = 0x00000024,\nEFC_ACrYCb16161616_10LSB                 = 0x00000025,\nEFC_CrYCbA16161616_10MSB                 = 0x00000026,\nEFC_CrYCbA16161616_10LSB                 = 0x00000027,\nEFC_AYCrCb16161616_12MSB                 = 0x00000028,\nEFC_AYCrCb16161616_12LSB                 = 0x00000029,\nEFC_YCrCbA16161616_12MSB                 = 0x0000002a,\nEFC_YCrCbA16161616_12LSB                 = 0x0000002b,\nEFC_ACrYCb16161616_12MSB                 = 0x0000002c,\nEFC_ACrYCb16161616_12LSB                 = 0x0000002d,\nEFC_CrYCbA16161616_12MSB                 = 0x0000002e,\nEFC_CrYCbA16161616_12LSB                 = 0x0000002f,\nEFC_Y8_CrCb88_420_PLANAR                 = 0x00000040,\nEFC_Y8_CbCr88_420_PLANAR                 = 0x00000041,\nEFC_Y10_CrCb1010_420_PLANAR              = 0x00000042,\nEFC_Y10_CbCr1010_420_PLANAR              = 0x00000043,\nEFC_Y12_CrCb1212_420_PLANAR              = 0x00000044,\nEFC_Y12_CbCr1212_420_PLANAR              = 0x00000045,\nEFC_YCrYCb8888_422_PACKED                = 0x00000048,\nEFC_YCbYCr8888_422_PACKED                = 0x00000049,\nEFC_CrYCbY8888_422_PACKED                = 0x0000004a,\nEFC_CbYCrY8888_422_PACKED                = 0x0000004b,\nEFC_YCrYCb10101010_422_PACKED            = 0x0000004c,\nEFC_YCbYCr10101010_422_PACKED            = 0x0000004d,\nEFC_CrYCbY10101010_422_PACKED            = 0x0000004e,\nEFC_CbYCrY10101010_422_PACKED            = 0x0000004f,\nEFC_YCrYCb12121212_422_PACKED            = 0x00000050,\nEFC_YCbYCr12121212_422_PACKED            = 0x00000051,\nEFC_CrYCbY12121212_422_PACKED            = 0x00000052,\nEFC_CbYCrY12121212_422_PACKED            = 0x00000053,\nEFC_RGB111110_FIX                        = 0x00000070,\nEFC_BGR101111_FIX                        = 0x00000071,\nEFC_ACrYCb2101010                        = 0x00000072,\nEFC_CrYCbA1010102                        = 0x00000073,\nEFC_RGB111110_FLOAT                      = 0x00000076,\nEFC_BGR101111_FLOAT                      = 0x00000077,\nEFC_MONO_8                               = 0x00000078,\nEFC_MONO_10MSB                           = 0x00000079,\nEFC_MONO_10LSB                           = 0x0000007a,\nEFC_MONO_12MSB                           = 0x0000007b,\nEFC_MONO_12LSB                           = 0x0000007c,\nEFC_MONO_16                              = 0x0000007d,\n} EFC_SURFACE_PIXEL_FORMAT;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}