\hypertarget{struct_a_d_c___type_def}{}\section{A\+D\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___type_def}\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{C\+R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{C\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{S\+M\+P\+R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{S\+M\+P\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{J\+O\+F\+R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{J\+O\+F\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{J\+O\+F\+R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{J\+O\+F\+R4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{H\+TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{L\+TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{S\+Q\+R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{S\+Q\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{S\+Q\+R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{J\+S\+QR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{J\+D\+R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{J\+D\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{J\+D\+R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{J\+D\+R4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Analog to Digital Converter. 

Definition at line 299 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R1}{CR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R1}

A\+DC control register 1, Address offset\+: 0x04 

Definition at line 302 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R2}{CR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R2}

A\+DC control register 2, Address offset\+: 0x08 

Definition at line 303 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

A\+DC regular data register, Address offset\+: 0x4C 

Definition at line 320 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}\label{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!H\+TR@{H\+TR}}
\index{H\+TR@{H\+TR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{H\+TR}{HTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t H\+TR}

A\+DC watchdog higher threshold register, Address offset\+: 0x24 

Definition at line 310 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}\label{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R1@{J\+D\+R1}}
\index{J\+D\+R1@{J\+D\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{J\+D\+R1}{JDR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t J\+D\+R1}

A\+DC injected data register 1, Address offset\+: 0x3C 

Definition at line 316 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}\label{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R2@{J\+D\+R2}}
\index{J\+D\+R2@{J\+D\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{J\+D\+R2}{JDR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t J\+D\+R2}

A\+DC injected data register 2, Address offset\+: 0x40 

Definition at line 317 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}\label{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R3@{J\+D\+R3}}
\index{J\+D\+R3@{J\+D\+R3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{J\+D\+R3}{JDR3}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t J\+D\+R3}

A\+DC injected data register 3, Address offset\+: 0x44 

Definition at line 318 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}\label{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R4@{J\+D\+R4}}
\index{J\+D\+R4@{J\+D\+R4}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{J\+D\+R4}{JDR4}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t J\+D\+R4}

A\+DC injected data register 4, Address offset\+: 0x48 

Definition at line 319 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}\label{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R1@{J\+O\+F\+R1}}
\index{J\+O\+F\+R1@{J\+O\+F\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{J\+O\+F\+R1}{JOFR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t J\+O\+F\+R1}

A\+DC injected channel data offset register 1, Address offset\+: 0x14 

Definition at line 306 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}\label{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R2@{J\+O\+F\+R2}}
\index{J\+O\+F\+R2@{J\+O\+F\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{J\+O\+F\+R2}{JOFR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t J\+O\+F\+R2}

A\+DC injected channel data offset register 2, Address offset\+: 0x18 

Definition at line 307 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}\label{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R3@{J\+O\+F\+R3}}
\index{J\+O\+F\+R3@{J\+O\+F\+R3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{J\+O\+F\+R3}{JOFR3}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t J\+O\+F\+R3}

A\+DC injected channel data offset register 3, Address offset\+: 0x1C 

Definition at line 308 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}\label{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R4@{J\+O\+F\+R4}}
\index{J\+O\+F\+R4@{J\+O\+F\+R4}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{J\+O\+F\+R4}{JOFR4}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t J\+O\+F\+R4}

A\+DC injected channel data offset register 4, Address offset\+: 0x20 

Definition at line 309 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}\label{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+S\+QR@{J\+S\+QR}}
\index{J\+S\+QR@{J\+S\+QR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{J\+S\+QR}{JSQR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t J\+S\+QR}

A\+DC injected sequence register, Address offset\+: 0x38 

Definition at line 315 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}\label{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!L\+TR@{L\+TR}}
\index{L\+TR@{L\+TR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{L\+TR}{LTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+TR}

A\+DC watchdog lower threshold register, Address offset\+: 0x28 

Definition at line 311 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}\label{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+M\+P\+R1@{S\+M\+P\+R1}}
\index{S\+M\+P\+R1@{S\+M\+P\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+M\+P\+R1}{SMPR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+M\+P\+R1}

A\+DC sample time register 1, Address offset\+: 0x0C 

Definition at line 304 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}\label{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+M\+P\+R2@{S\+M\+P\+R2}}
\index{S\+M\+P\+R2@{S\+M\+P\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+M\+P\+R2}{SMPR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+M\+P\+R2}

A\+DC sample time register 2, Address offset\+: 0x10 

Definition at line 305 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}\label{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+Q\+R1@{S\+Q\+R1}}
\index{S\+Q\+R1@{S\+Q\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+Q\+R1}{SQR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Q\+R1}

A\+DC regular sequence register 1, Address offset\+: 0x2C 

Definition at line 312 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}\label{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+Q\+R2@{S\+Q\+R2}}
\index{S\+Q\+R2@{S\+Q\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+Q\+R2}{SQR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Q\+R2}

A\+DC regular sequence register 2, Address offset\+: 0x30 

Definition at line 313 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}\label{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+Q\+R3@{S\+Q\+R3}}
\index{S\+Q\+R3@{S\+Q\+R3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+Q\+R3}{SQR3}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Q\+R3}

A\+DC regular sequence register 3, Address offset\+: 0x34 

Definition at line 314 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

A\+DC status register, Address offset\+: 0x00 

Definition at line 301 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
