// Seed: 3881587098
module module_0 (
    input tri id_0,
    output wand id_1,
    output supply1 sample,
    input wor id_3,
    output tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    input wire id_10,
    output wand id_11,
    input tri module_0
);
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    input  tri0  sample,
    input  tri0  id_3,
    input  wor   id_4,
    input  uwire id_5,
    output wand  id_6,
    output tri1  id_7,
    input  tri1  id_8,
    output tri0  id_9,
    input  wor   id_10,
    input  tri   id_11,
    output tri0  module_1
);
  wire id_14;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_9,
      id_5,
      id_6,
      id_7,
      id_5,
      id_3,
      id_11,
      id_8,
      id_10,
      id_6,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
