
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.513625                       # Number of seconds simulated
sim_ticks                                513625386500                       # Number of ticks simulated
final_tick                               513625386500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 856683                       # Simulator instruction rate (inst/s)
host_op_rate                                  1077657                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4400138893                       # Simulator tick rate (ticks/s)
host_mem_usage                                 832128                       # Number of bytes of host memory used
host_seconds                                   116.73                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     125794189                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           28448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       132816192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          132844640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        28448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     69403328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        69403328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4150506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4151395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2168854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2168854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              55387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          258585723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             258641110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         55387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            55387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       135124411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            135124411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       135124411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             55387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         258585723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            393765521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4151395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2168854                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4151395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2168854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              265668288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                79745856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               132844640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             69403328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    328                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                922801                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1948568                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            259568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            259269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            259251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            259180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            259041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            259702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            259996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            259725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            259366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            259376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           259421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           259415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           259002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           259517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           259568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           259670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             77981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             78112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             78509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             78566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             77545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             77951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             77789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             77404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             77598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            77790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            77720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            78278                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  513625242500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               4151395                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2168854                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4085528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  75841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  77165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  77159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  77154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  77154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  77151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  77176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  77248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  77898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  77659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  77160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  77798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  77205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       616914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    559.905232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   339.406241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.834231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       171380     27.78%     27.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        45566      7.39%     35.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25522      4.14%     39.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21301      3.45%     42.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67275     10.91%     53.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13935      2.26%     55.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34291      5.56%     61.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26335      4.27%     65.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       211309     34.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       616914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        77150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.805029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.314840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.619238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        77122     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           24      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77150                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.142363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.538961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            71440     92.60%     92.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              121      0.16%     92.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5273      6.83%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              306      0.40%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77150                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  24580105250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            102412611500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20755335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5921.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24671.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       517.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       155.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    258.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    135.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3703909                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1076262                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      81266.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2335495680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1274328000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             16190686200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4044556800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          33547160400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         246314265300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          92106999750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           395813492130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            770.634528                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 150952428250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17150900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  345518754750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2328245640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1270372125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             16187535000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4029594480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          33547160400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         246182980050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          92222162250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           395768049945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            770.546054                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 151125666500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17150900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  345343688500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       1027250773                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     125794189                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             124833178                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    835                       # Number of float alu accesses
system.cpu.num_func_calls                       69322                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3953451                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    124833178                       # number of integer instructions
system.cpu.num_fp_insts                           835                       # number of float instructions
system.cpu.num_int_register_reads           314540074                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102332165                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1311                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             26576153                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            36968381                       # number of times the CC registers were written
system.cpu.num_mem_refs                      65018775                       # number of memory refs
system.cpu.num_load_insts                    47374160                       # Number of load instructions
system.cpu.num_store_insts                   17644615                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1027250773                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5058750                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960293      0.76%      0.76% # Class of executed instruction
system.cpu.op_class::IntAlu                  59683575     47.45%     48.21% # Class of executed instruction
system.cpu.op_class::IntMult                   130946      0.10%     48.31% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::MemRead                 47374160     37.66%     85.97% # Class of executed instruction
system.cpu.op_class::MemWrite                17644615     14.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  125794189                       # Class of executed instruction
system.cpu.dcache.tags.replacements           4363228                       # number of replacements
system.cpu.dcache.tags.tagsinuse          3939.580276                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60651466                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4367324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.887558                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21907303500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  3939.580276                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.961812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         134404904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        134404904                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     45206942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45206942                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15444524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15444524                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      60651466                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60651466                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     60651466                       # number of overall hits
system.cpu.dcache.overall_hits::total        60651466                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2101695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2101695                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2200093                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2200093                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      4301788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4301788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4367324                       # number of overall misses
system.cpu.dcache.overall_misses::total       4367324                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 148421509500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 148421509500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 168707503500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 168707503500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 317129013000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 317129013000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 317129013000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 317129013000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     47308637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47308637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17644617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17644617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     64953254                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64953254                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     65018790                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65018790                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044425                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.124689                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124689                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067170                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70619.908931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70619.908931                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76681.987307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76681.987307                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73720.279335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73720.279335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72614.033903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72614.033903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2409164                       # number of writebacks
system.cpu.dcache.writebacks::total           2409164                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2101695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2101695                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2200093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2200093                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4301788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4301788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4367324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4367324                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 146319814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 146319814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 166507410500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 166507410500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   4996511000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4996511000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 312827225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 312827225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 317823736000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 317823736000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.124689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.066229                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066229                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.067170                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067170                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69619.908931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69619.908931                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75681.987307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75681.987307                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 76240.707397                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76240.707397                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72720.279335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72720.279335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72773.106827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72773.106827                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 6                       # number of replacements
system.cpu.icache.tags.tagsinuse           696.489582                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           135710492                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               890                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          152483.698876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   696.489582                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.170041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.170041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          884                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          884                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.215820                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         271423654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        271423654                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    135710492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       135710492                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     135710492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        135710492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    135710492                       # number of overall hits
system.cpu.icache.overall_hits::total       135710492                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          890                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           890                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          890                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            890                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          890                       # number of overall misses
system.cpu.icache.overall_misses::total           890                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     68893500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68893500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     68893500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68893500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     68893500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68893500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    135711382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    135711382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    135711382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    135711382                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    135711382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    135711382                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77408.426966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77408.426966                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77408.426966                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77408.426966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77408.426966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77408.426966                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          890                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          890                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          890                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          890                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          890                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          890                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     68003500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68003500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     68003500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68003500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     68003500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68003500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76408.426966                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76408.426966                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76408.426966                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76408.426966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76408.426966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76408.426966                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4130585                       # number of replacements
system.l2.tags.tagsinuse                 29466.925840                       # Cycle average of tags in use
system.l2.tags.total_refs                     2316415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4160811                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.556722                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              467512897500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17366.396617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         25.014311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12075.514913                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.529980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.368515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.899259                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         30226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12680                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.922424                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15092351                       # Number of tag accesses
system.l2.tags.data_accesses                 15092351                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2409164                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2409164                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              55836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55836                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         160982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160982                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                216818                       # number of demand (read+write) hits
system.l2.demand_hits::total                   216819                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               216818                       # number of overall hits
system.l2.overall_hits::total                  216819                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          2144257                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2144257                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           889                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              889                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2006249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2006249                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 889                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4150506                       # number of demand (read+write) misses
system.l2.demand_misses::total                4151395                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                889                       # number of overall misses
system.l2.overall_misses::cpu.data            4150506                       # number of overall misses
system.l2.overall_misses::total               4151395                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 162620993000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  162620993000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     66657000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66657000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 146375168000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 146375168000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      66657000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  308996161000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     309062818000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     66657000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 308996161000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    309062818000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2409164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2409164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2200093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2200093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2167231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2167231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               890                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4367324                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4368214                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              890                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4367324                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4368214                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.974621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974621                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998876                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.925720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.925720                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998876                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.950354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.950364                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998876                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.950354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.950364                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75840.252824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75840.252824                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 74979.752531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74979.752531                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 72959.621662                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72959.621662                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 74979.752531                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74447.829012                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74447.942920                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 74979.752531                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74447.829012                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74447.942920                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2168854                       # number of writebacks
system.l2.writebacks::total                   2168854                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        51636                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         51636                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2144257                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2144257                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          889                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          889                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2006249                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2006249                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4150506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4151395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4150506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4151395                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 141178423000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141178423000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     57767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 126312678000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126312678000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     57767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 267491101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 267548868000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     57767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 267491101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 267548868000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.974621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.974621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.925720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.925720                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.950354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.950364                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.950354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.950364                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65840.252824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65840.252824                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64979.752531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64979.752531                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 62959.621662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62959.621662                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64979.752531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 64447.829012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64447.942920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64979.752531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 64447.829012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64447.942920                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            2007138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2168854                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1948568                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2144257                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2144257                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2007138                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12420212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12420212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12420212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    202247968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    202247968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               202247968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           8268817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8268817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8268817                       # Request fanout histogram
system.membus.reqLayer2.occupancy         12606529500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13613616500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      8731448                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4363234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          64799                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        64799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2168121                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4578018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3915794                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2200093                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2200093                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           890                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2167231                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13097875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13099661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    216847616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              216876288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4130585                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8498799                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086985                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8433999     99.24%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  64800      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8498799                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5570309000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            890000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4367324000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
