ls
# arbiter.sv
# arbiter_tb.v
# MS_arbiter.tcl
# transcript
# vish_stacktrace.vstf
# vsim.wlf
# work
cd ..
ls
# arbiter
# cross_bar.out.sdc
# cross_bar.out.zip
# cross_bar.qpf
# cross_bar.qsf
# db
# incremental_db
# MS_top.tcl
# Muxes
# output_files
# test
# test_vectors
# test_vectors.tv
# testVectors.tv.bak
# test_vectors.tv.tv
# top.sv
# top_tb.sv
# top_tb.sv.bak
# top_testvectors.tv
# transcript
# vsim.wlf
# wlft8S3vsd
# work
source MS_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:48 on Mar 10,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:23:48 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:48 on Mar 10,2022
# vlog -reportprogress 300 ./top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 00:23:48 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:48 on Mar 10,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 00:23:48 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:48 on Mar 10,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 00:23:48 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:48 on Mar 10,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 00:23:48 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:48 on Mar 10,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 00:23:48 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:23:48 on Mar 10,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 00:23:48 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" top_tb 
# Start time: 00:23:48 on Mar 10,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./top_tb.sv(256)
#    Time: 1940 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at ./top_tb.sv line 256
ls
# arbiter
# cross_bar.out.sdc
# cross_bar.out.zip
# cross_bar.qpf
# cross_bar.qsf
# db
# incremental_db
# MS_top.tcl
# Muxes
# output_files
# test
# test_vectors
# test_vectors.tv
# testVectors.tv.bak
# test_vectors.tv.tv
# top.sv
# top_tb.sv
# top_tb.sv.bak
# top_testvectors.tv
# transcript
# vsim.wlf
# wlft8S3vsd
# work
source MS_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 00:25:49 on Mar 10,2022, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
source MS_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:25:51 on Mar 10,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:25:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:25:51 on Mar 10,2022
# vlog -reportprogress 300 ./top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 00:25:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:25:51 on Mar 10,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 00:25:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:25:51 on Mar 10,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 00:25:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:25:51 on Mar 10,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 00:25:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:25:51 on Mar 10,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 00:25:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:25:51 on Mar 10,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 00:25:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" top_tb 
# Start time: 00:25:51 on Mar 10,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./top_tb.sv(256)
#    Time: 1940 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at ./top_tb.sv line 256
source MS_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 00:28:24 on Mar 10,2022, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
source MS_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:28:25 on Mar 10,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:28:25 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:28:25 on Mar 10,2022
# vlog -reportprogress 300 ./top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 00:28:25 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:28:25 on Mar 10,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 00:28:25 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:28:25 on Mar 10,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 00:28:26 on Mar 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:28:26 on Mar 10,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 00:28:26 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:28:26 on Mar 10,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 00:28:26 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:28:26 on Mar 10,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 00:28:26 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" top_tb 
# Start time: 00:28:26 on Mar 10,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# ** Note: $finish    : ./top_tb.sv(257)
#    Time: 1940 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at ./top_tb.sv line 257
exit -sim
# End time: 00:29:49 on Mar 10,2022, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
source MS_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:50 on Mar 10,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:29:50 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:50 on Mar 10,2022
# vlog -reportprogress 300 ./top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 00:29:50 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:50 on Mar 10,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 00:29:50 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:50 on Mar 10,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 00:29:51 on Mar 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:51 on Mar 10,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 00:29:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:51 on Mar 10,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 00:29:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:51 on Mar 10,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 00:29:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" top_tb 
# Start time: 00:29:51 on Mar 10,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./top_tb.sv(257)
#    Time: 1940 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at ./top_tb.sv line 257
# End time: 00:33:12 on Mar 10,2022, Elapsed time: 0:03:21
# Errors: 0, Warnings: 0
