Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 15:43:13 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : system
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.876ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_11/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 3.305ns (26.531%)  route 9.152ns (73.469%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 13.547 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y31         net (fo=16, unplaced)        0.856    16.160    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y31         net (fo=392, unset)          1.242    13.547    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.723    
                         clock uncertainty           -0.035    13.688    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.284    data_mem/dmem_replace/mem_reg_11
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                         -16.160    
  -------------------------------------------------------------------
                         slack                                 -2.876    

Slack (VIOLATED) :        -2.832ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.409ns  (logic 3.305ns (26.634%)  route 9.104ns (73.366%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 13.543 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y33         net (fo=16, unplaced)        0.808    16.112    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    RAMB36_X0Y33         RAMB36E1                     0.000    10.000    data_mem/dmem_replace/mem_reg_13/CLKARDCLK
                         clock pessimism              0.177    10.177    
                         clock uncertainty           -0.035    10.141    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     9.737    data_mem/dmem_replace/mem_reg_13
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                         -16.112    
  -------------------------------------------------------------------
                         slack                                 -2.832    

Slack (VIOLATED) :        -2.829ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_10/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.345ns  (logic 3.305ns (26.772%)  route 9.040ns (73.228%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 13.402 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y24         net (fo=16, unplaced)        0.744    16.048    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y24         net (fo=392, unset)          1.097    13.402    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.658    
                         clock uncertainty           -0.035    13.623    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.219    data_mem/dmem_replace/mem_reg_10
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -16.048    
  -------------------------------------------------------------------
                         slack                                 -2.829    

Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.407ns  (logic 3.305ns (26.638%)  route 9.102ns (73.362%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 13.545 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y32         net (fo=16, unplaced)        0.806    16.110    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y32         net (fo=392, unset)          1.240    13.545    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.721    
                         clock uncertainty           -0.035    13.686    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.282    data_mem/dmem_replace/mem_reg_0
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -16.110    
  -------------------------------------------------------------------
                         slack                                 -2.828    

Slack (VIOLATED) :        -2.782ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.300ns  (logic 3.305ns (26.870%)  route 8.995ns (73.130%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 13.404 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y25         net (fo=16, unplaced)        0.699    16.003    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=392, unset)          1.099    13.404    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.660    
                         clock uncertainty           -0.035    13.625    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.221    data_mem/dmem_replace/mem_reg_6
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                         -16.003    
  -------------------------------------------------------------------
                         slack                                 -2.782    

Slack (VIOLATED) :        -2.778ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.357ns  (logic 3.305ns (26.746%)  route 9.052ns (73.254%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 13.545 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y31         net (fo=16, unplaced)        0.756    16.060    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y31         net (fo=392, unset)          1.240    13.545    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.721    
                         clock uncertainty           -0.035    13.686    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.282    data_mem/dmem_replace/mem_reg_15
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -16.060    
  -------------------------------------------------------------------
                         slack                                 -2.778    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_14/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.301ns  (logic 3.305ns (26.868%)  route 8.996ns (73.132%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.416ns = ( 13.416 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y29         net (fo=16, unplaced)        0.700    16.004    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y29         net (fo=392, unset)          1.111    13.416    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.672    
                         clock uncertainty           -0.035    13.637    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.233    data_mem/dmem_replace/mem_reg_14
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -16.004    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.770ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.351ns  (logic 3.305ns (26.759%)  route 9.046ns (73.241%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 13.547 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y30         net (fo=16, unplaced)        0.750    16.054    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=392, unset)          1.242    13.547    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.723    
                         clock uncertainty           -0.035    13.688    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.284    data_mem/dmem_replace/mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                         -16.054    
  -------------------------------------------------------------------
                         slack                                 -2.770    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_9/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.252ns  (logic 3.305ns (26.975%)  route 8.947ns (73.025%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 13.549 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y30         net (fo=16, unplaced)        0.651    15.955    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y30         net (fo=392, unset)          1.244    13.549    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.725    
                         clock uncertainty           -0.035    13.690    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.286    data_mem/dmem_replace/mem_reg_9
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                         -15.955    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.667ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.221ns  (logic 3.305ns (27.044%)  route 8.916ns (72.956%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 13.419 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y29         net (fo=16, unplaced)        0.620    15.924    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=392, unset)          1.114    13.419    data_mem/dmem_replace/clock0
                         clock pessimism              0.278    13.696    
                         clock uncertainty           -0.035    13.661    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.257    data_mem/dmem_replace/mem_reg_2
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -15.924    
  -------------------------------------------------------------------
                         slack                                 -2.667    

Slack (VIOLATED) :        -2.650ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.179ns  (logic 3.305ns (27.137%)  route 8.874ns (72.863%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 13.415 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y28         net (fo=16, unplaced)        0.578    15.882    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y28         net (fo=392, unset)          1.110    13.415    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.671    
                         clock uncertainty           -0.035    13.636    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.232    data_mem/dmem_replace/mem_reg_5
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                         -15.882    
  -------------------------------------------------------------------
                         slack                                 -2.650    

Slack (VIOLATED) :        -2.629ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_12/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 3.305ns (27.190%)  route 8.850ns (72.810%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y27         net (fo=16, unplaced)        0.554    15.858    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y27         net (fo=392, unset)          1.107    13.412    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.668    
                         clock uncertainty           -0.035    13.633    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.229    data_mem/dmem_replace/mem_reg_12
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -15.858    
  -------------------------------------------------------------------
                         slack                                 -2.629    

Slack (VIOLATED) :        -2.586ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.109ns  (logic 3.305ns (27.294%)  route 8.804ns (72.706%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 13.409 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y26         net (fo=16, unplaced)        0.508    15.812    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y26         net (fo=392, unset)          1.104    13.409    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.665    
                         clock uncertainty           -0.035    13.630    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.226    data_mem/dmem_replace/mem_reg_7
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                         -15.812    
  -------------------------------------------------------------------
                         slack                                 -2.586    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 3.305ns (27.341%)  route 8.783ns (72.659%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y26         net (fo=16, unplaced)        0.487    15.791    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y26         net (fo=392, unset)          1.107    13.412    data_mem/dmem_replace/clock0
                         clock pessimism              0.278    13.689    
                         clock uncertainty           -0.035    13.654    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.250    data_mem/dmem_replace/mem_reg_3
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 3.305ns (27.341%)  route 8.783ns (72.659%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 13.418 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y28         net (fo=16, unplaced)        0.487    15.791    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y28         net (fo=392, unset)          1.113    13.418    data_mem/dmem_replace/clock0
                         clock pessimism              0.278    13.695    
                         clock uncertainty           -0.035    13.660    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.256    data_mem/dmem_replace/mem_reg_4
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                 -2.535    

Slack (VIOLATED) :        -2.494ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_8/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 3.305ns (27.441%)  route 8.739ns (72.559%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 13.415 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, unplaced)         0.296    15.261    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    15.304    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y27         net (fo=16, unplaced)        0.443    15.747    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y27         net (fo=392, unset)          1.110    13.415    data_mem/dmem_replace/clock0
                         clock pessimism              0.278    13.692    
                         clock uncertainty           -0.035    13.657    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.253    data_mem/dmem_replace/mem_reg_8
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -15.747    
  -------------------------------------------------------------------
                         slack                                 -2.494    

Slack (VIOLATED) :        -2.471ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.235ns  (logic 3.305ns (27.013%)  route 8.930ns (72.987%))
  Logic Levels:           35  (LUT3=33 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y132        net (fo=2, unset)            0.279    15.008    addersub/adder32bit/bit31/cin
    SLICE_X12Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.051    addersub/adder32bit/bit31/cout_INST_0/O
    SLICE_X10Y130        net (fo=1, unplaced)         0.449    15.500    addersub_result_slt
    SLICE_X10Y130        LUT5 (Prop_lut5_I1_O)        0.043    15.543    reg_file_i_32/O
    RAMB36_X0Y25         net (fo=2, unplaced)         0.395    15.938    reg_file/inst1/data_a[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 -2.471    

Slack (VIOLATED) :        -2.245ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 3.305ns (27.188%)  route 8.851ns (72.812%))
  Logic Levels:           35  (LUT3=33 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 13.446 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y132        net (fo=2, unset)            0.279    15.008    addersub/adder32bit/bit31/cin
    SLICE_X12Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.051    addersub/adder32bit/bit31/cout_INST_0/O
    SLICE_X10Y130        net (fo=1, unplaced)         0.449    15.500    addersub_result_slt
    SLICE_X10Y130        LUT5 (Prop_lut5_I1_O)        0.043    15.543    reg_file_i_32/O
    SLICE_X8Y128         net (fo=2, unplaced)         0.316    15.859    pipereg14/d[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X8Y128         net (fo=392, unplaced)       1.141    13.446    pipereg14/clk
                         clock pessimism              0.164    13.610    
                         clock uncertainty           -0.035    13.575    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.040    13.615    pipereg14/q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -2.245    

Slack (VIOLATED) :        -2.189ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.953ns  (logic 3.305ns (27.650%)  route 8.648ns (72.350%))
  Logic Levels:           35  (LUT3=33 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y135        net (fo=3, unset)            0.227    15.192    addersub_result[31]
    SLICE_X12Y135        LUT6 (Prop_lut6_I0_O)        0.043    15.235    reg_file_i_1/O
    RAMB36_X0Y25         net (fo=2, unplaced)         0.421    15.656    reg_file/inst1/data_a[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -15.656    
  -------------------------------------------------------------------
                         slack                                 -2.189    

Slack (VIOLATED) :        -2.029ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.793ns  (logic 3.268ns (27.711%)  route 8.525ns (72.289%))
  Logic Levels:           34  (LUT3=32 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I2_O)        0.049    14.735    addersub/adder32bit/bit30/s_INST_0/O
    SLICE_X11Y132        net (fo=1, unset)            0.382    15.117    addersub_result[30]
    SLICE_X11Y132        LUT6 (Prop_lut6_I0_O)        0.043    15.160    reg_file_i_2/O
    RAMB36_X0Y25         net (fo=2, unplaced)         0.336    15.496    reg_file/inst1/data_a[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -15.496    
  -------------------------------------------------------------------
                         slack                                 -2.029    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/q_a[31]_INST_0_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.734ns  (logic 3.305ns (28.166%)  route 8.429ns (71.834%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.452 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X13Y137        net (fo=3, unplaced)         0.377    15.342    data_mem/d_address[31]
    SLICE_X13Y137        LUT2 (Prop_lut2_I0_O)        0.043    15.385    data_mem/dmem_replace_i_2/O
    SLICE_X13Y137        net (fo=1, unset)            0.052    15.437    data_mem/dmem_replace/rden_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y137        net (fo=392, unplaced)       1.147    13.452    data_mem/dmem_replace/clock0
                         clock pessimism              0.164    13.616    
                         clock uncertainty           -0.035    13.581    
    SLICE_X13Y137        FDRE (Setup_fdre_C_D)        0.040    13.621    data_mem/dmem_replace/q_a[31]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -15.437    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.690ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 3.305ns (28.531%)  route 8.279ns (71.469%))
  Logic Levels:           35  (LUT3=33 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 13.429 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.729    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.193    14.922    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    14.965    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y135        net (fo=3, unset)            0.227    15.192    addersub_result[31]
    SLICE_X12Y135        LUT6 (Prop_lut6_I0_O)        0.043    15.235    reg_file_i_1/O
    SLICE_X12Y135        net (fo=2, unplaced)         0.052    15.287    pipereg14/d[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X12Y135        net (fo=392, unplaced)       1.124    13.429    pipereg14/clk
                         clock pessimism              0.164    13.593    
                         clock uncertainty           -0.035    13.558    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.040    13.598    pipereg14/q_reg[31]
  -------------------------------------------------------------------
                         required time                         13.598    
                         arrival time                         -15.287    
  -------------------------------------------------------------------
                         slack                                 -1.690    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 3.225ns (28.205%)  route 8.209ns (71.795%))
  Logic Levels:           33  (LUT3=31 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.049    14.354    addersub/adder32bit/bit29/s_INST_0/O
    SLICE_X9Y132         net (fo=1, unplaced)         0.376    14.730    addersub_result[29]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.043    14.773    reg_file_i_3/O
    RAMB36_X0Y25         net (fo=2, unplaced)         0.364    15.137    reg_file/inst1/data_a[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.616ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 3.268ns (28.395%)  route 8.241ns (71.605%))
  Logic Levels:           34  (LUT3=32 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.348    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, unset)            0.338    14.686    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I2_O)        0.049    14.735    addersub/adder32bit/bit30/s_INST_0/O
    SLICE_X11Y132        net (fo=1, unset)            0.382    15.117    addersub_result[30]
    SLICE_X11Y132        LUT6 (Prop_lut6_I0_O)        0.043    15.160    reg_file_i_2/O
    SLICE_X11Y133        net (fo=2, unset)            0.052    15.212    pipereg14/d[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X11Y133        net (fo=392, unplaced)       1.123    13.428    pipereg14/clk
                         clock pessimism              0.164    13.592    
                         clock uncertainty           -0.035    13.557    
    SLICE_X11Y133        FDRE (Setup_fdre_C_D)        0.040    13.597    pipereg14/q_reg[30]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                 -1.616    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.340ns  (logic 3.182ns (28.060%)  route 8.158ns (71.940%))
  Logic Levels:           32  (LUT3=30 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.049    14.154    addersub/adder32bit/bit28/s_INST_0/O
    SLICE_X10Y131        net (fo=1, unset)            0.464    14.618    addersub_result[28]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.043    14.661    reg_file_i_4/O
    RAMB36_X0Y25         net (fo=2, unplaced)         0.382    15.043    reg_file/inst1/data_a[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.122ns  (logic 3.225ns (28.997%)  route 7.897ns (71.003%))
  Logic Levels:           33  (LUT3=31 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 13.426 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.148    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.157    14.305    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.049    14.354    addersub/adder32bit/bit29/s_INST_0/O
    SLICE_X9Y132         net (fo=1, unplaced)         0.376    14.730    addersub_result[29]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.043    14.773    reg_file_i_3/O
    SLICE_X8Y132         net (fo=2, unset)            0.052    14.825    pipereg14/d[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X8Y132         net (fo=392, unplaced)       1.121    13.426    pipereg14/clk
                         clock pessimism              0.164    13.590    
                         clock uncertainty           -0.035    13.555    
    SLICE_X8Y132         FDRE (Setup_fdre_C_D)        0.040    13.595    pipereg14/q_reg[29]
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                 -1.231    

Slack (VIOLATED) :        -1.096ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.008ns  (logic 3.182ns (28.906%)  route 7.826ns (71.094%))
  Logic Levels:           32  (LUT3=30 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 13.447 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.848    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.257    14.105    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.049    14.154    addersub/adder32bit/bit28/s_INST_0/O
    SLICE_X10Y131        net (fo=1, unset)            0.464    14.618    addersub_result[28]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.043    14.661    reg_file_i_4/O
    SLICE_X9Y131         net (fo=2, unset)            0.050    14.711    pipereg14/d[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X9Y131         net (fo=392, unplaced)       1.142    13.447    pipereg14/clk
                         clock pessimism              0.164    13.611    
                         clock uncertainty           -0.035    13.576    
    SLICE_X9Y131         FDRE (Setup_fdre_C_D)        0.040    13.616    pipereg14/q_reg[28]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                 -1.096    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.846ns  (logic 3.139ns (28.942%)  route 7.707ns (71.058%))
  Logic Levels:           31  (LUT3=29 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.049    13.854    addersub/adder32bit/bit27/s_INST_0/O
    SLICE_X10Y131        net (fo=1, unplaced)         0.365    14.219    addersub_result[27]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.043    14.262    reg_file_i_5/O
    RAMB36_X0Y25         net (fo=2, unplaced)         0.287    14.549    reg_file/inst1/data_a[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -0.936ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.700ns  (logic 3.096ns (28.935%)  route 7.604ns (71.065%))
  Logic Levels:           30  (LUT3=28 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.049    13.572    addersub/adder32bit/bit26/s_INST_0/O
    SLICE_X9Y132         net (fo=1, unset)            0.365    13.937    addersub_result[26]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.043    13.980    reg_file_i_6/O
    RAMB36_X0Y25         net (fo=2, unplaced)         0.423    14.403    reg_file/inst1/data_a[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                 -0.936    

Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.609ns  (logic 3.139ns (29.588%)  route 7.470ns (70.412%))
  Logic Levels:           31  (LUT3=29 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 13.447 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, unset)          1.235     3.703    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.503    reg_file/inst1/mem_reg/DOBDO[0]
    SLICE_X9Y125         net (fo=2, unplaced)         0.469     5.972    reg_file/inst1/mem_reg_n_67
    SLICE_X9Y125         LUT3 (Prop_lut3_I0_O)        0.043     6.015    reg_file/inst1/q_b[0]_INST_0/O
    SLICE_X9Y126         net (fo=2, unplaced)         0.281     6.296    reg_file_b_readdataout[0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.043     6.339    addersub_i_32/O
    SLICE_X8Y126         net (fo=4, unset)            0.459     6.798    addersub/adder32bit/bit0/y
    SLICE_X8Y126         LUT3 (Prop_lut3_I0_O)        0.043     6.841    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, unplaced)         0.168     7.009    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.052    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, unset)            0.226     7.278    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.321    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, unset)            0.287     7.608    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.651    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, unplaced)         0.277     7.928    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     7.971    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, unplaced)         0.193     8.164    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.207    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, unplaced)         0.277     8.484    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.527    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.193     8.720    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.763    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, unset)            0.373     9.136    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.179    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, unplaced)         0.193     9.372    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.415    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, unset)            0.193     9.608    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.651    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, unplaced)         0.277     9.928    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043     9.971    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, unplaced)         0.201    10.172    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.215    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, unset)            0.282    10.497    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.540    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, unset)            0.193    10.733    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.776    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unplaced)         0.193    10.969    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.012    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, unset)            0.157    11.169    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.212    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unset)            0.242    11.454    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.497    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, unplaced)         0.157    11.654    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.697    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.242    11.939    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    11.982    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, unset)            0.157    12.139    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.182    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.157    12.339    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.382    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, unplaced)         0.239    12.621    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.664    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unset)            0.157    12.821    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.864    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, unplaced)         0.157    13.021    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.064    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, unset)            0.259    13.323    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.366    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unset)            0.157    13.523    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    13.566    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, unplaced)         0.239    13.805    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.049    13.854    addersub/adder32bit/bit27/s_INST_0/O
    SLICE_X10Y131        net (fo=1, unplaced)         0.365    14.219    addersub_result[27]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.043    14.262    reg_file_i_5/O
    SLICE_X9Y131         net (fo=2, unplaced)         0.050    14.312    pipereg14/d[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X9Y131         net (fo=392, unplaced)       1.142    13.447    pipereg14/clk
                         clock pessimism              0.164    13.611    
                         clock uncertainty           -0.035    13.576    
    SLICE_X9Y131         FDRE (Setup_fdre_C_D)        0.040    13.616    pipereg14/q_reg[27]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                 -0.697    




