
---------- Begin Simulation Statistics ----------
final_tick                                  477569000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701300                       # Number of bytes of host memory used
host_op_rate                                   181455                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.36                       # Real time elapsed on the host
host_tick_rate                              142068195                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      325190                       # Number of instructions simulated
sim_ops                                        609966                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000478                       # Number of seconds simulated
sim_ticks                                   477569000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    447290                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   285014                       # number of cc regfile writes
system.cpu.committedInsts                      325190                       # Number of Instructions Simulated
system.cpu.committedOps                        609966                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.937172                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.937172                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     40196                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23660                       # number of floating regfile writes
system.cpu.idleCycles                          161200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12412                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    87945                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.924878                       # Inst execution rate
system.cpu.iew.exec_refs                       176328                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      44640                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  192629                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                146339                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                471                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                56873                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1113479                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                131688                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18864                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                883387                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    925                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9928                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  11029                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 12961                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            123                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10342                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2070                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1109093                       # num instructions consuming a value
system.cpu.iew.wb_count                        858625                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.588973                       # average fanout of values written-back
system.cpu.iew.wb_producers                    653226                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.898953                       # insts written-back per cycle
system.cpu.iew.wb_sent                         863230                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1244492                       # number of integer regfile reads
system.cpu.int_regfile_writes                  699063                       # number of integer regfile writes
system.cpu.ipc                               0.340464                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.340464                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             15090      1.67%      1.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                681413     75.52%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   79      0.01%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3036      0.34%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2535      0.28%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 668      0.07%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1475      0.16%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 5007      0.55%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4312      0.48%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2676      0.30%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                757      0.08%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              25      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             16      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               127819     14.17%     93.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               39656      4.40%     98.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10855      1.20%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6826      0.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 902251                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   48114                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               85789                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        32418                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              81843                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      188379                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208788                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  144749     76.84%     76.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     17      0.01%     76.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     821      0.44%     77.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2309      1.23%     78.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   619      0.33%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1036      0.55%     79.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    309      0.16%     79.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    74      0.04%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   22      0.01%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                9      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16914      8.98%     88.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14152      7.51%     96.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2786      1.48%     97.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4550      2.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1027426                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2738097                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       826207                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1535255                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1112756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    902251                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 723                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          503498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             37066                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            110                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       784859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        793939                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.136424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.624619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              490522     61.78%     61.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               46330      5.84%     67.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               44032      5.55%     73.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              119453     15.05%     88.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               63245      7.97%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               25808      3.25%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4384      0.55%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 146      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  19      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          793939                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.944628                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4210                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2683                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               146339                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               56873                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1431391                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                           955139                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14001                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  173972                       # Number of BP lookups
system.cpu.branchPred.condPredicted            136277                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11624                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                54245                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   49911                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.010324                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5938                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6640                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                870                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5770                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          900                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          465792                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             612                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10645                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       724443                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.841979                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.996054                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          554774     76.58%     76.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           51965      7.17%     83.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           27374      3.78%     87.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           28644      3.95%     91.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           10933      1.51%     92.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            5741      0.79%     93.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4813      0.66%     94.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            5586      0.77%     95.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           34613      4.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       724443                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               325190                       # Number of instructions committed
system.cpu.commit.opsCommitted                 609966                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      116310                       # Number of memory references committed
system.cpu.commit.loads                         81386                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         192                       # Number of memory barriers committed
system.cpu.commit.branches                      68700                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      23481                       # Number of committed floating point instructions.
system.cpu.commit.integer                      593651                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2643                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6020      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       473484     77.62%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           39      0.01%     78.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2858      0.47%     79.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          979      0.16%     79.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.09%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.21%     79.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2526      0.41%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2856      0.47%     80.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2363      0.39%     80.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          671      0.11%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        75725     12.41%     93.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        28953      4.75%     98.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         5661      0.93%     99.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5971      0.98%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       609966                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         34613                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       129181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           129181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       129181                       # number of overall hits
system.cpu.dcache.overall_hits::total          129181                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        17156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17156                       # number of overall misses
system.cpu.dcache.overall_misses::total         17156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1063784450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1063784450                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1063784450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1063784450                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       146337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       146337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       146337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       146337                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.117236                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117236                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.117236                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62006.554558                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62006.554558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62006.554558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62006.554558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       110620                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1171                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.466268                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3826                       # number of writebacks
system.cpu.dcache.writebacks::total              3826                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    324914950                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    324914950                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    324914950                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    324914950                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033163                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033163                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66951.359984                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66951.359984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66951.359984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66951.359984                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3826                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        95416                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           95416                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    988677000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    988677000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       111405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       111405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.143521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.143521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61834.823941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61834.823941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12292                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12292                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    251441000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    251441000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68012.172031                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68012.172031                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        33765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          33765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     75107450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     75107450                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        34932                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        34932                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64359.425878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64359.425878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     73473950                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73473950                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63558.780277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63558.780277                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           890.769282                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              134034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.635876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   890.769282                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.869892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.869892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          638                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            297524                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           297524                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   129238                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                384556                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    244312                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 24804                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  11029                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                42660                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1761                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1219963                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 83652                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      118644                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       44649                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1297                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           235                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             104649                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         798266                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      173972                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              56719                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        667776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   25452                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  814                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7562                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           39                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          373                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    240342                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2268                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             793939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.911738                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.853297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   496042     62.48%     62.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    28345      3.57%     66.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    25675      3.23%     69.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    28938      3.64%     72.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    35661      4.49%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    40878      5.15%     82.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    33910      4.27%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    35120      4.42%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    69370      8.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               793939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182143                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.835759                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       236423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           236423                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       236423                       # number of overall hits
system.cpu.icache.overall_hits::total          236423                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3918                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3918                       # number of overall misses
system.cpu.icache.overall_misses::total          3918                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    234518500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234518500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    234518500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234518500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240341                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240341                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240341                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240341                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016302                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016302                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016302                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016302                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59856.687085                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59856.687085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59856.687085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59856.687085                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          578                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    64.222222                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2404                       # number of writebacks
system.cpu.icache.writebacks::total              2404                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1000                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1000                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1000                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1000                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2918                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2918                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2918                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2918                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    186018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    186018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    186018500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    186018500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012141                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012141                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012141                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012141                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63748.629198                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63748.629198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63748.629198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63748.629198                       # average overall mshr miss latency
system.cpu.icache.replacements                   2404                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       236423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          236423                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3918                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3918                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    234518500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234518500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59856.687085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59856.687085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1000                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1000                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    186018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    186018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63748.629198                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63748.629198                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           473.464283                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              239340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.050051                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   473.464283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924735                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924735                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            483599                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           483599                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      241276                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1293                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5882                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   64953                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   38                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 123                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  21949                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1119                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    477569000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  11029                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   163306                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  296404                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8120                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    233854                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 81226                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1146950                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 32350                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4507                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  16646                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  55788                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             782                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             1365509                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     2910268                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  1690694                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     78743                       # Number of floating rename lookups
system.cpu.rename.committedMaps                732751                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   632744                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     388                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 349                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67404                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1762013                       # The number of ROB reads
system.cpu.rob.writes                         2221319                       # The number of ROB writes
system.cpu.thread_0.numInsts                   325190                       # Number of Instructions committed
system.cpu.thread_0.numOps                     609966                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      6186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000036666750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5783                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6226                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7765                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6226                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    247                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    40                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7765                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6226                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.018667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.648988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.090347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            353     94.13%     94.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            18      4.80%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           375                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              311     82.93%     82.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.33%     84.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38     10.13%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      3.73%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.80%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.53%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.27%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           375                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   15808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  496960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               398464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1040.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    834.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     477566500                       # Total gap between requests
system.mem_ctrls.avgGap                      34133.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       174144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       307008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       394112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 364646784.024926245213                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 642855796.753976941109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 825246194.790700435638                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2915                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4850                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6226                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     96270000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    169015500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  11357004250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33025.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34848.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1824125.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       186496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       310400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        496896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       186496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       186496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        66752                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        66752                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2914                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4850                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7764                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1043                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1043                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    390511109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    649958435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1040469545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    390511109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    390511109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    139774567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       139774567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    139774567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    390511109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    649958435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1180244111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7518                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6158                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          523                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          247                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               124323000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              37590000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          265285500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16536.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35286.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5451                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4271                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.36                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   221.558428                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   147.020888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.683921                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1550     39.29%     39.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1254     31.79%     71.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          486     12.32%     83.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          182      4.61%     88.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          127      3.22%     91.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           96      2.43%     93.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           49      1.24%     94.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           43      1.09%     95.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          158      4.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                481152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             394112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1007.502581                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              825.246195                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13637400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7233270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25154220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      15492960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    209517180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      6951360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     315479430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   660.594448                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     16267250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    445441750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14594160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7738005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       28524300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      16651800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    210975810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      5723040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     321700155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   673.620262                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     13139250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    448569750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6612                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1043                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5187                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1155                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1155                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2918                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3695                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         8236                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         8236                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13529                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13529                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21765                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       340352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       340352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       555264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       555264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  895616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7771                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001416                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037599                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7760     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7771                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    477569000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            41405000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15525500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25844750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
