Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:29 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/FIR_HLS_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.196        0.000                      0                25978        0.046        0.000                      0                25978        4.238        0.000                       0                  5953  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.196        0.000                      0                25978        0.046        0.000                      0                25978        4.238        0.000                       0                  5953  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 4.779ns (48.765%)  route 5.021ns (51.235%))
  Logic Levels:           34  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     9.663 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
    SLICE_X35Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     9.807 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.034     9.841    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[27]
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y32         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.034     0.034    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X10Y20       DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.042     0.042    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X10Y20       DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X10Y20       DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRLC32E/CLK  n/a            1.524         10.000      8.476      SLICE_X35Y24  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.762         5.000       4.238      SLICE_X35Y24  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.762         5.000       4.238      SLICE_X35Y24  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32/CLK



