# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Toplyr_TB_time_impl.v" \
"../../../../../vsp.srcs/sim_1/new/Toplyr_TB.v" \

# Do not sort compile order
nosort
