Labs 3, 4, and 5 for an undergraduate computer architecture course at UT Austin. 
These labs involve writing a cycle-cycle implementation of the LC3-b ISA, extending the simulator for support for interrupts and exceptions, and support for virtual memory.
