#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x616f83c5e7d0 .scope module, "Branch_Prediction" "Branch_Prediction" 2 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "PC_IF";
    .port_info 3 /OUTPUT 1 "Predict_Taken";
    .port_info 4 /INPUT 32 "PC_MEM";
    .port_info 5 /INPUT 1 "is_Branch_MEM";
    .port_info 6 /INPUT 1 "Actual_Taken";
o0x7a12b8089018 .functor BUFZ 1, C4<z>; HiZ drive
v0x616f83c48f10_0 .net "Actual_Taken", 0 0, o0x7a12b8089018;  0 drivers
o0x7a12b8089048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x616f83c49010_0 .net "PC_IF", 31 0, o0x7a12b8089048;  0 drivers
o0x7a12b8089078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x616f83c56be0_0 .net "PC_MEM", 31 0, o0x7a12b8089078;  0 drivers
v0x616f83c56ce0_0 .net "Predict_Taken", 0 0, L_0x616f83c8e3b0;  1 drivers
v0x616f83c59bc0_0 .net *"_ivl_2", 1 0, L_0x616f83c8e220;  1 drivers
v0x616f83c59c60_0 .net *"_ivl_4", 7 0, L_0x616f83c8e2c0;  1 drivers
L_0x7a12b8040018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616f83b35400_0 .net *"_ivl_7", 1 0, L_0x7a12b8040018;  1 drivers
v0x616f83c72f90 .array "bht", 63 0, 1 0;
o0x7a12b8089168 .functor BUFZ 1, C4<z>; HiZ drive
v0x616f83c73050_0 .net "clk", 0 0, o0x7a12b8089168;  0 drivers
v0x616f83c73110_0 .var/i "i", 31 0;
o0x7a12b80891c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x616f83c731f0_0 .net "is_Branch_MEM", 0 0, o0x7a12b80891c8;  0 drivers
v0x616f83c732b0_0 .net "read_index", 5 0, L_0x616f83c8e180;  1 drivers
o0x7a12b8089228 .functor BUFZ 1, C4<z>; HiZ drive
v0x616f83c73390_0 .net "rst_n", 0 0, o0x7a12b8089228;  0 drivers
v0x616f83c73450_0 .net "write_index", 5 0, L_0x616f83c8e4a0;  1 drivers
E_0x616f83b57590/0 .event negedge, v0x616f83c73390_0;
E_0x616f83b57590/1 .event posedge, v0x616f83c73050_0;
E_0x616f83b57590 .event/or E_0x616f83b57590/0, E_0x616f83b57590/1;
L_0x616f83c8e180 .part o0x7a12b8089048, 2, 6;
L_0x616f83c8e220 .array/port v0x616f83c72f90, L_0x616f83c8e2c0;
L_0x616f83c8e2c0 .concat [ 6 2 0 0], L_0x616f83c8e180, L_0x7a12b8040018;
L_0x616f83c8e3b0 .part L_0x616f83c8e220, 1, 1;
L_0x616f83c8e4a0 .part o0x7a12b8089078, 2, 6;
S_0x616f83c43590 .scope module, "Shift_Left_2" "Shift_Left_2" 3 5;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inp";
    .port_info 1 /OUTPUT 32 "out";
v0x616f83c73610_0 .net *"_ivl_2", 29 0, L_0x616f83c8e540;  1 drivers
L_0x7a12b8040060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616f83c73710_0 .net *"_ivl_4", 1 0, L_0x7a12b8040060;  1 drivers
o0x7a12b8089438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x616f83c737f0_0 .net "inp", 31 0, o0x7a12b8089438;  0 drivers
v0x616f83c738b0_0 .net "out", 31 0, L_0x616f83c8e5e0;  1 drivers
L_0x616f83c8e540 .part o0x7a12b8089438, 0, 30;
L_0x616f83c8e5e0 .concat [ 2 30 0 0], L_0x7a12b8040060, L_0x616f83c8e540;
S_0x616f83c45870 .scope module, "Testbench" "Testbench" 4 3;
 .timescale -9 -9;
v0x616f83c8d1c0_0 .var "add_R", 4 0;
o0x7a12b808e358 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x616f83c8d2a0_0 .net "addr_M", 31 0, o0x7a12b808e358;  0 drivers
v0x616f83c8d340_0 .var "clk", 0 0;
v0x616f83c8d3e0_0 .var/i "cycle_count", 31 0;
o0x7a12b808e388 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x616f83c8d480_0 .net "data_M", 31 0, o0x7a12b808e388;  0 drivers
v0x616f83c8d590_0 .net "data_R", 31 0, L_0x616f83ca2ad0;  1 drivers
v0x616f83c8d630_0 .var/i "errors", 31 0;
v0x616f83c8d6f0 .array "expected_regs", 31 0, 31 0;
v0x616f83c8d7b0_0 .var/i "i", 31 0;
v0x616f83c8d920_0 .var/i "log_file", 31 0;
v0x616f83c8da00_0 .var "rst_n", 0 0;
E_0x616f83bc5060 .event negedge, v0x616f83c767b0_0;
S_0x616f83c46030 .scope module, "uut" "Top" 4 30, 5 4 0, S_0x616f83c45870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "add_R";
    .port_info 3 /OUTPUT 32 "addr_M";
    .port_info 4 /OUTPUT 32 "data_M";
    .port_info 5 /OUTPUT 32 "data_R";
L_0x616f83b97710 .functor XOR 1, L_0x616f83ca1cc0, v0x616f83c79f40_0, C4<0>, C4<0>;
L_0x616f83ca2ad0 .functor BUFZ 32, L_0x616f83c9f990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x616f83c88290_0 .net "ALUOp", 3 0, v0x616f83c773f0_0;  1 drivers
v0x616f83c883c0_0 .net "ALUOp_ID_EX", 3 0, L_0x616f83ca0600;  1 drivers
v0x616f83c884d0_0 .net "ALUSrc", 0 0, v0x616f83c774f0_0;  1 drivers
v0x616f83c885c0_0 .net "ALUSrc_ID_EX", 0 0, v0x616f83c7db20_0;  1 drivers
v0x616f83c88660_0 .net "ALU_Operation", 3 0, v0x616f83c74510_0;  1 drivers
v0x616f83c887a0_0 .net "BTB_Predict_Taken", 0 0, v0x616f83c75af0_0;  1 drivers
v0x616f83c88840_0 .net "BTB_Predicted_Target", 31 0, v0x616f83c75c00_0;  1 drivers
v0x616f83c88930_0 .net "Correct_Address", 31 0, L_0x616f83c8e7b0;  1 drivers
v0x616f83c889f0_0 .net "F1", 1 0, v0x616f83c7bbc0_0;  1 drivers
v0x616f83c88a90_0 .net "F2", 1 0, v0x616f83c7bcc0_0;  1 drivers
v0x616f83c88ba0_0 .net "Imediate_IF_ID", 15 0, v0x616f83c80de0_0;  1 drivers
v0x616f83c88cb0_0 .net "Instruction", 31 0, v0x616f83c80b70_0;  1 drivers
v0x616f83c88dc0_0 .net "Jump", 0 0, v0x616f83c775b0_0;  1 drivers
v0x616f83c88e60_0 .net "LU_hazard", 0 0, L_0x616f83ca2a10;  1 drivers
v0x616f83c88f00_0 .net "Mem_Read", 0 0, v0x616f83c77650_0;  1 drivers
v0x616f83c88ff0_0 .net "Mem_Read_EX_MEM", 0 0, v0x616f83c78fe0_0;  1 drivers
v0x616f83c890e0_0 .net "Mem_Read_ID_EX", 0 0, v0x616f83c7dd70_0;  1 drivers
v0x616f83c89290_0 .net "Mem_Write", 0 0, v0x616f83c77710_0;  1 drivers
v0x616f83c89380_0 .net "Mem_Write_EX_MEM", 0 0, L_0x616f83ca1390;  1 drivers
v0x616f83c89470_0 .net "Mem_Write_ID_EX", 0 0, L_0x616f83ca08e0;  1 drivers
v0x616f83c89560_0 .net "Mem_to_Reg", 0 0, v0x616f83c77820_0;  1 drivers
v0x616f83c89650_0 .net "Mem_to_Reg_EX_MEM", 0 0, L_0x616f83ca1500;  1 drivers
v0x616f83c89740_0 .net "Mem_to_Reg_ID_EX", 0 0, L_0x616f83ca0a30;  1 drivers
v0x616f83c89830_0 .net "Mem_to_Reg_MEM_WB", 0 0, v0x616f83c83260_0;  1 drivers
v0x616f83c89920_0 .net "Miss_Prediction", 0 0, L_0x616f83b97710;  1 drivers
v0x616f83c899c0_0 .net "Opcode_IF_ID", 5 0, v0x616f83c81190_0;  1 drivers
v0x616f83c89a80_0 .net "PC_4_EX_MEM", 31 0, v0x616f83c796e0_0;  1 drivers
v0x616f83c89b40_0 .net "PC_Branch", 31 0, L_0x616f83ca1070;  1 drivers
v0x616f83c89c30_0 .net "PC_Branch_EX_MEM", 31 0, v0x616f83c79950_0;  1 drivers
v0x616f83c89d40_0 .net "PC_ID_EX", 31 0, v0x616f83c7e390_0;  1 drivers
v0x616f83c89e00_0 .net "PcSrc", 0 0, v0x616f83c779c0_0;  1 drivers
v0x616f83c89ef0_0 .net "PcSrc_EX_MEM", 0 0, v0x616f83c79c70_0;  1 drivers
v0x616f83c89f90_0 .net "PcSrc_ID_EX", 0 0, L_0x616f83ca0950;  1 drivers
v0x616f83c8a290_0 .net "Pc_4", 31 0, L_0x616f83c9e900;  1 drivers
v0x616f83c8a350_0 .net "Pc_4_IF_ID", 31 0, v0x616f83c81280_0;  1 drivers
v0x616f83c8a460_0 .net "Pc_out", 31 0, v0x616f83c844f0_0;  1 drivers
v0x616f83c8a520_0 .net "Pcsrc", 0 0, L_0x616f83ca1cc0;  1 drivers
v0x616f83c8a5c0_0 .net "Predict_Taken_EX_MEM", 0 0, v0x616f83c79f40_0;  1 drivers
v0x616f83c8a660_0 .net "Predict_Taken_ID_EX", 0 0, L_0x616f83ca0d20;  1 drivers
v0x616f83c8a700_0 .net "Predict_Taken_IF_ID", 0 0, v0x616f83c815c0_0;  1 drivers
v0x616f83c8a7f0_0 .net "Read_Data", 31 0, L_0x616f83ca2060;  1 drivers
v0x616f83c8a8e0_0 .net "Read_Data_MEM_WB", 31 0, v0x616f83c833d0_0;  1 drivers
v0x616f83c8a9f0_0 .net "RegDst", 0 0, v0x616f83c77a80_0;  1 drivers
v0x616f83c8aae0_0 .net "RegDst_ID_EX", 0 0, v0x616f83c7eb80_0;  1 drivers
v0x616f83c8ab80_0 .net "Reg_Write", 0 0, v0x616f83c77bd0_0;  1 drivers
v0x616f83c8ac70_0 .net "Reg_Write_EX_MEM", 0 0, L_0x616f83ca1570;  1 drivers
v0x616f83c8ad10_0 .net "Reg_Write_ID_EX", 0 0, L_0x616f83ca0aa0;  1 drivers
v0x616f83c8ae00_0 .net "Reg_Write_MEM_WB", 0 0, v0x616f83c835d0_0;  1 drivers
v0x616f83c8aea0_0 .net "Result_MEM_WB", 31 0, v0x616f83c83670_0;  1 drivers
v0x616f83c8af90_0 .net "Write_Data", 31 0, L_0x616f83ca21c0;  1 drivers
v0x616f83c8b0e0_0 .net "Write_Data_EX_MEM", 31 0, L_0x616f83ca18e0;  1 drivers
L_0x7a12b80400f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x616f83c8b1a0_0 .net/2u *"_ivl_4", 31 0, L_0x7a12b80400f0;  1 drivers
v0x616f83c8b280_0 .net "add_R", 4 0, v0x616f83c8d1c0_0;  1 drivers
v0x616f83c8b360_0 .net "addr_M", 31 0, o0x7a12b808e358;  alias, 0 drivers
v0x616f83c8b440_0 .net "clk", 0 0, v0x616f83c8d340_0;  1 drivers
v0x616f83c8b4e0_0 .net "data_M", 31 0, o0x7a12b808e388;  alias, 0 drivers
v0x616f83c8b5c0_0 .net "data_R", 31 0, L_0x616f83ca2ad0;  alias, 1 drivers
v0x616f83c8b6a0_0 .net "funct_ID_EX", 5 0, L_0x616f83ca0400;  1 drivers
v0x616f83c8b7b0_0 .net "funct_IF_ID", 5 0, v0x616f83c81f90_0;  1 drivers
v0x616f83c8b8c0_0 .net "jal", 0 0, L_0x616f83c9f510;  1 drivers
v0x616f83c8b9b0_0 .net "jr", 0 0, L_0x616f83c68940;  1 drivers
v0x616f83c8baa0_0 .net "oprd1", 31 0, v0x616f83c87300_0;  1 drivers
v0x616f83c8bbb0_0 .net "oprd2", 31 0, L_0x616f83ca11b0;  1 drivers
v0x616f83c8bc70_0 .net "out_mux_f2", 31 0, v0x616f83c87a80_0;  1 drivers
v0x616f83c8bd60_0 .net "rd_EX_MEM", 4 0, L_0x616f83ca1950;  1 drivers
v0x616f83c8be20_0 .net "rd_ID_EX", 4 0, v0x616f83c7f560_0;  1 drivers
v0x616f83c8bee0_0 .net "rd_ID_EX_mux", 4 0, L_0x616f83ca12a0;  1 drivers
v0x616f83c8bf80_0 .net "rd_IF_ID", 4 0, v0x616f83c821e0_0;  1 drivers
v0x616f83c8c070_0 .net "rd_MEM_WB", 4 0, v0x616f83c83920_0;  1 drivers
v0x616f83c8c130_0 .net "read_data1", 31 0, L_0x616f83c9f990;  1 drivers
v0x616f83c8c240_0 .net "read_data1_ID_EX", 31 0, L_0x616f83ca04e0;  1 drivers
v0x616f83c8c350_0 .net "read_data2", 31 0, L_0x616f83c9fd90;  1 drivers
v0x616f83c8c460_0 .net "read_data2_ID_EX", 31 0, L_0x616f83ca0590;  1 drivers
v0x616f83c8c570_0 .net "result", 31 0, v0x616f83c74fe0_0;  1 drivers
v0x616f83c8c680_0 .net "result_EX_MEM", 31 0, v0x616f83c7abb0_0;  1 drivers
v0x616f83c8c740_0 .net "rs1_ID_EX", 4 0, L_0x616f83ca02b0;  1 drivers
v0x616f83c8c850_0 .net "rs1_IF_ID", 4 0, v0x616f83c822d0_0;  1 drivers
v0x616f83c8c9a0_0 .net "rs2_ID_EX", 4 0, v0x616f83c7ffd0_0;  1 drivers
v0x616f83c8ca60_0 .net "rs2_IF_ID", 4 0, v0x616f83c82370_0;  1 drivers
v0x616f83c8cbb0_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  1 drivers
v0x616f83c8cc50_0 .net "target", 25 0, L_0x616f83c9f680;  1 drivers
v0x616f83c8cd10_0 .net "word", 31 0, L_0x616f83ca0210;  1 drivers
v0x616f83c8cdd0_0 .net "word_ID_EX", 31 0, v0x616f83c80300_0;  1 drivers
v0x616f83c8cee0_0 .net "zero", 0 0, v0x616f83c750c0_0;  1 drivers
v0x616f83c8cfd0_0 .net "zero_EX_MEM", 0 0, v0x616f83c7aea0_0;  1 drivers
L_0x616f83c8e7b0 .functor MUXZ 32, v0x616f83c796e0_0, v0x616f83c79950_0, L_0x616f83ca1cc0, C4<>;
L_0x616f83c9ed00 .arith/sub 32, v0x616f83c796e0_0, L_0x7a12b80400f0;
L_0x616f83ca11b0 .functor MUXZ 32, v0x616f83c87a80_0, v0x616f83c80300_0, v0x616f83c7db20_0, C4<>;
L_0x616f83ca12a0 .functor MUXZ 5, v0x616f83c7ffd0_0, v0x616f83c7f560_0, v0x616f83c7eb80_0, C4<>;
S_0x616f83c46410 .scope module, "ALU_Branch_uut" "ALU_Branch" 5 178, 6 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "PC_ID_EX";
    .port_info 1 /INPUT 32 "Immediate";
    .port_info 2 /OUTPUT 32 "PC_Branch";
v0x616f83c73b60_0 .net "Immediate", 31 0, v0x616f83c80300_0;  alias, 1 drivers
v0x616f83c73c60_0 .net "PC_Branch", 31 0, L_0x616f83ca1070;  alias, 1 drivers
v0x616f83c73d40_0 .net "PC_ID_EX", 31 0, v0x616f83c7e390_0;  alias, 1 drivers
v0x616f83c73e00_0 .net *"_ivl_0", 31 0, L_0x616f83ca0ec0;  1 drivers
v0x616f83c73ee0_0 .net *"_ivl_2", 29 0, L_0x616f83ca0d90;  1 drivers
L_0x7a12b8040330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616f83c74010_0 .net *"_ivl_4", 1 0, L_0x7a12b8040330;  1 drivers
v0x616f83c740f0_0 .net *"_ivl_6", 31 0, L_0x616f83ca0f60;  1 drivers
L_0x7a12b8040378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x616f83c741d0_0 .net/2u *"_ivl_8", 31 0, L_0x7a12b8040378;  1 drivers
L_0x616f83ca0d90 .part v0x616f83c80300_0, 0, 30;
L_0x616f83ca0ec0 .concat [ 2 30 0 0], L_0x7a12b8040330, L_0x616f83ca0d90;
L_0x616f83ca0f60 .arith/sum 32, v0x616f83c7e390_0, L_0x616f83ca0ec0;
L_0x616f83ca1070 .arith/sub 32, L_0x616f83ca0f60, L_0x7a12b8040378;
S_0x616f83c42dd0 .scope module, "ALU_Control_uut" "ALU_Control" 5 174, 7 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALU_Operation";
v0x616f83c74410_0 .net "ALUOp", 3 0, L_0x616f83ca0600;  alias, 1 drivers
v0x616f83c74510_0 .var "ALU_Operation", 3 0;
v0x616f83c745f0_0 .net "funct", 5 0, L_0x616f83ca0400;  alias, 1 drivers
E_0x616f83c68530 .event anyedge, v0x616f83c74410_0, v0x616f83c745f0_0;
S_0x616f83c431b0 .scope module, "ALU_pc_uut" "ALU_Pc" 5 102, 8 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Pc_out";
    .port_info 1 /OUTPUT 32 "Pc_4";
v0x616f83c747c0_0 .net "Pc_4", 31 0, L_0x616f83c9e900;  alias, 1 drivers
v0x616f83c748a0_0 .net "Pc_out", 31 0, v0x616f83c844f0_0;  alias, 1 drivers
L_0x7a12b80400a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x616f83c74980_0 .net/2u *"_ivl_0", 31 0, L_0x7a12b80400a8;  1 drivers
L_0x616f83c9e900 .arith/sum 32, v0x616f83c844f0_0, L_0x7a12b80400a8;
S_0x616f83c74aa0 .scope module, "ALU_uut" "ALU" 5 175, 9 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "oprd1";
    .port_info 1 /INPUT 32 "oprd2";
    .port_info 2 /INPUT 4 "ALU_Operation";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x616f83c74d20_0 .net "ALU_Operation", 3 0, v0x616f83c74510_0;  alias, 1 drivers
v0x616f83c74e30_0 .net "oprd1", 31 0, v0x616f83c87300_0;  alias, 1 drivers
v0x616f83c74ef0_0 .net "oprd2", 31 0, L_0x616f83ca11b0;  alias, 1 drivers
v0x616f83c74fe0_0 .var "result", 31 0;
v0x616f83c750c0_0 .var "zero", 0 0;
E_0x616f83c74cb0 .event anyedge, v0x616f83c74510_0, v0x616f83c74e30_0, v0x616f83c74ef0_0, v0x616f83c74fe0_0;
S_0x616f83c75270 .scope module, "BTB_uut" "Branch_Target_Buffer" 5 104, 10 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "PC_IF";
    .port_info 3 /OUTPUT 32 "Predicted_Target";
    .port_info 4 /OUTPUT 1 "Predict_Taken";
    .port_info 5 /INPUT 32 "PC_Update";
    .port_info 6 /INPUT 32 "Actual_Target";
    .port_info 7 /INPUT 1 "Actual_Taken";
    .port_info 8 /INPUT 1 "is_Branch";
v0x616f83c757d0_0 .net "Actual_Taken", 0 0, L_0x616f83ca1cc0;  alias, 1 drivers
v0x616f83c758b0_0 .net "Actual_Target", 31 0, v0x616f83c79950_0;  alias, 1 drivers
v0x616f83c75990_0 .net "PC_IF", 31 0, v0x616f83c844f0_0;  alias, 1 drivers
v0x616f83c75a30_0 .net "PC_Update", 31 0, L_0x616f83c9ed00;  1 drivers
v0x616f83c75af0_0 .var "Predict_Taken", 0 0;
v0x616f83c75c00_0 .var "Predicted_Target", 31 0;
v0x616f83c75ce0 .array "btb_entry", 63 0, 58 0;
v0x616f83c767b0_0 .net "clk", 0 0, v0x616f83c8d340_0;  alias, 1 drivers
v0x616f83c76870_0 .var/i "i", 31 0;
v0x616f83c769e0_0 .net "is_Branch", 0 0, v0x616f83c79c70_0;  alias, 1 drivers
v0x616f83c76aa0_0 .net "read_index", 5 0, L_0x616f83c9ea30;  1 drivers
v0x616f83c76b80_0 .net "read_tag", 23 0, L_0x616f83c9ead0;  1 drivers
v0x616f83c76c60_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  alias, 1 drivers
v0x616f83c76d20_0 .var "state", 1 0;
v0x616f83c76e00_0 .net "write_index", 5 0, L_0x616f83c9eb70;  1 drivers
v0x616f83c76ee0_0 .net "write_tag", 23 0, L_0x616f83c9ec10;  1 drivers
E_0x616f83c754f0/0 .event negedge, v0x616f83c76c60_0;
E_0x616f83c754f0/1 .event posedge, v0x616f83c767b0_0;
E_0x616f83c754f0 .event/or E_0x616f83c754f0/0, E_0x616f83c754f0/1;
v0x616f83c75ce0_0 .array/port v0x616f83c75ce0, 0;
v0x616f83c75ce0_1 .array/port v0x616f83c75ce0, 1;
v0x616f83c75ce0_2 .array/port v0x616f83c75ce0, 2;
E_0x616f83c75570/0 .event anyedge, v0x616f83c76aa0_0, v0x616f83c75ce0_0, v0x616f83c75ce0_1, v0x616f83c75ce0_2;
v0x616f83c75ce0_3 .array/port v0x616f83c75ce0, 3;
v0x616f83c75ce0_4 .array/port v0x616f83c75ce0, 4;
v0x616f83c75ce0_5 .array/port v0x616f83c75ce0, 5;
v0x616f83c75ce0_6 .array/port v0x616f83c75ce0, 6;
E_0x616f83c75570/1 .event anyedge, v0x616f83c75ce0_3, v0x616f83c75ce0_4, v0x616f83c75ce0_5, v0x616f83c75ce0_6;
v0x616f83c75ce0_7 .array/port v0x616f83c75ce0, 7;
v0x616f83c75ce0_8 .array/port v0x616f83c75ce0, 8;
v0x616f83c75ce0_9 .array/port v0x616f83c75ce0, 9;
v0x616f83c75ce0_10 .array/port v0x616f83c75ce0, 10;
E_0x616f83c75570/2 .event anyedge, v0x616f83c75ce0_7, v0x616f83c75ce0_8, v0x616f83c75ce0_9, v0x616f83c75ce0_10;
v0x616f83c75ce0_11 .array/port v0x616f83c75ce0, 11;
v0x616f83c75ce0_12 .array/port v0x616f83c75ce0, 12;
v0x616f83c75ce0_13 .array/port v0x616f83c75ce0, 13;
v0x616f83c75ce0_14 .array/port v0x616f83c75ce0, 14;
E_0x616f83c75570/3 .event anyedge, v0x616f83c75ce0_11, v0x616f83c75ce0_12, v0x616f83c75ce0_13, v0x616f83c75ce0_14;
v0x616f83c75ce0_15 .array/port v0x616f83c75ce0, 15;
v0x616f83c75ce0_16 .array/port v0x616f83c75ce0, 16;
v0x616f83c75ce0_17 .array/port v0x616f83c75ce0, 17;
v0x616f83c75ce0_18 .array/port v0x616f83c75ce0, 18;
E_0x616f83c75570/4 .event anyedge, v0x616f83c75ce0_15, v0x616f83c75ce0_16, v0x616f83c75ce0_17, v0x616f83c75ce0_18;
v0x616f83c75ce0_19 .array/port v0x616f83c75ce0, 19;
v0x616f83c75ce0_20 .array/port v0x616f83c75ce0, 20;
v0x616f83c75ce0_21 .array/port v0x616f83c75ce0, 21;
v0x616f83c75ce0_22 .array/port v0x616f83c75ce0, 22;
E_0x616f83c75570/5 .event anyedge, v0x616f83c75ce0_19, v0x616f83c75ce0_20, v0x616f83c75ce0_21, v0x616f83c75ce0_22;
v0x616f83c75ce0_23 .array/port v0x616f83c75ce0, 23;
v0x616f83c75ce0_24 .array/port v0x616f83c75ce0, 24;
v0x616f83c75ce0_25 .array/port v0x616f83c75ce0, 25;
v0x616f83c75ce0_26 .array/port v0x616f83c75ce0, 26;
E_0x616f83c75570/6 .event anyedge, v0x616f83c75ce0_23, v0x616f83c75ce0_24, v0x616f83c75ce0_25, v0x616f83c75ce0_26;
v0x616f83c75ce0_27 .array/port v0x616f83c75ce0, 27;
v0x616f83c75ce0_28 .array/port v0x616f83c75ce0, 28;
v0x616f83c75ce0_29 .array/port v0x616f83c75ce0, 29;
v0x616f83c75ce0_30 .array/port v0x616f83c75ce0, 30;
E_0x616f83c75570/7 .event anyedge, v0x616f83c75ce0_27, v0x616f83c75ce0_28, v0x616f83c75ce0_29, v0x616f83c75ce0_30;
v0x616f83c75ce0_31 .array/port v0x616f83c75ce0, 31;
v0x616f83c75ce0_32 .array/port v0x616f83c75ce0, 32;
v0x616f83c75ce0_33 .array/port v0x616f83c75ce0, 33;
v0x616f83c75ce0_34 .array/port v0x616f83c75ce0, 34;
E_0x616f83c75570/8 .event anyedge, v0x616f83c75ce0_31, v0x616f83c75ce0_32, v0x616f83c75ce0_33, v0x616f83c75ce0_34;
v0x616f83c75ce0_35 .array/port v0x616f83c75ce0, 35;
v0x616f83c75ce0_36 .array/port v0x616f83c75ce0, 36;
v0x616f83c75ce0_37 .array/port v0x616f83c75ce0, 37;
v0x616f83c75ce0_38 .array/port v0x616f83c75ce0, 38;
E_0x616f83c75570/9 .event anyedge, v0x616f83c75ce0_35, v0x616f83c75ce0_36, v0x616f83c75ce0_37, v0x616f83c75ce0_38;
v0x616f83c75ce0_39 .array/port v0x616f83c75ce0, 39;
v0x616f83c75ce0_40 .array/port v0x616f83c75ce0, 40;
v0x616f83c75ce0_41 .array/port v0x616f83c75ce0, 41;
v0x616f83c75ce0_42 .array/port v0x616f83c75ce0, 42;
E_0x616f83c75570/10 .event anyedge, v0x616f83c75ce0_39, v0x616f83c75ce0_40, v0x616f83c75ce0_41, v0x616f83c75ce0_42;
v0x616f83c75ce0_43 .array/port v0x616f83c75ce0, 43;
v0x616f83c75ce0_44 .array/port v0x616f83c75ce0, 44;
v0x616f83c75ce0_45 .array/port v0x616f83c75ce0, 45;
v0x616f83c75ce0_46 .array/port v0x616f83c75ce0, 46;
E_0x616f83c75570/11 .event anyedge, v0x616f83c75ce0_43, v0x616f83c75ce0_44, v0x616f83c75ce0_45, v0x616f83c75ce0_46;
v0x616f83c75ce0_47 .array/port v0x616f83c75ce0, 47;
v0x616f83c75ce0_48 .array/port v0x616f83c75ce0, 48;
v0x616f83c75ce0_49 .array/port v0x616f83c75ce0, 49;
v0x616f83c75ce0_50 .array/port v0x616f83c75ce0, 50;
E_0x616f83c75570/12 .event anyedge, v0x616f83c75ce0_47, v0x616f83c75ce0_48, v0x616f83c75ce0_49, v0x616f83c75ce0_50;
v0x616f83c75ce0_51 .array/port v0x616f83c75ce0, 51;
v0x616f83c75ce0_52 .array/port v0x616f83c75ce0, 52;
v0x616f83c75ce0_53 .array/port v0x616f83c75ce0, 53;
v0x616f83c75ce0_54 .array/port v0x616f83c75ce0, 54;
E_0x616f83c75570/13 .event anyedge, v0x616f83c75ce0_51, v0x616f83c75ce0_52, v0x616f83c75ce0_53, v0x616f83c75ce0_54;
v0x616f83c75ce0_55 .array/port v0x616f83c75ce0, 55;
v0x616f83c75ce0_56 .array/port v0x616f83c75ce0, 56;
v0x616f83c75ce0_57 .array/port v0x616f83c75ce0, 57;
v0x616f83c75ce0_58 .array/port v0x616f83c75ce0, 58;
E_0x616f83c75570/14 .event anyedge, v0x616f83c75ce0_55, v0x616f83c75ce0_56, v0x616f83c75ce0_57, v0x616f83c75ce0_58;
v0x616f83c75ce0_59 .array/port v0x616f83c75ce0, 59;
v0x616f83c75ce0_60 .array/port v0x616f83c75ce0, 60;
v0x616f83c75ce0_61 .array/port v0x616f83c75ce0, 61;
v0x616f83c75ce0_62 .array/port v0x616f83c75ce0, 62;
E_0x616f83c75570/15 .event anyedge, v0x616f83c75ce0_59, v0x616f83c75ce0_60, v0x616f83c75ce0_61, v0x616f83c75ce0_62;
v0x616f83c75ce0_63 .array/port v0x616f83c75ce0, 63;
E_0x616f83c75570/16 .event anyedge, v0x616f83c75ce0_63, v0x616f83c76b80_0;
E_0x616f83c75570 .event/or E_0x616f83c75570/0, E_0x616f83c75570/1, E_0x616f83c75570/2, E_0x616f83c75570/3, E_0x616f83c75570/4, E_0x616f83c75570/5, E_0x616f83c75570/6, E_0x616f83c75570/7, E_0x616f83c75570/8, E_0x616f83c75570/9, E_0x616f83c75570/10, E_0x616f83c75570/11, E_0x616f83c75570/12, E_0x616f83c75570/13, E_0x616f83c75570/14, E_0x616f83c75570/15, E_0x616f83c75570/16;
L_0x616f83c9ea30 .part v0x616f83c844f0_0, 2, 6;
L_0x616f83c9ead0 .part v0x616f83c844f0_0, 8, 24;
L_0x616f83c9eb70 .part L_0x616f83c9ed00, 2, 6;
L_0x616f83c9ec10 .part L_0x616f83c9ed00, 8, 24;
S_0x616f83c770e0 .scope module, "Control_unit_uut" "Control_unit" 5 145, 11 6 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "Opcode_IF_ID";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Reg_Write";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "PcSrc";
    .port_info 5 /OUTPUT 1 "Mem_Write";
    .port_info 6 /OUTPUT 1 "Mem_to_Reg";
    .port_info 7 /OUTPUT 1 "Mem_Read";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 4 "ALUOp";
v0x616f83c773f0_0 .var "ALUOp", 3 0;
v0x616f83c774f0_0 .var "ALUSrc", 0 0;
v0x616f83c775b0_0 .var "Jump", 0 0;
v0x616f83c77650_0 .var "Mem_Read", 0 0;
v0x616f83c77710_0 .var "Mem_Write", 0 0;
v0x616f83c77820_0 .var "Mem_to_Reg", 0 0;
v0x616f83c778e0_0 .net "Opcode_IF_ID", 5 0, v0x616f83c81190_0;  alias, 1 drivers
v0x616f83c779c0_0 .var "PcSrc", 0 0;
v0x616f83c77a80_0 .var "RegDst", 0 0;
v0x616f83c77bd0_0 .var "Reg_Write", 0 0;
E_0x616f83c77370 .event anyedge, v0x616f83c778e0_0;
S_0x616f83c77dd0 .scope module, "Data_mem_uut" "Data_mem" 5 214, 12 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "result_EX_MEM";
    .port_info 3 /INPUT 32 "Write_Data_EX_MEM";
    .port_info 4 /INPUT 1 "Mem_Write_EX_MEM";
    .port_info 5 /INPUT 1 "Mem_Read_EX_MEM";
    .port_info 6 /OUTPUT 32 "Read_Data";
v0x616f83c78050_0 .net "Mem_Read_EX_MEM", 0 0, v0x616f83c78fe0_0;  alias, 1 drivers
v0x616f83c78130_0 .net "Mem_Write_EX_MEM", 0 0, L_0x616f83ca1390;  alias, 1 drivers
v0x616f83c781f0_0 .net "Read_Data", 31 0, L_0x616f83ca2060;  alias, 1 drivers
v0x616f83c782b0_0 .net "Write_Data_EX_MEM", 31 0, L_0x616f83ca18e0;  alias, 1 drivers
v0x616f83c78390_0 .net *"_ivl_0", 31 0, L_0x616f83ca1dc0;  1 drivers
v0x616f83c784c0_0 .net *"_ivl_2", 31 0, L_0x616f83ca1fc0;  1 drivers
v0x616f83c785a0_0 .net *"_ivl_4", 29 0, L_0x616f83ca1ec0;  1 drivers
L_0x7a12b80403c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616f83c78680_0 .net *"_ivl_6", 1 0, L_0x7a12b80403c0;  1 drivers
L_0x7a12b8040408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x616f83c78760_0 .net/2u *"_ivl_8", 31 0, L_0x7a12b8040408;  1 drivers
v0x616f83c788d0_0 .net "clk", 0 0, v0x616f83c8d340_0;  alias, 1 drivers
v0x616f83c78970 .array "mem", 1023 0, 31 0;
v0x616f83c78a10_0 .net "result_EX_MEM", 31 0, v0x616f83c7abb0_0;  alias, 1 drivers
v0x616f83c78af0_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  alias, 1 drivers
L_0x616f83ca1dc0 .array/port v0x616f83c78970, L_0x616f83ca1fc0;
L_0x616f83ca1ec0 .part v0x616f83c7abb0_0, 2, 30;
L_0x616f83ca1fc0 .concat [ 30 2 0 0], L_0x616f83ca1ec0, L_0x7a12b80403c0;
L_0x616f83ca2060 .functor MUXZ 32, L_0x7a12b8040408, L_0x616f83ca1dc0, v0x616f83c78fe0_0, C4<>;
S_0x616f83c78cc0 .scope module, "EX_MEM_uut" "EX_MEM" 5 191, 13 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Mem_Read_ID_EX";
    .port_info 1 /INPUT 1 "Mem_Write_ID_EX";
    .port_info 2 /INPUT 1 "PcSrc_ID_EX";
    .port_info 3 /INPUT 1 "Pcsrc";
    .port_info 4 /INPUT 1 "Mem_to_Reg_ID_EX";
    .port_info 5 /INPUT 1 "Reg_Write_ID_EX";
    .port_info 6 /INPUT 32 "PC_Branch";
    .port_info 7 /INPUT 1 "zero";
    .port_info 8 /INPUT 32 "result";
    .port_info 9 /INPUT 32 "Write_Data";
    .port_info 10 /INPUT 5 "rd_ID_EX_mux";
    .port_info 11 /INPUT 32 "PC_ID_EX";
    .port_info 12 /INPUT 1 "Predict_Taken_ID_EX";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /INPUT 1 "rst_n";
    .port_info 15 /OUTPUT 1 "Mem_Read_EX_MEM";
    .port_info 16 /OUTPUT 1 "Mem_Write_EX_MEM";
    .port_info 17 /OUTPUT 1 "PcSrc_EX_MEM";
    .port_info 18 /OUTPUT 1 "Mem_to_Reg_EX_MEM";
    .port_info 19 /OUTPUT 1 "Reg_Write_EX_MEM";
    .port_info 20 /OUTPUT 32 "PC_Branch_EX_MEM";
    .port_info 21 /OUTPUT 1 "zero_EX_MEM";
    .port_info 22 /OUTPUT 32 "result_EX_MEM";
    .port_info 23 /OUTPUT 32 "Write_Data_EX_MEM";
    .port_info 24 /OUTPUT 5 "rd_EX_MEM";
    .port_info 25 /OUTPUT 32 "PC_4_EX_MEM";
    .port_info 26 /OUTPUT 1 "Predict_Taken_EX_MEM";
L_0x616f83ca1390 .functor BUFZ 1, v0x616f83c79270_0, C4<0>, C4<0>, C4<0>;
L_0x616f83ca1500 .functor BUFZ 1, v0x616f83c794b0_0, C4<0>, C4<0>, C4<0>;
L_0x616f83ca1570 .functor BUFZ 1, v0x616f83c7a180_0, C4<0>, C4<0>, C4<0>;
L_0x616f83ca18e0 .functor BUFZ 32, v0x616f83c7a410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x616f83ca1950 .functor BUFZ 5, v0x616f83c7a730_0, C4<00000>, C4<00000>, C4<00000>;
v0x616f83c78e50_0 .net "Mem_Read_EX_MEM", 0 0, v0x616f83c78fe0_0;  alias, 1 drivers
v0x616f83c78f40_0 .net "Mem_Read_ID_EX", 0 0, v0x616f83c7dd70_0;  alias, 1 drivers
v0x616f83c78fe0_0 .var "Mem_Read_r", 0 0;
v0x616f83c790b0_0 .net "Mem_Write_EX_MEM", 0 0, L_0x616f83ca1390;  alias, 1 drivers
v0x616f83c79180_0 .net "Mem_Write_ID_EX", 0 0, L_0x616f83ca08e0;  alias, 1 drivers
v0x616f83c79270_0 .var "Mem_Write_r", 0 0;
v0x616f83c79330_0 .net "Mem_to_Reg_EX_MEM", 0 0, L_0x616f83ca1500;  alias, 1 drivers
v0x616f83c793f0_0 .net "Mem_to_Reg_ID_EX", 0 0, L_0x616f83ca0a30;  alias, 1 drivers
v0x616f83c794b0_0 .var "Mem_to_Reg_r", 0 0;
v0x616f83c79600_0 .net "PC_4_EX_MEM", 31 0, v0x616f83c796e0_0;  alias, 1 drivers
v0x616f83c796e0_0 .var "PC_4_r", 31 0;
v0x616f83c797c0_0 .net "PC_Branch", 31 0, L_0x616f83ca1070;  alias, 1 drivers
v0x616f83c79880_0 .net "PC_Branch_EX_MEM", 31 0, v0x616f83c79950_0;  alias, 1 drivers
v0x616f83c79950_0 .var "PC_Branch_r", 31 0;
v0x616f83c79a10_0 .net "PC_ID_EX", 31 0, v0x616f83c7e390_0;  alias, 1 drivers
v0x616f83c79b00_0 .net "PcSrc_EX_MEM", 0 0, v0x616f83c79c70_0;  alias, 1 drivers
v0x616f83c79bd0_0 .net "PcSrc_ID_EX", 0 0, L_0x616f83ca0950;  alias, 1 drivers
v0x616f83c79c70_0 .var "PcSrc_r", 0 0;
v0x616f83c79d10_0 .net "Pcsrc", 0 0, L_0x616f83ca1cc0;  alias, 1 drivers
v0x616f83c79de0_0 .net "Predict_Taken_EX_MEM", 0 0, v0x616f83c79f40_0;  alias, 1 drivers
v0x616f83c79e80_0 .net "Predict_Taken_ID_EX", 0 0, L_0x616f83ca0d20;  alias, 1 drivers
v0x616f83c79f40_0 .var "Predict_Taken_r", 0 0;
v0x616f83c7a000_0 .net "Reg_Write_EX_MEM", 0 0, L_0x616f83ca1570;  alias, 1 drivers
v0x616f83c7a0c0_0 .net "Reg_Write_ID_EX", 0 0, L_0x616f83ca0aa0;  alias, 1 drivers
v0x616f83c7a180_0 .var "Reg_Write_r", 0 0;
v0x616f83c7a240_0 .net "Write_Data", 31 0, v0x616f83c87a80_0;  alias, 1 drivers
v0x616f83c7a320_0 .net "Write_Data_EX_MEM", 31 0, L_0x616f83ca18e0;  alias, 1 drivers
v0x616f83c7a410_0 .var "Write_Data_r", 31 0;
v0x616f83c7a4d0_0 .net "clk", 0 0, v0x616f83c8d340_0;  alias, 1 drivers
v0x616f83c7a570_0 .net "rd_EX_MEM", 4 0, L_0x616f83ca1950;  alias, 1 drivers
v0x616f83c7a650_0 .net "rd_ID_EX_mux", 4 0, L_0x616f83ca12a0;  alias, 1 drivers
v0x616f83c7a730_0 .var "rd_ID_EX_r", 4 0;
v0x616f83c7a810_0 .net "result", 31 0, v0x616f83c74fe0_0;  alias, 1 drivers
v0x616f83c7aae0_0 .net "result_EX_MEM", 31 0, v0x616f83c7abb0_0;  alias, 1 drivers
v0x616f83c7abb0_0 .var "result_r", 31 0;
v0x616f83c7ac70_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  alias, 1 drivers
v0x616f83c7ad60_0 .net "zero", 0 0, v0x616f83c750c0_0;  alias, 1 drivers
v0x616f83c7ae00_0 .net "zero_EX_MEM", 0 0, v0x616f83c7aea0_0;  alias, 1 drivers
v0x616f83c7aea0_0 .var "zero_r", 0 0;
S_0x616f83c7b3a0 .scope module, "Enable_Branch_uut" "Enable_Branch" 5 213, 14 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "zero_EX_MEM";
    .port_info 1 /INPUT 1 "PcSrc_EX_MEM";
    .port_info 2 /OUTPUT 1 "Pcsrc";
L_0x616f83ca1cc0 .functor AND 1, v0x616f83c7aea0_0, v0x616f83c79c70_0, C4<1>, C4<1>;
v0x616f83c7b5a0_0 .net "PcSrc_EX_MEM", 0 0, v0x616f83c79c70_0;  alias, 1 drivers
v0x616f83c7b6b0_0 .net "Pcsrc", 0 0, L_0x616f83ca1cc0;  alias, 1 drivers
v0x616f83c7b7c0_0 .net "zero_EX_MEM", 0 0, v0x616f83c7aea0_0;  alias, 1 drivers
S_0x616f83c7b880 .scope module, "Forwarding_unit_uut" "Forwarding_unit" 5 173, 15 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "rs1_ID_EX";
    .port_info 1 /INPUT 5 "rs2_ID_EX";
    .port_info 2 /INPUT 5 "rd_EX_MEM";
    .port_info 3 /INPUT 5 "rd_MEM_WB";
    .port_info 4 /INPUT 1 "Reg_Write_MEM_WB";
    .port_info 5 /INPUT 1 "Reg_Write_EX_MEM";
    .port_info 6 /OUTPUT 2 "F1";
    .port_info 7 /OUTPUT 2 "F2";
v0x616f83c7bbc0_0 .var "F1", 1 0;
v0x616f83c7bcc0_0 .var "F2", 1 0;
v0x616f83c7bda0_0 .net "Reg_Write_EX_MEM", 0 0, L_0x616f83ca1570;  alias, 1 drivers
v0x616f83c7bea0_0 .net "Reg_Write_MEM_WB", 0 0, v0x616f83c835d0_0;  alias, 1 drivers
v0x616f83c7bf40_0 .net "rd_EX_MEM", 4 0, L_0x616f83ca1950;  alias, 1 drivers
v0x616f83c7c030_0 .net "rd_MEM_WB", 4 0, v0x616f83c83920_0;  alias, 1 drivers
v0x616f83c7c0f0_0 .net "rs1_ID_EX", 4 0, L_0x616f83ca02b0;  alias, 1 drivers
v0x616f83c7c1d0_0 .net "rs2_ID_EX", 4 0, v0x616f83c7ffd0_0;  alias, 1 drivers
E_0x616f83c77f60/0 .event anyedge, v0x616f83c7a000_0, v0x616f83c7a570_0, v0x616f83c7c0f0_0, v0x616f83c7bea0_0;
E_0x616f83c77f60/1 .event anyedge, v0x616f83c7c030_0, v0x616f83c7c1d0_0;
E_0x616f83c77f60 .event/or E_0x616f83c77f60/0, E_0x616f83c77f60/1;
S_0x616f83c7c400 .scope module, "Hazard_detect_uut" "Hazard_detect" 5 231, 16 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Mem_Read_ID_EX";
    .port_info 1 /INPUT 5 "rs2_ID_EX";
    .port_info 2 /INPUT 5 "rs1_IF_ID";
    .port_info 3 /INPUT 5 "rs2_IF_ID";
    .port_info 4 /OUTPUT 1 "LU_hazard";
L_0x616f83ca24b0 .functor OR 1, L_0x616f83ca2260, L_0x616f83ca2300, C4<0>, C4<0>;
L_0x616f83ca2520 .functor AND 1, v0x616f83c7dd70_0, L_0x616f83ca24b0, C4<1>, C4<1>;
L_0x616f83ca2a10 .functor AND 1, L_0x616f83ca2520, L_0x616f83ca28a0, C4<1>, C4<1>;
v0x616f83c7c5c0_0 .net "LU_hazard", 0 0, L_0x616f83ca2a10;  alias, 1 drivers
v0x616f83c7c6a0_0 .net "Mem_Read_ID_EX", 0 0, v0x616f83c7dd70_0;  alias, 1 drivers
v0x616f83c7c790_0 .net *"_ivl_0", 0 0, L_0x616f83ca2260;  1 drivers
L_0x7a12b8040450 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x616f83c7c860_0 .net *"_ivl_11", 26 0, L_0x7a12b8040450;  1 drivers
L_0x7a12b8040498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x616f83c7c900_0 .net/2u *"_ivl_12", 31 0, L_0x7a12b8040498;  1 drivers
v0x616f83c7ca30_0 .net *"_ivl_14", 0 0, L_0x616f83ca28a0;  1 drivers
v0x616f83c7caf0_0 .net *"_ivl_2", 0 0, L_0x616f83ca2300;  1 drivers
v0x616f83c7cbb0_0 .net *"_ivl_5", 0 0, L_0x616f83ca24b0;  1 drivers
v0x616f83c7cc70_0 .net *"_ivl_7", 0 0, L_0x616f83ca2520;  1 drivers
v0x616f83c7cdc0_0 .net *"_ivl_8", 31 0, L_0x616f83ca2590;  1 drivers
v0x616f83c7cea0_0 .net "rs1_IF_ID", 4 0, v0x616f83c822d0_0;  alias, 1 drivers
v0x616f83c7cf80_0 .net "rs2_ID_EX", 4 0, v0x616f83c7ffd0_0;  alias, 1 drivers
v0x616f83c7d040_0 .net "rs2_IF_ID", 4 0, v0x616f83c82370_0;  alias, 1 drivers
L_0x616f83ca2260 .cmp/eq 5, v0x616f83c7ffd0_0, v0x616f83c822d0_0;
L_0x616f83ca2300 .cmp/eq 5, v0x616f83c7ffd0_0, v0x616f83c82370_0;
L_0x616f83ca2590 .concat [ 5 27 0 0], v0x616f83c7ffd0_0, L_0x7a12b8040450;
L_0x616f83ca28a0 .cmp/ne 32, L_0x616f83ca2590, L_0x7a12b8040498;
S_0x616f83c7d1d0 .scope module, "ID_EX_uut" "ID_EX" 5 149, 17 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "rs1_IF_ID";
    .port_info 1 /INPUT 5 "rs2_IF_ID";
    .port_info 2 /INPUT 5 "rd_IF_ID";
    .port_info 3 /INPUT 6 "funct_IF_ID";
    .port_info 4 /INPUT 32 "word";
    .port_info 5 /INPUT 32 "read_data1";
    .port_info 6 /INPUT 32 "read_data2";
    .port_info 7 /INPUT 32 "Pc_4_IF_ID";
    .port_info 8 /INPUT 4 "ALUOp";
    .port_info 9 /INPUT 1 "ALUSrc";
    .port_info 10 /INPUT 1 "Mem_Read";
    .port_info 11 /INPUT 1 "Mem_Write";
    .port_info 12 /INPUT 1 "PcSrc";
    .port_info 13 /INPUT 1 "Mem_to_Reg";
    .port_info 14 /INPUT 1 "Reg_Write";
    .port_info 15 /INPUT 1 "RegDst";
    .port_info 16 /INPUT 1 "Pcsrc";
    .port_info 17 /INPUT 1 "clk";
    .port_info 18 /INPUT 1 "rst_n";
    .port_info 19 /INPUT 1 "Predict_Taken_IF_ID";
    .port_info 20 /OUTPUT 5 "rs1_ID_EX";
    .port_info 21 /OUTPUT 5 "rs2_ID_EX";
    .port_info 22 /OUTPUT 5 "rd_ID_EX";
    .port_info 23 /OUTPUT 6 "funct_ID_EX";
    .port_info 24 /OUTPUT 32 "word_ID_EX";
    .port_info 25 /OUTPUT 32 "read_data1_ID_EX";
    .port_info 26 /OUTPUT 32 "read_data2_ID_EX";
    .port_info 27 /OUTPUT 32 "PC_ID_EX";
    .port_info 28 /OUTPUT 4 "ALUOp_ID_EX";
    .port_info 29 /OUTPUT 1 "ALUSrc_ID_EX";
    .port_info 30 /OUTPUT 1 "Mem_Read_ID_EX";
    .port_info 31 /OUTPUT 1 "Mem_Write_ID_EX";
    .port_info 32 /OUTPUT 1 "PcSrc_ID_EX";
    .port_info 33 /OUTPUT 1 "Mem_to_Reg_ID_EX";
    .port_info 34 /OUTPUT 1 "Reg_Write_ID_EX";
    .port_info 35 /OUTPUT 1 "RegDst_ID_EX";
    .port_info 36 /OUTPUT 1 "Predict_Taken_ID_EX";
L_0x616f83ca02b0 .functor BUFZ 5, v0x616f83c7fd40_0, C4<00000>, C4<00000>, C4<00000>;
L_0x616f83ca0400 .functor BUFZ 6, v0x616f83c7f2c0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x616f83ca04e0 .functor BUFZ 32, v0x616f83c7f800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x616f83ca0590 .functor BUFZ 32, v0x616f83c7faa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x616f83ca0600 .functor BUFZ 4, v0x616f83c7d890_0, C4<0000>, C4<0000>, C4<0000>;
L_0x616f83ca08e0 .functor BUFZ 1, v0x616f83c7e010_0, C4<0>, C4<0>, C4<0>;
L_0x616f83ca0950 .functor BUFZ 1, v0x616f83c7e5c0_0, C4<0>, C4<0>, C4<0>;
L_0x616f83ca0a30 .functor BUFZ 1, v0x616f83c7e250_0, C4<0>, C4<0>, C4<0>;
L_0x616f83ca0aa0 .functor BUFZ 1, v0x616f83c7ede0_0, C4<0>, C4<0>, C4<0>;
L_0x616f83ca0d20 .functor BUFZ 1, v0x616f83c7e950_0, C4<0>, C4<0>, C4<0>;
v0x616f83c7d6e0_0 .net "ALUOp", 3 0, v0x616f83c773f0_0;  alias, 1 drivers
v0x616f83c7d7c0_0 .net "ALUOp_ID_EX", 3 0, L_0x616f83ca0600;  alias, 1 drivers
v0x616f83c7d890_0 .var "ALUOp_r", 3 0;
v0x616f83c7d960_0 .net "ALUSrc", 0 0, v0x616f83c774f0_0;  alias, 1 drivers
v0x616f83c7da30_0 .net "ALUSrc_ID_EX", 0 0, v0x616f83c7db20_0;  alias, 1 drivers
v0x616f83c7db20_0 .var "ALUSrc_r", 0 0;
v0x616f83c7dbe0_0 .net "Mem_Read", 0 0, v0x616f83c77650_0;  alias, 1 drivers
v0x616f83c7dc80_0 .net "Mem_Read_ID_EX", 0 0, v0x616f83c7dd70_0;  alias, 1 drivers
v0x616f83c7dd70_0 .var "Mem_Read_r", 0 0;
v0x616f83c7dea0_0 .net "Mem_Write", 0 0, v0x616f83c77710_0;  alias, 1 drivers
v0x616f83c7df40_0 .net "Mem_Write_ID_EX", 0 0, L_0x616f83ca08e0;  alias, 1 drivers
v0x616f83c7e010_0 .var "Mem_Write_r", 0 0;
v0x616f83c7e0b0_0 .net "Mem_to_Reg", 0 0, v0x616f83c77820_0;  alias, 1 drivers
v0x616f83c7e180_0 .net "Mem_to_Reg_ID_EX", 0 0, L_0x616f83ca0a30;  alias, 1 drivers
v0x616f83c7e250_0 .var "Mem_to_Reg_r", 0 0;
v0x616f83c7e2f0_0 .net "PC_ID_EX", 31 0, v0x616f83c7e390_0;  alias, 1 drivers
v0x616f83c7e390_0 .var "PC_r", 31 0;
v0x616f83c7e450_0 .net "PcSrc", 0 0, v0x616f83c779c0_0;  alias, 1 drivers
v0x616f83c7e4f0_0 .net "PcSrc_ID_EX", 0 0, L_0x616f83ca0950;  alias, 1 drivers
v0x616f83c7e5c0_0 .var "PcSrc_r", 0 0;
v0x616f83c7e660_0 .net "Pc_4_IF_ID", 31 0, v0x616f83c81280_0;  alias, 1 drivers
v0x616f83c7e720_0 .net "Pcsrc", 0 0, L_0x616f83b97710;  alias, 1 drivers
v0x616f83c7e7e0_0 .net "Predict_Taken_ID_EX", 0 0, L_0x616f83ca0d20;  alias, 1 drivers
v0x616f83c7e8b0_0 .net "Predict_Taken_IF_ID", 0 0, v0x616f83c815c0_0;  alias, 1 drivers
v0x616f83c7e950_0 .var "Predict_Taken_r", 0 0;
v0x616f83c7ea10_0 .net "RegDst", 0 0, v0x616f83c77a80_0;  alias, 1 drivers
v0x616f83c7eae0_0 .net "RegDst_ID_EX", 0 0, v0x616f83c7eb80_0;  alias, 1 drivers
v0x616f83c7eb80_0 .var "RegDst_r", 0 0;
v0x616f83c7ec40_0 .net "Reg_Write", 0 0, v0x616f83c77bd0_0;  alias, 1 drivers
v0x616f83c7ed10_0 .net "Reg_Write_ID_EX", 0 0, L_0x616f83ca0aa0;  alias, 1 drivers
v0x616f83c7ede0_0 .var "Reg_Write_r", 0 0;
v0x616f83c7ee80_0 .net "clk", 0 0, v0x616f83c8d340_0;  alias, 1 drivers
v0x616f83c7ef20_0 .net "funct_ID_EX", 5 0, L_0x616f83ca0400;  alias, 1 drivers
v0x616f83c7f200_0 .net "funct_IF_ID", 5 0, v0x616f83c81f90_0;  alias, 1 drivers
v0x616f83c7f2c0_0 .var "funct_r", 5 0;
v0x616f83c7f3a0_0 .net "rd_ID_EX", 4 0, v0x616f83c7f560_0;  alias, 1 drivers
v0x616f83c7f480_0 .net "rd_IF_ID", 4 0, v0x616f83c821e0_0;  alias, 1 drivers
v0x616f83c7f560_0 .var "rd_r", 4 0;
v0x616f83c7f640_0 .net "read_data1", 31 0, L_0x616f83c9f990;  alias, 1 drivers
v0x616f83c7f720_0 .net "read_data1_ID_EX", 31 0, L_0x616f83ca04e0;  alias, 1 drivers
v0x616f83c7f800_0 .var "read_data1_r", 31 0;
v0x616f83c7f8e0_0 .net "read_data2", 31 0, L_0x616f83c9fd90;  alias, 1 drivers
v0x616f83c7f9c0_0 .net "read_data2_ID_EX", 31 0, L_0x616f83ca0590;  alias, 1 drivers
v0x616f83c7faa0_0 .var "read_data2_r", 31 0;
v0x616f83c7fb80_0 .net "rs1_ID_EX", 4 0, L_0x616f83ca02b0;  alias, 1 drivers
v0x616f83c7fc70_0 .net "rs1_IF_ID", 4 0, v0x616f83c822d0_0;  alias, 1 drivers
v0x616f83c7fd40_0 .var "rs1_r", 4 0;
v0x616f83c7fe00_0 .net "rs2_ID_EX", 4 0, v0x616f83c7ffd0_0;  alias, 1 drivers
v0x616f83c7ff10_0 .net "rs2_IF_ID", 4 0, v0x616f83c82370_0;  alias, 1 drivers
v0x616f83c7ffd0_0 .var "rs2_r", 4 0;
v0x616f83c80090_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  alias, 1 drivers
v0x616f83c80130_0 .net "word", 31 0, L_0x616f83ca0210;  alias, 1 drivers
v0x616f83c80210_0 .net "word_ID_EX", 31 0, v0x616f83c80300_0;  alias, 1 drivers
v0x616f83c80300_0 .var "word_r", 31 0;
S_0x616f83c80990 .scope module, "IF_ID_uut" "IF_ID" 5 125, 18 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "LU_hazard";
    .port_info 3 /INPUT 1 "Pcsrc";
    .port_info 4 /INPUT 32 "Pc_out";
    .port_info 5 /INPUT 32 "Instruction";
    .port_info 6 /INPUT 1 "Jump";
    .port_info 7 /INPUT 1 "Predict_Taken_IF";
    .port_info 8 /OUTPUT 1 "jr";
    .port_info 9 /OUTPUT 1 "jal";
    .port_info 10 /OUTPUT 26 "target";
    .port_info 11 /OUTPUT 6 "Opcode_IF_ID";
    .port_info 12 /OUTPUT 16 "Imediate_IF_ID";
    .port_info 13 /OUTPUT 32 "Pc_4_IF_ID";
    .port_info 14 /OUTPUT 5 "rs1_IF_ID";
    .port_info 15 /OUTPUT 5 "rs2_IF_ID";
    .port_info 16 /OUTPUT 5 "rd_IF_ID";
    .port_info 17 /OUTPUT 6 "funct_IF_ID";
    .port_info 18 /OUTPUT 1 "Predict_Taken_IF_ID";
L_0x616f83b91120 .functor AND 1, L_0x616f83c9ee40, L_0x616f83c9ef30, C4<1>, C4<1>;
L_0x616f83c68940 .functor AND 1, L_0x616f83b91120, L_0x616f83c9f2a0, C4<1>, C4<1>;
v0x616f83c80de0_0 .var "Imediate_IF_ID", 15 0;
v0x616f83c80ee0_0 .net "Instruction", 31 0, v0x616f83c80b70_0;  alias, 1 drivers
v0x616f83c80fc0_0 .net "Jump", 0 0, v0x616f83c775b0_0;  alias, 1 drivers
v0x616f83c810c0_0 .net "LU_hazard", 0 0, L_0x616f83ca2a10;  alias, 1 drivers
v0x616f83c81190_0 .var "Opcode_IF_ID", 5 0;
v0x616f83c81280_0 .var "Pc_4_IF_ID", 31 0;
v0x616f83c81350_0 .net "Pc_out", 31 0, L_0x616f83c9e900;  alias, 1 drivers
v0x616f83c81420_0 .net "Pcsrc", 0 0, L_0x616f83b97710;  alias, 1 drivers
v0x616f83c814f0_0 .net "Predict_Taken_IF", 0 0, v0x616f83c75af0_0;  alias, 1 drivers
v0x616f83c815c0_0 .var "Predict_Taken_IF_ID", 0 0;
L_0x7a12b8040138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x616f83c81690_0 .net/2u *"_ivl_0", 5 0, L_0x7a12b8040138;  1 drivers
v0x616f83c81730_0 .net *"_ivl_11", 5 0, L_0x616f83c9f0c0;  1 drivers
v0x616f83c817d0_0 .net *"_ivl_12", 31 0, L_0x616f83c9f160;  1 drivers
L_0x7a12b80401c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x616f83c81870_0 .net *"_ivl_15", 25 0, L_0x7a12b80401c8;  1 drivers
L_0x7a12b8040210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x616f83c81950_0 .net/2u *"_ivl_16", 31 0, L_0x7a12b8040210;  1 drivers
v0x616f83c81a30_0 .net *"_ivl_18", 0 0, L_0x616f83c9f2a0;  1 drivers
v0x616f83c81af0_0 .net *"_ivl_2", 0 0, L_0x616f83c9ee40;  1 drivers
L_0x7a12b8040258 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x616f83c81bb0_0 .net/2u *"_ivl_22", 5 0, L_0x7a12b8040258;  1 drivers
L_0x7a12b8040180 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x616f83c81c90_0 .net/2u *"_ivl_4", 5 0, L_0x7a12b8040180;  1 drivers
v0x616f83c81d70_0 .net *"_ivl_6", 0 0, L_0x616f83c9ef30;  1 drivers
v0x616f83c81e30_0 .net *"_ivl_9", 0 0, L_0x616f83b91120;  1 drivers
v0x616f83c81ef0_0 .net "clk", 0 0, v0x616f83c8d340_0;  alias, 1 drivers
v0x616f83c81f90_0 .var "funct_IF_ID", 5 0;
v0x616f83c82080_0 .net "jal", 0 0, L_0x616f83c9f510;  alias, 1 drivers
v0x616f83c82120_0 .net "jr", 0 0, L_0x616f83c68940;  alias, 1 drivers
v0x616f83c821e0_0 .var "rd_IF_ID", 4 0;
v0x616f83c822d0_0 .var "rs1_IF_ID", 4 0;
v0x616f83c82370_0 .var "rs2_IF_ID", 4 0;
v0x616f83c82430_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  alias, 1 drivers
v0x616f83c82560_0 .net "target", 25 0, L_0x616f83c9f680;  alias, 1 drivers
L_0x616f83c9ee40 .cmp/eq 6, v0x616f83c81190_0, L_0x7a12b8040138;
L_0x616f83c9ef30 .cmp/eq 6, v0x616f83c81f90_0, L_0x7a12b8040180;
L_0x616f83c9f0c0 .part v0x616f83c80b70_0, 6, 6;
L_0x616f83c9f160 .concat [ 6 26 0 0], L_0x616f83c9f0c0, L_0x7a12b80401c8;
L_0x616f83c9f2a0 .cmp/eq 32, L_0x616f83c9f160, L_0x7a12b8040210;
L_0x616f83c9f510 .cmp/eq 6, v0x616f83c81190_0, L_0x7a12b8040258;
L_0x616f83c9f680 .concat [ 16 5 5 0], v0x616f83c80de0_0, v0x616f83c82370_0, v0x616f83c822d0_0;
S_0x616f83c82940 .scope module, "Instruction_mem_uut" "Instruction_mem" 5 117, 19 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "Pcsrc";
    .port_info 3 /INPUT 32 "Pc_out";
    .port_info 4 /OUTPUT 32 "Instruction";
v0x616f83c80b70_0 .var "Instruction", 31 0;
v0x616f83c82b10_0 .net "Pc_out", 31 0, v0x616f83c844f0_0;  alias, 1 drivers
v0x616f83c82c00_0 .net "Pcsrc", 0 0, L_0x616f83b97710;  alias, 1 drivers
v0x616f83c82cf0_0 .net "clk", 0 0, v0x616f83c8d340_0;  alias, 1 drivers
v0x616f83c82d90 .array "mem", 1023 0, 31 0;
v0x616f83c82e80_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  alias, 1 drivers
S_0x616f83c82fc0 .scope module, "MEM_WB_uut" "MEM_WB" 5 218, 20 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "Reg_Write_EX_MEM";
    .port_info 3 /INPUT 32 "result_EX_MEM";
    .port_info 4 /INPUT 1 "Mem_to_Reg_EX_MEM";
    .port_info 5 /INPUT 32 "Read_Data";
    .port_info 6 /INPUT 5 "rd_EX_MEM";
    .port_info 7 /OUTPUT 5 "rd_MEM_WB";
    .port_info 8 /OUTPUT 1 "Reg_Write_MEM_WB";
    .port_info 9 /OUTPUT 1 "Mem_to_Reg_MEM_WB";
    .port_info 10 /OUTPUT 32 "Read_Data_MEM_WB";
    .port_info 11 /OUTPUT 32 "Result_MEM_WB";
v0x616f83c831a0_0 .net "Mem_to_Reg_EX_MEM", 0 0, L_0x616f83ca1500;  alias, 1 drivers
v0x616f83c83260_0 .var "Mem_to_Reg_MEM_WB", 0 0;
v0x616f83c83300_0 .net "Read_Data", 31 0, L_0x616f83ca2060;  alias, 1 drivers
v0x616f83c833d0_0 .var "Read_Data_MEM_WB", 31 0;
v0x616f83c83490_0 .net "Reg_Write_EX_MEM", 0 0, L_0x616f83ca1570;  alias, 1 drivers
v0x616f83c835d0_0 .var "Reg_Write_MEM_WB", 0 0;
v0x616f83c83670_0 .var "Result_MEM_WB", 31 0;
v0x616f83c83730_0 .net "clk", 0 0, v0x616f83c8d340_0;  alias, 1 drivers
v0x616f83c837d0_0 .net "rd_EX_MEM", 4 0, L_0x616f83ca1950;  alias, 1 drivers
v0x616f83c83920_0 .var "rd_MEM_WB", 4 0;
v0x616f83c839e0_0 .net "result_EX_MEM", 31 0, v0x616f83c7abb0_0;  alias, 1 drivers
v0x616f83c83ad0_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  alias, 1 drivers
S_0x616f83c83cf0 .scope module, "PC_uut" "PC" 5 86, 21 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "LU_hazard";
    .port_info 3 /INPUT 1 "jr";
    .port_info 4 /INPUT 1 "jal";
    .port_info 5 /INPUT 1 "Jump";
    .port_info 6 /INPUT 1 "Miss_Prediction";
    .port_info 7 /INPUT 32 "Correct_Address";
    .port_info 8 /INPUT 1 "Predict_Taken";
    .port_info 9 /INPUT 32 "Predicted_Target";
    .port_info 10 /INPUT 26 "target";
    .port_info 11 /INPUT 32 "Pc_4";
    .port_info 12 /OUTPUT 32 "Pc_out";
v0x616f83c84010_0 .net "Correct_Address", 31 0, L_0x616f83c8e7b0;  alias, 1 drivers
v0x616f83c84110_0 .net "Jump", 0 0, v0x616f83c775b0_0;  alias, 1 drivers
v0x616f83c84220_0 .net "LU_hazard", 0 0, L_0x616f83ca2a10;  alias, 1 drivers
v0x616f83c84310_0 .net "Miss_Prediction", 0 0, L_0x616f83b97710;  alias, 1 drivers
v0x616f83c843b0_0 .net "Pc_4", 31 0, L_0x616f83c9e900;  alias, 1 drivers
v0x616f83c844f0_0 .var "Pc_out", 31 0;
v0x616f83c84590_0 .net "Predict_Taken", 0 0, v0x616f83c75af0_0;  alias, 1 drivers
v0x616f83c84680_0 .net "Predicted_Target", 31 0, v0x616f83c75c00_0;  alias, 1 drivers
v0x616f83c84740_0 .net "clk", 0 0, v0x616f83c8d340_0;  alias, 1 drivers
v0x616f83c84870_0 .net "jal", 0 0, L_0x616f83c9f510;  alias, 1 drivers
v0x616f83c84910_0 .net "jr", 0 0, L_0x616f83c68940;  alias, 1 drivers
v0x616f83c849b0_0 .var "r_a", 31 0;
v0x616f83c84a50_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  alias, 1 drivers
v0x616f83c84af0_0 .net "target", 25 0, L_0x616f83c9f680;  alias, 1 drivers
S_0x616f83c84d10 .scope module, "Reg_file_uut" "Reg_file" 5 144, 22 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reg_Write_MEM_WB";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 5 "rs1_IF_ID";
    .port_info 4 /INPUT 5 "rs2_IF_ID";
    .port_info 5 /INPUT 5 "rd_MEM_WB";
    .port_info 6 /INPUT 32 "Write_Data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v0x616f83c85550_0 .net "Reg_Write_MEM_WB", 0 0, v0x616f83c835d0_0;  alias, 1 drivers
v0x616f83c85660_0 .net "Write_Data", 31 0, L_0x616f83ca21c0;  alias, 1 drivers
v0x616f83c85740_0 .net *"_ivl_0", 0 0, L_0x616f83c9f720;  1 drivers
v0x616f83c857e0_0 .net *"_ivl_10", 0 0, L_0x616f83c9fad0;  1 drivers
v0x616f83c858a0_0 .net *"_ivl_12", 31 0, L_0x616f83c9fb70;  1 drivers
v0x616f83c859d0_0 .net *"_ivl_14", 6 0, L_0x616f83c9fc50;  1 drivers
L_0x7a12b80402e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616f83c85ab0_0 .net *"_ivl_17", 1 0, L_0x7a12b80402e8;  1 drivers
v0x616f83c85b90_0 .net *"_ivl_2", 31 0, L_0x616f83c9f850;  1 drivers
v0x616f83c85c70_0 .net *"_ivl_4", 6 0, L_0x616f83c9f8f0;  1 drivers
L_0x7a12b80402a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616f83c85d50_0 .net *"_ivl_7", 1 0, L_0x7a12b80402a0;  1 drivers
v0x616f83c85e30_0 .net "clk", 0 0, v0x616f83c8d340_0;  alias, 1 drivers
v0x616f83c85fe0 .array "mem", 31 0, 31 0;
v0x616f83c860a0_0 .net "rd_MEM_WB", 4 0, v0x616f83c83920_0;  alias, 1 drivers
v0x616f83c86160_0 .net "read_data1", 31 0, L_0x616f83c9f990;  alias, 1 drivers
v0x616f83c86220_0 .net "read_data2", 31 0, L_0x616f83c9fd90;  alias, 1 drivers
v0x616f83c862c0_0 .net "rs1_IF_ID", 4 0, v0x616f83c822d0_0;  alias, 1 drivers
v0x616f83c86360_0 .net "rs2_IF_ID", 4 0, v0x616f83c82370_0;  alias, 1 drivers
v0x616f83c86530_0 .net "rst_n", 0 0, v0x616f83c8da00_0;  alias, 1 drivers
E_0x616f83c84ef0 .event posedge, v0x616f83c767b0_0;
L_0x616f83c9f720 .cmp/eq 5, v0x616f83c822d0_0, v0x616f83c83920_0;
L_0x616f83c9f850 .array/port v0x616f83c85fe0, L_0x616f83c9f8f0;
L_0x616f83c9f8f0 .concat [ 5 2 0 0], v0x616f83c822d0_0, L_0x7a12b80402a0;
L_0x616f83c9f990 .functor MUXZ 32, L_0x616f83c9f850, L_0x616f83ca21c0, L_0x616f83c9f720, C4<>;
L_0x616f83c9fad0 .cmp/eq 5, v0x616f83c82370_0, v0x616f83c83920_0;
L_0x616f83c9fb70 .array/port v0x616f83c85fe0, L_0x616f83c9fc50;
L_0x616f83c9fc50 .concat [ 5 2 0 0], v0x616f83c82370_0, L_0x7a12b80402e8;
L_0x616f83c9fd90 .functor MUXZ 32, L_0x616f83c9fb70, L_0x616f83ca21c0, L_0x616f83c9fad0, C4<>;
S_0x616f83c84f70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 22 19, 22 19 0, S_0x616f83c84d10;
 .timescale -9 -9;
v0x616f83c85170_0 .var/i "i", 31 0;
S_0x616f83c85270 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 22 32, 22 32 0, S_0x616f83c84d10;
 .timescale -9 -9;
v0x616f83c85470_0 .var/i "i", 31 0;
S_0x616f83c86850 .scope module, "Sign_extend_uut" "Sign_extend" 5 146, 23 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "Imediate_IF_ID";
    .port_info 1 /OUTPUT 32 "word";
v0x616f83c86a40_0 .net "Imediate_IF_ID", 15 0, v0x616f83c80de0_0;  alias, 1 drivers
v0x616f83c86b20_0 .net *"_ivl_1", 0 0, L_0x616f83c9ff20;  1 drivers
v0x616f83c86be0_0 .net *"_ivl_2", 15 0, L_0x616f83ca0050;  1 drivers
v0x616f83c86ca0_0 .net "word", 31 0, L_0x616f83ca0210;  alias, 1 drivers
L_0x616f83c9ff20 .part v0x616f83c80de0_0, 15, 1;
LS_0x616f83ca0050_0_0 .concat [ 1 1 1 1], L_0x616f83c9ff20, L_0x616f83c9ff20, L_0x616f83c9ff20, L_0x616f83c9ff20;
LS_0x616f83ca0050_0_4 .concat [ 1 1 1 1], L_0x616f83c9ff20, L_0x616f83c9ff20, L_0x616f83c9ff20, L_0x616f83c9ff20;
LS_0x616f83ca0050_0_8 .concat [ 1 1 1 1], L_0x616f83c9ff20, L_0x616f83c9ff20, L_0x616f83c9ff20, L_0x616f83c9ff20;
LS_0x616f83ca0050_0_12 .concat [ 1 1 1 1], L_0x616f83c9ff20, L_0x616f83c9ff20, L_0x616f83c9ff20, L_0x616f83c9ff20;
L_0x616f83ca0050 .concat [ 4 4 4 4], LS_0x616f83ca0050_0_0, LS_0x616f83ca0050_0_4, LS_0x616f83ca0050_0_8, LS_0x616f83ca0050_0_12;
L_0x616f83ca0210 .concat [ 16 16 0 0], v0x616f83c80de0_0, L_0x616f83ca0050;
S_0x616f83c86dd0 .scope module, "mux_3x1_32bit_A_uut" "mux_3x1_32bit" 5 184, 24 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data0";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "data_out";
v0x616f83c87050_0 .net "data0", 31 0, L_0x616f83ca04e0;  alias, 1 drivers
v0x616f83c87160_0 .net "data1", 31 0, L_0x616f83ca21c0;  alias, 1 drivers
v0x616f83c87230_0 .net "data2", 31 0, v0x616f83c7abb0_0;  alias, 1 drivers
v0x616f83c87300_0 .var "data_out", 31 0;
v0x616f83c873d0_0 .net "sel", 1 0, v0x616f83c7bbc0_0;  alias, 1 drivers
E_0x616f83c86fe0 .event anyedge, v0x616f83c7bbc0_0, v0x616f83c7f720_0, v0x616f83c85660_0, v0x616f83c78a10_0;
S_0x616f83c87570 .scope module, "mux_3x1_32bit_B_uut" "mux_3x1_32bit" 5 185, 24 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data0";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "data_out";
v0x616f83c877e0_0 .net "data0", 31 0, L_0x616f83ca0590;  alias, 1 drivers
v0x616f83c878f0_0 .net "data1", 31 0, L_0x616f83ca21c0;  alias, 1 drivers
v0x616f83c879e0_0 .net "data2", 31 0, v0x616f83c7abb0_0;  alias, 1 drivers
v0x616f83c87a80_0 .var "data_out", 31 0;
v0x616f83c87b70_0 .net "sel", 1 0, v0x616f83c7bcc0_0;  alias, 1 drivers
E_0x616f83c87750 .event anyedge, v0x616f83c7bcc0_0, v0x616f83c7f9c0_0, v0x616f83c85660_0, v0x616f83c78a10_0;
S_0x616f83c87cc0 .scope module, "mux_WB_uut" "mux_WB" 5 230, 25 4 0, S_0x616f83c46030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Mem_to_Reg_MEM_WB";
    .port_info 1 /INPUT 32 "Read_Data_MEM_WB";
    .port_info 2 /INPUT 32 "Result_MEM_WB";
    .port_info 3 /OUTPUT 32 "Write_Data";
v0x616f83c87ea0_0 .net "Mem_to_Reg_MEM_WB", 0 0, v0x616f83c83260_0;  alias, 1 drivers
v0x616f83c87f90_0 .net "Read_Data_MEM_WB", 31 0, v0x616f83c833d0_0;  alias, 1 drivers
v0x616f83c88060_0 .net "Result_MEM_WB", 31 0, v0x616f83c83670_0;  alias, 1 drivers
v0x616f83c88160_0 .net "Write_Data", 31 0, L_0x616f83ca21c0;  alias, 1 drivers
L_0x616f83ca21c0 .functor MUXZ 32, v0x616f83c83670_0, v0x616f83c833d0_0, v0x616f83c83260_0, C4<>;
S_0x616f83c45c50 .scope module, "adder_32bit" "adder_32bit" 26 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
o0x7a12b808e5c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x616f83c8daa0_0 .net "a", 31 0, o0x7a12b808e5c8;  0 drivers
o0x7a12b808e5f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x616f83c8dba0_0 .net "b", 31 0, o0x7a12b808e5f8;  0 drivers
v0x616f83c8dc80_0 .net "sum", 31 0, L_0x616f83ca2b90;  1 drivers
L_0x616f83ca2b90 .arith/sum 32, o0x7a12b808e5c8, o0x7a12b808e5f8;
S_0x616f83c429f0 .scope module, "mux_2x1_32bit" "mux_2x1_32bit" 27 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data0";
    .port_info 1 /INPUT 32 "data1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_out";
o0x7a12b808e6e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x616f83c8ddc0_0 .net "data0", 31 0, o0x7a12b808e6e8;  0 drivers
o0x7a12b808e718 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x616f83c8dea0_0 .net "data1", 31 0, o0x7a12b808e718;  0 drivers
v0x616f83c8df80_0 .net "data_out", 31 0, L_0x616f83ca2ca0;  1 drivers
o0x7a12b808e778 .functor BUFZ 1, C4<z>; HiZ drive
v0x616f83c8e040_0 .net "sel", 0 0, o0x7a12b808e778;  0 drivers
L_0x616f83ca2ca0 .functor MUXZ 32, o0x7a12b808e6e8, o0x7a12b808e718, o0x7a12b808e778, C4<>;
    .scope S_0x616f83c5e7d0;
T_0 ;
    %wait E_0x616f83b57590;
    %load/vec4 v0x616f83c73390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c73110_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x616f83c73110_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x616f83c73110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c72f90, 0, 4;
    %load/vec4 v0x616f83c73110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616f83c73110_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x616f83c731f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x616f83c73450_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x616f83c72f90, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x616f83c48f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x616f83c73450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c72f90, 0, 4;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x616f83c73450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c72f90, 0, 4;
T_0.12 ;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x616f83c48f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x616f83c73450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c72f90, 0, 4;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x616f83c73450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c72f90, 0, 4;
T_0.14 ;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x616f83c48f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x616f83c73450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c72f90, 0, 4;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x616f83c73450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c72f90, 0, 4;
T_0.16 ;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x616f83c48f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x616f83c73450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c72f90, 0, 4;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x616f83c73450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c72f90, 0, 4;
T_0.18 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x616f83c83cf0;
T_1 ;
    %wait E_0x616f83c754f0;
    %load/vec4 v0x616f83c84a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c844f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c849b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x616f83c84220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x616f83c84310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x616f83c84010_0;
    %assign/vec4 v0x616f83c844f0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x616f83c84110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x616f83c843b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x616f83c84af0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x616f83c844f0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x616f83c84910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x616f83c849b0_0;
    %assign/vec4 v0x616f83c844f0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x616f83c84590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x616f83c84680_0;
    %assign/vec4 v0x616f83c844f0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x616f83c843b0_0;
    %assign/vec4 v0x616f83c844f0_0, 0;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
    %load/vec4 v0x616f83c84870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x616f83c843b0_0;
    %assign/vec4 v0x616f83c849b0_0, 0;
T_1.12 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x616f83c75270;
T_2 ;
    %wait E_0x616f83c75570;
    %load/vec4 v0x616f83c76aa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x616f83c75ce0, 4;
    %parti/s 1, 58, 7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0x616f83c76aa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x616f83c75ce0, 4;
    %parti/s 24, 34, 7;
    %load/vec4 v0x616f83c76b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x616f83c76aa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x616f83c75ce0, 4;
    %parti/s 1, 1, 2;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c75af0_0, 0, 1;
    %load/vec4 v0x616f83c76aa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x616f83c75ce0, 4;
    %parti/s 32, 2, 3;
    %store/vec4 v0x616f83c75c00_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c75af0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c75c00_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x616f83c75270;
T_3 ;
    %wait E_0x616f83c754f0;
    %load/vec4 v0x616f83c76c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c76870_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x616f83c76870_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 59;
    %ix/getv/s 3, v0x616f83c76870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c75ce0, 0, 4;
    %load/vec4 v0x616f83c76870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616f83c76870_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x616f83c769e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x616f83c76e00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x616f83c75ce0, 4;
    %parti/s 1, 58, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x616f83c76e00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x616f83c75ce0, 4;
    %parti/s 24, 34, 7;
    %load/vec4 v0x616f83c76ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x616f83c76e00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x616f83c75ce0, 4;
    %parti/s 2, 0, 2;
    %store/vec4 v0x616f83c76d20_0, 0, 2;
    %load/vec4 v0x616f83c757d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0x616f83c76d20_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x616f83c76d20_0;
    %addi 1, 0, 2;
    %store/vec4 v0x616f83c76d20_0, 0, 2;
T_3.11 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x616f83c76d20_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_3.13, 4;
    %load/vec4 v0x616f83c76d20_0;
    %subi 1, 0, 2;
    %store/vec4 v0x616f83c76d20_0, 0, 2;
T_3.13 ;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x616f83c76ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x616f83c758b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x616f83c76d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x616f83c76e00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c75ce0, 0, 4;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x616f83c757d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x616f83c76ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x616f83c758b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 2;
    %load/vec4 v0x616f83c76e00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c75ce0, 0, 4;
T_3.15 ;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x616f83c82940;
T_4 ;
    %vpi_call 19 12 "$readmemh", "program.hex", v0x616f83c82d90 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x616f83c82940;
T_5 ;
    %wait E_0x616f83c754f0;
    %load/vec4 v0x616f83c82e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0x616f83c82c00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c80b70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x616f83c82b10_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x616f83c82d90, 4;
    %assign/vec4 v0x616f83c80b70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x616f83c80990;
T_6 ;
    %wait E_0x616f83c754f0;
    %load/vec4 v0x616f83c82430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_6.3, 8;
    %load/vec4 v0x616f83c81420_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.3;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x616f83c80fc0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x616f83c81190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x616f83c822d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x616f83c82370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x616f83c821e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x616f83c80de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c81280_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x616f83c81f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c815c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x616f83c810c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x616f83c80ee0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x616f83c81190_0, 0;
    %load/vec4 v0x616f83c80ee0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x616f83c822d0_0, 0;
    %load/vec4 v0x616f83c80ee0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x616f83c82370_0, 0;
    %load/vec4 v0x616f83c80ee0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x616f83c821e0_0, 0;
    %load/vec4 v0x616f83c80ee0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x616f83c80de0_0, 0;
    %load/vec4 v0x616f83c81350_0;
    %assign/vec4 v0x616f83c81280_0, 0;
    %load/vec4 v0x616f83c80ee0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x616f83c81f90_0, 0;
    %load/vec4 v0x616f83c814f0_0;
    %assign/vec4 v0x616f83c815c0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x616f83c84d10;
T_7 ;
    %wait E_0x616f83c754f0;
    %load/vec4 v0x616f83c86530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_1, S_0x616f83c84f70;
    %jmp t_0;
    .scope S_0x616f83c84f70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c85170_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x616f83c85170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x616f83c85170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c85fe0, 0, 4;
    %load/vec4 v0x616f83c85170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616f83c85170_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x616f83c84d10;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x616f83c85550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x616f83c860a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x616f83c85660_0;
    %load/vec4 v0x616f83c860a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c85fe0, 0, 4;
T_7.4 ;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c85fe0, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x616f83c84d10;
T_8 ;
T_8.0 ;
    %wait E_0x616f83c84ef0;
    %vpi_call 22 31 "$writememh", "reg_mem.hex", v0x616f83c85fe0 {0 0 0};
    %fork t_3, S_0x616f83c85270;
    %jmp t_2;
    .scope S_0x616f83c85270;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c85470_0, 0, 32;
T_8.1 ;
    %load/vec4 v0x616f83c85470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.2, 5;
    %vpi_call 22 33 "$display", "Register %d =  %d", v0x616f83c85470_0, &A<v0x616f83c85fe0, v0x616f83c85470_0 > {0 0 0};
    %load/vec4 v0x616f83c85470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616f83c85470_0, 0, 32;
    %jmp T_8.1;
T_8.2 ;
    %end;
    .scope S_0x616f83c84d10;
t_2 %join;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x616f83c770e0;
T_9 ;
    %wait E_0x616f83c77370;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c779c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c775b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %load/vec4 v0x616f83c778e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c779c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c775b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77650_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77710_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c779c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c775b0_0, 0, 1;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c77a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c77bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c774f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x616f83c773f0_0, 0, 4;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x616f83c7d1d0;
T_10 ;
    %wait E_0x616f83c754f0;
    %load/vec4 v0x616f83c80090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_10.2, 8;
    %load/vec4 v0x616f83c7e720_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.2;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x616f83c7fd40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x616f83c7ffd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x616f83c7f560_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x616f83c7f2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c80300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c7f800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c7faa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c7e390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x616f83c7d890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7dd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7e010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7e5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7ede0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7e950_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x616f83c7fc70_0;
    %assign/vec4 v0x616f83c7fd40_0, 0;
    %load/vec4 v0x616f83c7ff10_0;
    %assign/vec4 v0x616f83c7ffd0_0, 0;
    %load/vec4 v0x616f83c7f480_0;
    %assign/vec4 v0x616f83c7f560_0, 0;
    %load/vec4 v0x616f83c7f200_0;
    %assign/vec4 v0x616f83c7f2c0_0, 0;
    %load/vec4 v0x616f83c80130_0;
    %assign/vec4 v0x616f83c80300_0, 0;
    %load/vec4 v0x616f83c7f640_0;
    %assign/vec4 v0x616f83c7f800_0, 0;
    %load/vec4 v0x616f83c7f8e0_0;
    %assign/vec4 v0x616f83c7faa0_0, 0;
    %load/vec4 v0x616f83c7e660_0;
    %assign/vec4 v0x616f83c7e390_0, 0;
    %load/vec4 v0x616f83c7d6e0_0;
    %assign/vec4 v0x616f83c7d890_0, 0;
    %load/vec4 v0x616f83c7d960_0;
    %assign/vec4 v0x616f83c7db20_0, 0;
    %load/vec4 v0x616f83c7dbe0_0;
    %assign/vec4 v0x616f83c7dd70_0, 0;
    %load/vec4 v0x616f83c7dea0_0;
    %assign/vec4 v0x616f83c7e010_0, 0;
    %load/vec4 v0x616f83c7e450_0;
    %assign/vec4 v0x616f83c7e5c0_0, 0;
    %load/vec4 v0x616f83c7e0b0_0;
    %assign/vec4 v0x616f83c7e250_0, 0;
    %load/vec4 v0x616f83c7ec40_0;
    %assign/vec4 v0x616f83c7ede0_0, 0;
    %load/vec4 v0x616f83c7ea10_0;
    %assign/vec4 v0x616f83c7eb80_0, 0;
    %load/vec4 v0x616f83c7e8b0_0;
    %assign/vec4 v0x616f83c7e950_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x616f83c7b880;
T_11 ;
    %wait E_0x616f83c77f60;
    %load/vec4 v0x616f83c7bda0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v0x616f83c7bf40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x616f83c7bf40_0;
    %load/vec4 v0x616f83c7c0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x616f83c7bbc0_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x616f83c7bea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.7, 10;
    %load/vec4 v0x616f83c7c030_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0x616f83c7c030_0;
    %load/vec4 v0x616f83c7c0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x616f83c7bbc0_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x616f83c7bbc0_0, 0, 2;
T_11.5 ;
T_11.1 ;
    %load/vec4 v0x616f83c7bda0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.11, 10;
    %load/vec4 v0x616f83c7bf40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v0x616f83c7bf40_0;
    %load/vec4 v0x616f83c7c1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x616f83c7bcc0_0, 0, 2;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x616f83c7bea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.15, 10;
    %load/vec4 v0x616f83c7c030_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.14, 9;
    %load/vec4 v0x616f83c7c030_0;
    %load/vec4 v0x616f83c7c1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x616f83c7bcc0_0, 0, 2;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x616f83c7bcc0_0, 0, 2;
T_11.13 ;
T_11.9 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x616f83c42dd0;
T_12 ;
    %wait E_0x616f83c68530;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %load/vec4 v0x616f83c74410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.6;
T_12.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.6;
T_12.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x616f83c745f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.14;
T_12.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.14;
T_12.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.14;
T_12.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.14;
T_12.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.14;
T_12.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.14;
T_12.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x616f83c74510_0, 0, 4;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x616f83c74aa0;
T_13 ;
    %wait E_0x616f83c74cb0;
    %load/vec4 v0x616f83c74d20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x616f83c74e30_0;
    %load/vec4 v0x616f83c74ef0_0;
    %add;
    %store/vec4 v0x616f83c74fe0_0, 0, 32;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0x616f83c74e30_0;
    %load/vec4 v0x616f83c74ef0_0;
    %sub;
    %store/vec4 v0x616f83c74fe0_0, 0, 32;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x616f83c74e30_0;
    %load/vec4 v0x616f83c74ef0_0;
    %and;
    %store/vec4 v0x616f83c74fe0_0, 0, 32;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0x616f83c74e30_0;
    %load/vec4 v0x616f83c74ef0_0;
    %or;
    %store/vec4 v0x616f83c74fe0_0, 0, 32;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x616f83c74e30_0;
    %load/vec4 v0x616f83c74ef0_0;
    %or;
    %inv;
    %store/vec4 v0x616f83c74fe0_0, 0, 32;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x616f83c74e30_0;
    %load/vec4 v0x616f83c74ef0_0;
    %xor;
    %store/vec4 v0x616f83c74fe0_0, 0, 32;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x616f83c74e30_0;
    %load/vec4 v0x616f83c74ef0_0;
    %cmp/s;
    %jmp/0xz  T_13.8, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x616f83c74fe0_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c74fe0_0, 0, 32;
T_13.9 ;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %load/vec4 v0x616f83c74fe0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x616f83c750c0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x616f83c86dd0;
T_14 ;
    %wait E_0x616f83c86fe0;
    %load/vec4 v0x616f83c873d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c87300_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x616f83c87050_0;
    %store/vec4 v0x616f83c87300_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x616f83c87160_0;
    %store/vec4 v0x616f83c87300_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x616f83c87230_0;
    %store/vec4 v0x616f83c87300_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x616f83c87570;
T_15 ;
    %wait E_0x616f83c87750;
    %load/vec4 v0x616f83c87b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c87a80_0, 0, 32;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x616f83c877e0_0;
    %store/vec4 v0x616f83c87a80_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x616f83c878f0_0;
    %store/vec4 v0x616f83c87a80_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x616f83c879e0_0;
    %store/vec4 v0x616f83c87a80_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x616f83c78cc0;
T_16 ;
    %wait E_0x616f83c754f0;
    %load/vec4 v0x616f83c7ac70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x616f83c79d10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c78fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c79270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c79c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c794b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7a180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c79950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c7aea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c7abb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c7a410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x616f83c7a730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c796e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c79f40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x616f83c78f40_0;
    %assign/vec4 v0x616f83c78fe0_0, 0;
    %load/vec4 v0x616f83c79180_0;
    %assign/vec4 v0x616f83c79270_0, 0;
    %load/vec4 v0x616f83c79bd0_0;
    %assign/vec4 v0x616f83c79c70_0, 0;
    %load/vec4 v0x616f83c793f0_0;
    %assign/vec4 v0x616f83c794b0_0, 0;
    %load/vec4 v0x616f83c7a0c0_0;
    %assign/vec4 v0x616f83c7a180_0, 0;
    %load/vec4 v0x616f83c797c0_0;
    %assign/vec4 v0x616f83c79950_0, 0;
    %load/vec4 v0x616f83c7ad60_0;
    %assign/vec4 v0x616f83c7aea0_0, 0;
    %load/vec4 v0x616f83c7a810_0;
    %assign/vec4 v0x616f83c7abb0_0, 0;
    %load/vec4 v0x616f83c7a240_0;
    %assign/vec4 v0x616f83c7a410_0, 0;
    %load/vec4 v0x616f83c7a650_0;
    %assign/vec4 v0x616f83c7a730_0, 0;
    %load/vec4 v0x616f83c79a10_0;
    %assign/vec4 v0x616f83c796e0_0, 0;
    %load/vec4 v0x616f83c79e80_0;
    %assign/vec4 v0x616f83c79f40_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x616f83c77dd0;
T_17 ;
    %vpi_call 12 15 "$readmemh", "data.hex", v0x616f83c78970 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x616f83c77dd0;
T_18 ;
    %wait E_0x616f83c754f0;
    %load/vec4 v0x616f83c78130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x616f83c782b0_0;
    %load/vec4 v0x616f83c78a10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616f83c78970, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x616f83c82fc0;
T_19 ;
    %wait E_0x616f83c754f0;
    %load/vec4 v0x616f83c83ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x616f83c83920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c833d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c835d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x616f83c83260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616f83c83670_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x616f83c837d0_0;
    %assign/vec4 v0x616f83c83920_0, 0;
    %load/vec4 v0x616f83c83300_0;
    %assign/vec4 v0x616f83c833d0_0, 0;
    %load/vec4 v0x616f83c83490_0;
    %assign/vec4 v0x616f83c835d0_0, 0;
    %load/vec4 v0x616f83c831a0_0;
    %assign/vec4 v0x616f83c83260_0, 0;
    %load/vec4 v0x616f83c839e0_0;
    %assign/vec4 v0x616f83c83670_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x616f83c45870;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c8d340_0, 0, 1;
T_20.0 ;
    %delay 5, 0;
    %load/vec4 v0x616f83c8d340_0;
    %inv;
    %store/vec4 v0x616f83c8d340_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x616f83c45870;
T_21 ;
    %vpi_call 4 51 "$dumpfile", "test_top.vcd" {0 0 0};
    %vpi_call 4 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x616f83c45870 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x616f83c45870;
T_22 ;
    %vpi_func 4 60 "$fopen" 32, "simulation_log.txt", "w" {0 0 0};
    %store/vec4 v0x616f83c8d920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c8d3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c8d630_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x616f83c8d1c0_0, 0, 5;
    %vpi_call 4 66 "$display", "\000" {0 0 0};
    %vpi_call 4 67 "$display", "=============================================================" {0 0 0};
    %vpi_call 4 68 "$display", "       MIPS PIPELINE - GOLDEN MODEL VERIFICATION             " {0 0 0};
    %vpi_call 4 69 "$display", "=============================================================" {0 0 0};
    %vpi_call 4 73 "$readmemh", "expected_regs.txt", v0x616f83c8d6f0 {0 0 0};
    %vpi_call 4 80 "$display", "[INFO] System Reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616f83c8da00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616f83c8da00_0, 0, 1;
    %vpi_call 4 84 "$display", "[INFO] Simulation Started." {0 0 0};
    %delay 9000, 0;
    %vpi_call 4 91 "$display", "\000" {0 0 0};
    %vpi_call 4 92 "$display", "=============================================================" {0 0 0};
    %vpi_call 4 93 "$display", "                FINAL RESULT VERIFICATION                    " {0 0 0};
    %vpi_call 4 94 "$display", "=============================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616f83c8d7b0_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x616f83c8d7b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.1, 5;
    %ix/getv/s 4, v0x616f83c8d7b0_0;
    %load/vec4a v0x616f83c85fe0, 4;
    %ix/getv/s 4, v0x616f83c8d7b0_0;
    %load/vec4a v0x616f83c8d6f0, 4;
    %cmp/ne;
    %jmp/0xz  T_22.2, 6;
    %vpi_call 4 102 "$display", "[ERROR] Register $%0d Mismatch!", v0x616f83c8d7b0_0 {0 0 0};
    %vpi_call 4 103 "$display", "        Expected: %d", &A<v0x616f83c8d6f0, v0x616f83c8d7b0_0 > {0 0 0};
    %vpi_call 4 104 "$display", "        Actual  : %d", &A<v0x616f83c85fe0, v0x616f83c8d7b0_0 > {0 0 0};
    %load/vec4 v0x616f83c8d630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616f83c8d630_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x616f83c8d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616f83c8d7b0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %load/vec4 v0x616f83c8d630_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %vpi_call 4 112 "$display", "\000" {0 0 0};
    %vpi_call 4 113 "$display", "    ********************************************" {0 0 0};
    %vpi_call 4 114 "$display", "    * [PASS] ALL REGISTERS MATCH GOLDEN MODEL *" {0 0 0};
    %vpi_call 4 115 "$display", "    ********************************************" {0 0 0};
    %vpi_call 4 116 "$display", "\000" {0 0 0};
    %jmp T_22.5;
T_22.4 ;
    %vpi_call 4 118 "$display", "\000" {0 0 0};
    %vpi_call 4 119 "$display", "    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" {0 0 0};
    %vpi_call 4 120 "$display", "    x  [FAIL] FOUND %0d ERROR(S)               x", v0x616f83c8d630_0 {0 0 0};
    %vpi_call 4 121 "$display", "    xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" {0 0 0};
    %vpi_call 4 122 "$display", "\000" {0 0 0};
T_22.5 ;
    %vpi_call 4 126 "$fclose", v0x616f83c8d920_0 {0 0 0};
    %vpi_call 4 127 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x616f83c45870;
T_23 ;
    %wait E_0x616f83bc5060;
    %load/vec4 v0x616f83c8da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x616f83c8d3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616f83c8d3e0_0, 0, 32;
    %vpi_call 4 139 "$fdisplay", v0x616f83c8d920_0, "Cycle %0d: PC=%h | Inst=%h | PC_Branch=%h | Taken=%b", v0x616f83c8d3e0_0, v0x616f83c844f0_0, v0x616f83c88cb0_0, v0x616f83c89b40_0, v0x616f83c8a520_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "../rtl/Branch_predictor.v";
    "../rtl/Shift_Left_2.v";
    "../tb/test_top.v";
    "../rtl/Top.v";
    "../rtl/ALU_Branch.v";
    "../rtl/ALU_Control.v";
    "../rtl/ALU_Pc.v";
    "../rtl/ALU.v";
    "../rtl/BTB.v";
    "../rtl/Control_unit.v";
    "../rtl/Data_mem.v";
    "../rtl/EX_MEM.v";
    "../rtl/Enable_Branch.v";
    "../rtl/Forwarding_unit.v";
    "../rtl/Hazard_detect.v";
    "../rtl/ID_EX.v";
    "../rtl/IF_ID.v";
    "../rtl/Instruction_mem.v";
    "../rtl/MEM_WB.v";
    "../rtl/PC.v";
    "../rtl/Reg_file.v";
    "../rtl/Sign_extend.v";
    "../rtl/mux_3x1_32bit.v";
    "../rtl/mux_WB.v";
    "../rtl/adder_32bit.v";
    "../rtl/mux_2x1_32bit.v";
