// Seed: 1519673971
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  input wire id_7;
  input wire id_6;
  output reg id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  for (id_9 = id_3; id_1; id_5 = 1) begin : LABEL_0
    assign id_2 = -1 !=? id_8;
  end
  struct packed {logic [-1  *  -1 : -1] id_10;} id_11 = (id_11) != -1;
  assign id_11 = -1;
endmodule
