Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 22 16:04:09 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_disp_timing_summary_routed.rpt -pb my_disp_timing_summary_routed.pb -rpx my_disp_timing_summary_routed.rpx -warn_on_violation
| Design       : my_disp
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.257ns  (logic 5.355ns (47.570%)  route 5.902ns (52.430%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.432     4.907    SW2L_0/CN_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.152     5.059 r  SW2L_0/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.470     7.529    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.728    11.257 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.257    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.863ns  (logic 5.423ns (49.918%)  route 5.440ns (50.082%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.434     4.909    SW2L_0/CN_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.152     5.061 r  SW2L_0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.006     7.067    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.795    10.863 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.863    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.827ns  (logic 5.130ns (47.382%)  route 5.697ns (52.618%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.197     4.672    SW2L_0/CN_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.124     4.796 r  SW2L_0/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.500     7.296    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.531    10.827 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.827    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.773ns  (logic 5.219ns (48.447%)  route 5.554ns (51.553%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.432     4.907    SW2L_0/CN_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.124     5.031 r  SW2L_0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.122     7.153    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620    10.773 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.773    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.705ns  (logic 5.211ns (48.681%)  route 5.494ns (51.319%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.434     4.909    SW2L_0/CN_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.124     5.033 r  SW2L_0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.060     7.093    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612    10.705 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.705    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.468ns  (logic 5.239ns (50.051%)  route 5.229ns (49.949%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.425     4.900    SW2L_0/CN_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.124     5.024 r  SW2L_0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.803     6.828    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    10.468 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.468    AN[1]
    Y14                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.335ns  (logic 5.469ns (52.917%)  route 4.866ns (47.083%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.197     4.672    SW2L_0/CN_OBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.153     4.825 r  SW2L_0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.669     6.494    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.841    10.335 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.335    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            CN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 5.069ns (58.369%)  route 3.615ns (41.631%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           3.615     5.091    CN_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     8.684 r  CN_OBUF_inst/O
                         net (fo=0)                   0.000     8.684    CN
    W13                                                               r  CN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_num[2]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.719ns (66.868%)  route 0.852ns (33.132%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  binary_num[2] (IN)
                         net (fo=0)                   0.000     0.000    binary_num[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  binary_num_IBUF[2]_inst/O
                         net (fo=7, routed)           0.461     0.795    SW2L_0/binary_num_IBUF[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.840 r  SW2L_0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.390     1.231    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.571 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.571    AN[1]
    Y14                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_num[2]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.778ns (69.028%)  route 0.798ns (30.972%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  binary_num[2] (IN)
                         net (fo=0)                   0.000     0.000    binary_num[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  binary_num_IBUF[2]_inst/O
                         net (fo=7, routed)           0.462     0.796    SW2L_0/binary_num_IBUF[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.042     0.838 r  SW2L_0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.174    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.402     2.576 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.576    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            CN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.537ns (58.323%)  route 1.098ns (41.677%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  BTN_IBUF_inst/O
                         net (fo=8, routed)           1.098     1.341    CN_OBUF
    W13                  OBUF (Prop_obuf_I_O)         1.294     2.636 r  CN_OBUF_inst/O
                         net (fo=0)                   0.000     2.636    CN
    W13                                                               r  CN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_num[2]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.699ns (63.303%)  route 0.985ns (36.697%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  binary_num[2] (IN)
                         net (fo=0)                   0.000     0.000    binary_num[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  binary_num_IBUF[2]_inst/O
                         net (fo=7, routed)           0.449     0.783    SW2L_0/binary_num_IBUF[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.828 r  SW2L_0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.364    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.320     2.684 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.684    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_num[2]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.691ns (62.730%)  route 1.005ns (37.270%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  binary_num[2] (IN)
                         net (fo=0)                   0.000     0.000    binary_num[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  binary_num_IBUF[2]_inst/O
                         net (fo=7, routed)           0.502     0.836    SW2L_0/binary_num_IBUF[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.881 r  SW2L_0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.503     1.384    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     2.696 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.696    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_num[2]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.734ns (63.969%)  route 0.977ns (36.031%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  binary_num[2] (IN)
                         net (fo=0)                   0.000     0.000    binary_num[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  binary_num_IBUF[2]_inst/O
                         net (fo=7, routed)           0.502     0.836    SW2L_0/binary_num_IBUF[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.881 r  SW2L_0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.474     1.355    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.355     2.710 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.710    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_num[2]
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.611ns (58.074%)  route 1.163ns (41.926%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  binary_num[2] (IN)
                         net (fo=0)                   0.000     0.000    binary_num[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  binary_num_IBUF[2]_inst/O
                         net (fo=7, routed)           0.462     0.796    SW2L_0/binary_num_IBUF[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.841 r  SW2L_0/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.701     1.542    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.773 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.773    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_num[2]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.671ns (60.036%)  route 1.112ns (39.964%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  binary_num[2] (IN)
                         net (fo=0)                   0.000     0.000    binary_num[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  binary_num_IBUF[2]_inst/O
                         net (fo=7, routed)           0.449     0.783    SW2L_0/binary_num_IBUF[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.048     0.831 r  SW2L_0/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.663     1.494    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         1.289     2.783 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.783    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





