#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Development\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\va_math.vpi";
S_000000000114bba0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v00000000011ad160_0 .var "clk", 0 0;
v00000000011ac4e0_0 .net "done", 0 0, v00000000011ac760_0;  1 drivers
v00000000011ac3a0_0 .net "outv", 7 0, v00000000011ac940_0;  1 drivers
E_000000000111fd30 .event posedge, v00000000011ac760_0;
S_000000000114bd30 .scope module, "uut" "processor" 2 8, 3 1 0, S_000000000114bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "done";
    .port_info 2 /OUTPUT 8 "outv";
v00000000010d19a0_0 .var "MAX_PC", 4 0;
v00000000010d1a40_0 .var "OUTPUT_REG", 4 0;
v00000000011ac030_0 .net "clk", 0 0, v00000000011ad160_0;  1 drivers
v00000000011ac0d0_0 .var "counter", 3 0;
v00000000011ac170_0 .var "dcounter", 3 0;
v00000000011ac760_0 .var "done", 0 0;
v00000000011ac9e0_0 .var "fn", 5 0;
v00000000011ac800_0 .var "imm", 15 0;
v00000000011aca80_0 .var "instruction", 31 0;
v00000000011acc60_0 .var "inv", 0 0;
v00000000011acb20_0 .var "jimm", 25 0;
v00000000011acbc0_0 .var "opcode", 5 0;
v00000000011ac8a0_0 .net "outdat", 7 0, v00000000010d1860_0;  1 drivers
v00000000011acf80_0 .net "outins", 31 0, v0000000001124780_0;  1 drivers
v00000000011ac940_0 .var "outv", 7 0;
v00000000011ad020_0 .var "rd", 4 0;
v00000000011ac260 .array "regfl", 31 0, 7 0;
v00000000011acd00_0 .var "rs", 4 0;
v00000000011ad0c0_0 .var "rt", 4 0;
v00000000011ac620_0 .var "sh", 4 0;
v00000000011acda0_0 .var "src1", 7 0;
v00000000011ac300_0 .var "src2", 7 0;
v00000000011ace40_0 .var "state", 2 0;
v00000000011acee0_0 .var "tmp", 7 0;
E_000000000111f670 .event posedge, v00000000010dcc10_0;
S_000000000114bec0 .scope module, "uut" "insmem" 3 32, 4 1 0, S_000000000114bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "counter";
    .port_info 2 /OUTPUT 32 "instr";
v00000000010dcc10_0 .net "clk", 0 0, v00000000011ad160_0;  alias, 1 drivers
v0000000001129900_0 .net "counter", 3 0, v00000000011ac0d0_0;  1 drivers
v00000000010dee90 .array "insmemory", 10 0, 31 0;
v0000000001124780_0 .var "instr", 31 0;
E_0000000001120030 .event negedge, v00000000010dcc10_0;
S_00000000010d1630 .scope module, "uut2" "datamem" 3 33, 5 1 0, S_000000000114bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "counter";
    .port_info 2 /OUTPUT 8 "data";
v0000000001124820_0 .net "clk", 0 0, v00000000011ad160_0;  alias, 1 drivers
v00000000010d17c0_0 .net "counter", 3 0, v00000000011ac170_0;  1 drivers
v00000000010d1860_0 .var "data", 7 0;
v00000000010d1900 .array "datam", 2 0, 7 0;
    .scope S_000000000114bec0;
T_0 ;
    %wait E_0000000001120030;
    %load/vec4 v0000000001129900_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000010dee90, 4;
    %store/vec4 v0000000001124780_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000114bec0;
T_1 ;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 2348941313, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 2349006850, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 604241920, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 606404608, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 10629162, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 281018373, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 8724513, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 10692641, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 10629162, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %pushi/vec4 348192765, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010dee90, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000010dee90, 4;
    %assign/vec4 v0000000001124780_0, 0;
    %end;
    .thread T_1;
    .scope S_00000000010d1630;
T_2 ;
    %wait E_0000000001120030;
    %ix/getv 4, v00000000010d17c0_0;
    %load/vec4a v00000000010d1900, 4;
    %store/vec4 v00000000010d1860_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000010d1630;
T_3 ;
    %pushi/vec4 236, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d1900, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d1900, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010d1900, 4, 0;
    %end;
    .thread T_3;
    .scope S_000000000114bd30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011ac760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011ace40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011ac170_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000000010d19a0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v00000000010d1a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %pushi/vec4 11, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %end;
    .thread T_4;
    .scope S_000000000114bd30;
T_5 ;
    %wait E_000000000111f670;
    %load/vec4 v00000000011ace40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000011acf80_0;
    %assign/vec4 v00000000011aca80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000011ace40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000011ace40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000011aca80_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000000011acbc0_0, 0, 6;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v00000000011aca80_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000011acd00_0, 0;
    %load/vec4 v00000000011aca80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000000011ad0c0_0, 0;
    %load/vec4 v00000000011aca80_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000000011ad020_0, 0;
    %load/vec4 v00000000011aca80_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v00000000011ac620_0, 0;
    %load/vec4 v00000000011aca80_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v00000000011ac9e0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v00000000011aca80_0;
    %parti/s 8, 0, 2;
    %pad/u 26;
    %assign/vec4 v00000000011acb20_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v00000000011aca80_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000011acd00_0, 0;
    %load/vec4 v00000000011aca80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000000011ad0c0_0, 0;
    %load/vec4 v00000000011aca80_0;
    %parti/s 8, 0, 2;
    %pad/u 16;
    %assign/vec4 v00000000011ac800_0, 0;
T_5.7 ;
T_5.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000011ace40_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000011ace40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v00000000011acd00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011ac260, 4;
    %assign/vec4 v00000000011acda0_0, 0;
    %load/vec4 v00000000011ad0c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011ac260, 4;
    %assign/vec4 v00000000011ac300_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000011ace40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011acc60_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000000011ace40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v00000000011ac9e0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v00000000011acda0_0;
    %load/vec4 v00000000011ac300_0;
    %add;
    %assign/vec4 v00000000011acee0_0, 0;
    %load/vec4 v00000000011ac0d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v00000000011ac9e0_0;
    %pad/u 32;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v00000000011acda0_0;
    %load/vec4 v00000000011ac300_0;
    %cmp/s;
    %jmp/0xz  T_5.18, 5;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000000011acee0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011acee0_0, 0;
T_5.19 ;
    %load/vec4 v00000000011ac0d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v00000000011ac9e0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %load/vec4 v00000000011acda0_0;
    %pad/u 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
T_5.20 ;
T_5.17 ;
T_5.15 ;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v00000000011acb20_0;
    %pad/u 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.24, 4;
    %load/vec4 v00000000011acda0_0;
    %load/vec4 v00000000011ac300_0;
    %cmp/e;
    %jmp/0xz  T_5.26, 4;
    %load/vec4 v00000000011ac0d0_0;
    %pad/u 16;
    %load/vec4 v00000000011ac800_0;
    %add;
    %pad/u 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v00000000011ac0d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
T_5.27 ;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.28, 4;
    %load/vec4 v00000000011acda0_0;
    %load/vec4 v00000000011ac300_0;
    %cmp/ne;
    %jmp/0xz  T_5.30, 4;
    %load/vec4 v00000000011ac0d0_0;
    %pad/u 16;
    %load/vec4 v00000000011ac800_0;
    %add;
    %pad/u 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
    %jmp T_5.31;
T_5.30 ;
    %load/vec4 v00000000011ac0d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
T_5.31 ;
    %jmp T_5.29;
T_5.28 ;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.32, 4;
    %load/vec4 v00000000011acda0_0;
    %pad/u 16;
    %load/vec4 v00000000011ac800_0;
    %add;
    %pad/u 8;
    %assign/vec4 v00000000011acee0_0, 0;
    %load/vec4 v00000000011ac0d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
    %jmp T_5.33;
T_5.32 ;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_5.34, 4;
    %load/vec4 v00000000011ac800_0;
    %load/vec4 v00000000011acda0_0;
    %pad/u 16;
    %add;
    %pad/u 4;
    %assign/vec4 v00000000011ac170_0, 0;
    %load/vec4 v00000000011ac0d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
    %jmp T_5.35;
T_5.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011acc60_0, 0;
    %load/vec4 v00000000011ac0d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000011ac0d0_0, 0;
T_5.35 ;
T_5.33 ;
T_5.29 ;
T_5.25 ;
T_5.23 ;
T_5.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000011ace40_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v00000000011ace40_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.36, 4;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_5.38, 4;
    %load/vec4 v00000000011ac8a0_0;
    %assign/vec4 v00000000011acee0_0, 0;
T_5.38 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000000011ace40_0, 0;
    %jmp T_5.37;
T_5.36 ;
    %load/vec4 v00000000011ace40_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.40, 4;
    %load/vec4 v00000000011acc60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011ad020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v00000000011ad0c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.42, 8;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011ac9e0_0;
    %pad/u 32;
    %pushi/vec4 42, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011ac9e0_0;
    %pad/u 32;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.44, 8;
    %load/vec4 v00000000011acee0_0;
    %load/vec4 v00000000011ad020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
    %jmp T_5.45;
T_5.44 ;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000011acbc0_0;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.46, 4;
    %load/vec4 v00000000011acee0_0;
    %load/vec4 v00000000011ad0c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac260, 0, 4;
T_5.46 ;
T_5.45 ;
T_5.42 ;
    %load/vec4 v00000000011ac0d0_0;
    %pad/u 5;
    %load/vec4 v00000000010d19a0_0;
    %cmp/e;
    %jmp/0xz  T_5.48, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000011ace40_0, 0;
    %jmp T_5.49;
T_5.48 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011ace40_0, 0;
T_5.49 ;
    %jmp T_5.41;
T_5.40 ;
    %load/vec4 v00000000010d1a40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011ac260, 4;
    %store/vec4 v00000000011ac940_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011ac760_0, 0, 1;
T_5.41 ;
T_5.37 ;
T_5.11 ;
T_5.9 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000114bba0;
T_6 ;
    %wait E_000000000111fd30;
    %load/vec4 v00000000011ac3a0_0;
    %vpi_call 2 11 "$display", "OUTPUT_REG has %d", S<0,vec4,s8> {1 0 0};
    %delay 1, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_000000000114bba0;
T_7 ;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ad160_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011ad160_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ad160_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "A8Q2_top.v";
    "A8Q2_processor.v";
    "A8Q2_instructionmem.v";
    "A8Q2_datamem.v";
