{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522003714344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522003714345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 20:48:34 2018 " "Processing started: Sun Mar 25 20:48:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522003714345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003714345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StructuralModeling -c StructuralModeling " "Command: quartus_map --read_settings_files=on --write_settings_files=off StructuralModeling -c StructuralModeling" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003714346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522003714727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522003714727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port-beh " "Found design unit 1: serial_port-beh" {  } { { "../../serial_port/src/serial_port.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722115 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port " "Found entity 1: serial_port" {  } { { "../../serial_port/src/serial_port.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_tb-beh " "Found design unit 1: serial_port_tb-beh" {  } { { "../../serial_port/tb/serial_port_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722117 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_tb " "Found entity 1: serial_port_tb" {  } { { "../../serial_port/tb/serial_port_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_pkg " "Found design unit 1: serial_port_pkg" {  } { { "../../serial_port/src/serial_port_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_tx_fsm-beh " "Found design unit 1: serial_port_tx_fsm-beh" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722119 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_tx_fsm " "Found entity 1: serial_port_tx_fsm" {  } { { "../../serial_port/src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_tx_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_rx_fsm_tb-beh " "Found design unit 1: serial_port_rx_fsm_tb-beh" {  } { { "../../serial_port/tb/serial_port_rx_fsm_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722120 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_rx_fsm_tb " "Found entity 1: serial_port_rx_fsm_tb" {  } { { "../../serial_port/tb/serial_port_rx_fsm_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/tb/serial_port_rx_fsm_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_rx_fsm-beh " "Found design unit 1: serial_port_rx_fsm-beh" {  } { { "../../serial_port/src/serial_port_rx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722121 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_rx_fsm " "Found entity 1: serial_port_rx_fsm" {  } { { "../../serial_port/src/serial_port_rx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tb_util_pkg " "Found design unit 1: top_tb_util_pkg" {  } { { "../tb/top_tb_util_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722122 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 top_tb_util_pkg-body " "Found design unit 2: top_tb_util_pkg-body" {  } { { "../tb/top_tb_util_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb_util_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tb-beh " "Found design unit 1: top_tb-beh" {  } { { "../tb/top_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722123 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../tb/top_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/tb/top_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722125 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ltm_cntrl-beh " "Found design unit 1: ltm_cntrl-beh" {  } { { "../../graphics_controller/src/framereader/ltm_cntrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722126 ""} { "Info" "ISGN_ENTITY_NAME" "1 ltm_cntrl " "Found entity 1: ltm_cntrl" {  } { { "../../graphics_controller/src/framereader/ltm_cntrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framereader-beh " "Found design unit 1: framereader-beh" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722129 ""} { "Info" "ISGN_ENTITY_NAME" "1 framereader " "Found entity 1: framereader" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_controller_wb-beh " "Found design unit 1: sram_controller_wb-beh" {  } { { "../../graphics_controller/src/sram/sram_controller_wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722130 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_controller_wb " "Found entity 1: sram_controller_wb" {  } { { "../../graphics_controller/src/sram/sram_controller_wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_arbiter-arch " "Found design unit 1: wb_arbiter-arch" {  } { { "../../graphics_controller/src/wb_arbiter/wb_arbiter.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722131 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_arbiter " "Found entity 1: wb_arbiter" {  } { { "../../graphics_controller/src/wb_arbiter/wb_arbiter.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rasterizer_fsm-beh " "Found design unit 1: rasterizer_fsm-beh" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722133 ""} { "Info" "ISGN_ENTITY_NAME" "1 rasterizer_fsm " "Found entity 1: rasterizer_fsm" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rasterizer-struct " "Found design unit 1: rasterizer-struct" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722134 ""} { "Info" "ISGN_ENTITY_NAME" "1 rasterizer " "Found entity 1: rasterizer" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_writer-arch " "Found design unit 1: fb_writer-arch" {  } { { "../../graphics_controller/src/rasterizer/fb_writer.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722137 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_writer " "Found entity 1: fb_writer" {  } { { "../../graphics_controller/src/rasterizer/fb_writer.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_display_pkg " "Found design unit 1: seven_segment_display_pkg" {  } { { "../../seven_segment_display/src/seven_segment_display_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_tb-beh " "Found design unit 1: seven_segment_tb-beh" {  } { { "../../seven_segment_display/tb/seven_segment_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722139 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_tb " "Found entity 1: seven_segment_tb" {  } { { "../../seven_segment_display/tb/seven_segment_tb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/tb/seven_segment_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_display-beh " "Found design unit 1: seven_segment_display-beh" {  } { { "../../seven_segment_display/src/seven_segment_display.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722141 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "../../seven_segment_display/src/seven_segment_display.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/seven_segment_display/src/seven_segment_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_arbiter_pkg " "Found design unit 1: wb_arbiter_pkg" {  } { { "../../graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/wb_arbiter/wb_arbiter_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_pkg " "Found design unit 1: sram_pkg" {  } { { "../../graphics_controller/src/sram/sram_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rasterizer_pkg " "Found design unit 1: rasterizer_pkg" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framereader_pkg " "Found design unit 1: framereader_pkg" {  } { { "../../graphics_controller/src/framereader/framereader_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/touch_controller/src/touch_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/touch_controller/src/touch_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_sync_1r-beh " "Found design unit 1: rom_sync_1r-beh" {  } { { "../../rom/src/rom_sync_1r.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722148 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_sync_1r " "Found entity 1: rom_sync_1r" {  } { { "../../rom/src/rom_sync_1r.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_sync_1r.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_pkg " "Found design unit 1: rom_pkg" {  } { { "../../rom/src/rom_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rom_pkg-body " "Found design unit 2: rom_pkg-body" {  } { { "../../rom/src/rom_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/rom/src/rom_pkg.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ram-syn " "Found design unit 1: wb_ram-syn" {  } { { "../../ram/src/wb_ram.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722151 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "../../ram/src/wb_ram.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/wb_ram.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/ram_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/ram_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_pkg " "Found design unit 1: ram_pkg" {  } { { "../../ram/src/ram_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/ram_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1c1r1w-mixed " "Found design unit 1: fifo_1c1r1w-mixed" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722155 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_1c1r1w " "Found entity 1: fifo_1c1r1w" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp_ram_1c1r1w-beh " "Found design unit 1: dp_ram_1c1r1w-beh" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722158 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp_ram_1c1r1w " "Found entity 1: dp_ram_1c1r1w" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_ascii_pkg " "Found design unit 1: ps2_ascii_pkg" {  } { { "../../ps2_ascii/src/ps2_ascii_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_ascii-struct " "Found design unit 1: ps2_ascii-struct" {  } { { "../../ps2_ascii/src/ps2_ascii.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722160 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_ascii " "Found entity 1: ps2_ascii" {  } { { "../../ps2_ascii/src/ps2_ascii.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_transceiver_pkg " "Found design unit 1: ps2_transceiver_pkg" {  } { { "../../ps2/src/ps2_transceiver_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_transceiver-beh " "Found design unit 1: ps2_transceiver-beh" {  } { { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722163 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_transceiver " "Found entity 1: ps2_transceiver" {  } { { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_pkg " "Found design unit 1: ps2_pkg" {  } { { "../../ps2/src/ps2_keyboard_controller_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_controller-beh " "Found design unit 1: ps2_keyboard_controller-beh" {  } { { "../../ps2/src/ps2_keyboard_controller.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722165 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_controller " "Found entity 1: ps2_keyboard_controller" {  } { { "../../ps2/src/ps2_keyboard_controller.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 merge_fifo_pkg " "Found design unit 1: merge_fifo_pkg" {  } { { "../../merge_fifo/merge_fifo_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 merge_fifo-ARCH " "Found design unit 1: merge_fifo-ARCH" {  } { { "../../merge_fifo/merge_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722166 ""} { "Info" "ISGN_ENTITY_NAME" "1 merge_fifo " "Found entity 1: merge_fifo" {  } { { "../../merge_fifo/merge_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fwft_fifo-SYN " "Found design unit 1: alt_fwft_fifo-SYN" {  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722169 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fwft_fifo " "Found entity 1: alt_fwft_fifo" {  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_pkg " "Found design unit 1: math_pkg" {  } { { "../../math/src/math_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722170 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math_pkg-body " "Found design unit 2: math_pkg-body" {  } { { "../../math/src/math_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/math/src/math_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphics_controller_pkg " "Found design unit 1: graphics_controller_pkg" {  } { { "../../graphics_controller/src/graphics_controller_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722171 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 graphics_controller_pkg-body " "Found design unit 2: graphics_controller_pkg-body" {  } { { "../../graphics_controller/src/graphics_controller_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graphics_controller-arch " "Found design unit 1: graphics_controller-arch" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722172 ""} { "Info" "ISGN_ENTITY_NAME" "1 graphics_controller " "Found entity 1: graphics_controller" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_gcinstr_pkg " "Found design unit 1: ascii_gcinstr_pkg" {  } { { "../../ascii_gcinstr/src/ascii_gcinstr_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_gcinstr-arch " "Found design unit 1: ascii_gcinstr-arch" {  } { { "../../ascii_gcinstr/src/ascii_gcinstr.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722177 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_gcinstr " "Found entity 1: ascii_gcinstr" {  } { { "../../ascii_gcinstr/src/ascii_gcinstr.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ascii_gcinstr/src/ascii_gcinstr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_pkg " "Found design unit 1: sync_pkg" {  } { { "../../synchronizer/src/sync_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-beh " "Found design unit 1: sync-beh" {  } { { "../../synchronizer/src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722179 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../../synchronizer/src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722181 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522003722431 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex6 top.vhd(53) " "VHDL Signal Declaration warning at top.vhd(53): used implicit default value for signal \"hex6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522003722437 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex7 top.vhd(54) " "VHDL Signal Declaration warning at top.vhd(54): used implicit default value for signal \"hex7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522003722437 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[8\] top.vhd(57) " "Using initial value X (don't care) for net \"ledg\[8\]\" at top.vhd(57)" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 57 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722437 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../src/top.vhd" "pll_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722493 ""}  } { { "pll.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522003722493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:sys_reset_sync " "Elaborating entity \"sync\" for hierarchy \"sync:sys_reset_sync\"" {  } { { "../src/top.vhd" "sys_reset_sync" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_controller graphics_controller:gcntrl_inst " "Elaborating entity \"graphics_controller\" for hierarchy \"graphics_controller:gcntrl_inst\"" {  } { { "../src/top.vhd" "gcntrl_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst " "Elaborating entity \"rasterizer\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "rasterizer_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1c1r1w graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo " "Elaborating entity \"fifo_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\"" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "instruction_fifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_1c1r1w graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst " "Elaborating entity \"dp_ram_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\"" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "memory_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer_fsm graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit " "Elaborating entity \"rasterizer_fsm\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\"" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "rasterizer_unit" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fb_writer graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst " "Elaborating entity \"fb_writer\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\"" {  } { { "../../graphics_controller/src/rasterizer/rasterizer.vhd" "wb_mem_cntrl_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1c1r1w graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo " "Elaborating entity \"fifo_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\"" {  } { { "../../graphics_controller/src/rasterizer/fb_writer.vhd" "framebuffer_fifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/fb_writer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_1c1r1w graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst " "Elaborating entity \"dp_ram_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\"" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "memory_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_arbiter graphics_controller:gcntrl_inst\|wb_arbiter:the_arbiter " "Elaborating entity \"wb_arbiter\" for hierarchy \"graphics_controller:gcntrl_inst\|wb_arbiter:the_arbiter\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "the_arbiter" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_controller_wb graphics_controller:gcntrl_inst\|sram_controller_wb:sram_cntrl " "Elaborating entity \"sram_controller_wb\" for hierarchy \"graphics_controller:gcntrl_inst\|sram_controller_wb:sram_cntrl\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "sram_cntrl" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framereader graphics_controller:gcntrl_inst\|framereader:framereader_inst " "Elaborating entity \"framereader\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "framereader_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1c1r1w graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo " "Elaborating entity \"fifo_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\"" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "fifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_1c1r1w graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst " "Elaborating entity \"dp_ram_1c1r1w\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\"" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "memory_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\"" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "dcfifo_component" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\"" {  } { { "../../graphics_controller/src/framereader/framereader.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 432 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003722909 ""}  } { { "../../graphics_controller/src/framereader/framereader.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/framereader.vhd" 432 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522003722909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ifj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ifj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ifj1 " "Found entity 1: dcfifo_ifj1" {  } { { "db/dcfifo_ifj1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ifj1 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated " "Elaborating entity \"dcfifo_ifj1\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003722990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003722990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ifj1.tdf" "rdptr_g1p" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003722991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ifj1.tdf" "wrptr_g1p" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6271 " "Found entity 1: altsyncram_6271" {  } { { "db/altsyncram_6271.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_6271.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6271 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|altsyncram_6271:fifo_ram " "Elaborating entity \"altsyncram_6271\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|altsyncram_6271:fifo_ram\"" {  } { { "db/dcfifo_ifj1.tdf" "fifo_ram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_ifj1.tdf" "rs_dgwp" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_ifj1.tdf" "wraclr" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_ifj1.tdf" "ws_dgrp" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe17 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe17\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe17" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|dcfifo:dcfifo_component\|dcfifo_ifj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ifj1.tdf" "rdempty_eq_comp" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/dcfifo_ifj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltm_cntrl graphics_controller:gcntrl_inst\|ltm_cntrl:ltm " "Elaborating entity \"ltm_cntrl\" for hierarchy \"graphics_controller:gcntrl_inst\|ltm_cntrl:ltm\"" {  } { { "../../graphics_controller/src/graphics_controller.vhd" "ltm" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/graphics_controller.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_controller ps2_keyboard_controller:ps2_kbd_cntrl_inst " "Elaborating entity \"ps2_keyboard_controller\" for hierarchy \"ps2_keyboard_controller:ps2_kbd_cntrl_inst\"" {  } { { "../src/top.vhd" "ps2_kbd_cntrl_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_transceiver ps2_keyboard_controller:ps2_kbd_cntrl_inst\|ps2_transceiver:ps2_transceiver_inst " "Elaborating entity \"ps2_transceiver\" for hierarchy \"ps2_keyboard_controller:ps2_kbd_cntrl_inst\|ps2_transceiver:ps2_transceiver_inst\"" {  } { { "../../ps2/src/ps2_keyboard_controller.vhd" "ps2_transceiver_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_keyboard_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_ascii ps2_ascii:ps2_ascii_inst " "Elaborating entity \"ps2_ascii\" for hierarchy \"ps2_ascii:ps2_ascii_inst\"" {  } { { "../src/top.vhd" "ps2_ascii_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sync_1r ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst " "Elaborating entity \"rom_sync_1r\" for hierarchy \"ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\"" {  } { { "../../ps2_ascii/src/ps2_ascii.vhd" "ascii_rom_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2_ascii/src/ps2_ascii.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1c1r1w fifo_1c1r1w:ascii_buffer " "Elaborating entity \"fifo_1c1r1w\" for hierarchy \"fifo_1c1r1w:ascii_buffer\"" {  } { { "../src/top.vhd" "ascii_buffer" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_1c1r1w fifo_1c1r1w:ascii_buffer\|dp_ram_1c1r1w:memory_inst " "Elaborating entity \"dp_ram_1c1r1w\" for hierarchy \"fifo_1c1r1w:ascii_buffer\|dp_ram_1c1r1w:memory_inst\"" {  } { { "../../ram/src/fifo_1c1r1w.vhd" "memory_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_gcinstr ascii_gcinstr:ascii_gcinstr_instr " "Elaborating entity \"ascii_gcinstr\" for hierarchy \"ascii_gcinstr:ascii_gcinstr_instr\"" {  } { { "../src/top.vhd" "ascii_gcinstr_instr" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:seven_segment_display_instance " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:seven_segment_display_instance\"" {  } { { "../src/top.vhd" "seven_segment_display_instance" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port serial_port:serial_port_intz " "Elaborating entity \"serial_port\" for hierarchy \"serial_port:serial_port_intz\"" {  } { { "../src/top.vhd" "serial_port_intz" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port_rx_fsm serial_port:serial_port_intz\|serial_port_rx_fsm:rx_fsm_inst " "Elaborating entity \"serial_port_rx_fsm\" for hierarchy \"serial_port:serial_port_intz\|serial_port_rx_fsm:rx_fsm_inst\"" {  } { { "../../serial_port/src/serial_port.vhd" "rx_fsm_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723311 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_int_next serial_port_rx_fsm.vhd(189) " "VHDL Process Statement warning at serial_port_rx_fsm.vhd(189): signal \"data_int_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../serial_port/src/serial_port_rx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port_rx_fsm.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522003723314 "|top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port_tx_fsm serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst " "Elaborating entity \"serial_port_tx_fsm\" for hierarchy \"serial_port:serial_port_intz\|serial_port_tx_fsm:tx_fsm_inst\"" {  } { { "../../serial_port/src/serial_port.vhd" "tx_fsm_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/serial_port/src/serial_port.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge_fifo merge_fifo:merge_fifo_instance " "Elaborating entity \"merge_fifo\" for hierarchy \"merge_fifo:merge_fifo_instance\"" {  } { { "../src/top.vhd" "merge_fifo_instance" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fwft_fifo merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo " "Elaborating entity \"alt_fwft_fifo\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\"" {  } { { "../../merge_fifo/merge_fifo.vhd" "p0_fifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/merge_fifo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\"" {  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "scfifo_inst" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\"" {  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 56 " "Parameter \"lpm_width\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003723488 ""}  } { { "../../merge_fifo/alt_fwft_fifo.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/merge_fifo/alt_fwft_fifo.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522003723488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ka31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ka31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ka31 " "Found entity 1: scfifo_ka31" {  } { { "db/scfifo_ka31.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/scfifo_ka31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ka31 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated " "Elaborating entity \"scfifo_ka31\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rg31 " "Found entity 1: a_dpfifo_rg31" {  } { { "db/a_dpfifo_rg31.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rg31 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo " "Elaborating entity \"a_dpfifo_rg31\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\"" {  } { { "db/scfifo_ka31.tdf" "dpfifo" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/scfifo_ka31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p7h1 " "Found entity 1: altsyncram_p7h1" {  } { { "db/altsyncram_p7h1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_p7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p7h1 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|altsyncram_p7h1:FIFOram " "Elaborating entity \"altsyncram_p7h1\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|altsyncram_p7h1:FIFOram\"" {  } { { "db/a_dpfifo_rg31.tdf" "FIFOram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rg31.tdf" "almost_full_comparer" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_rg31.tdf" "three_comparison" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rg31.tdf" "rd_ptr_msb" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_rg31.tdf" "usedw_counter" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003723774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003723774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"merge_fifo:merge_fifo_instance\|alt_fwft_fifo:p0_fifo\|scfifo:scfifo_inst\|scfifo_ka31:auto_generated\|a_dpfifo_rg31:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_rg31.tdf" "wr_ptr" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_dpfifo_rg31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003723775 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred RAM node \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1522003724838 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred RAM node \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1522003724844 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred RAM node \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1522003724857 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "serial_port:serial_port_intz\|fifo_1c1r1w:rx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram " "RAM logic \"serial_port:serial_port_intz\|fifo_1c1r1w:rx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "ram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1522003724868 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fifo_1c1r1w:ascii_buffer\|dp_ram_1c1r1w:memory_inst\|ram " "RAM logic \"fifo_1c1r1w:ascii_buffer\|dp_ram_1c1r1w:memory_inst\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "ram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1522003724868 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "serial_port:serial_port_intz\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram " "RAM logic \"serial_port:serial_port_intz\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../../ram/src/dp_ram_1c1r1w.vhd" "ram" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/dp_ram_1c1r1w.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1522003724868 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1522003724868 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif " "Parameter INIT_FILE set to db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 35 " "Parameter WIDTH_A set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 35 " "Parameter WIDTH_B set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif " "Parameter INIT_FILE set to db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif " "Parameter INIT_FILE set to db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE StructuralModeling.top0.rtl.mif " "Parameter INIT_FILE set to StructuralModeling.top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522003726574 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003726574 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1522003726574 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003726576 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1522003726576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fifo_1c1r1w:instruction_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 56 " "Parameter \"WIDTH_A\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 56 " "Parameter \"WIDTH_B\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3e36f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726618 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522003726618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bko1 " "Found entity 1: altsyncram_bko1" {  } { { "db/altsyncram_bko1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_bko1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003726665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003726665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|fb_writer:wb_mem_cntrl_inst\|fifo_1c1r1w:framebuffer_fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 35 " "Parameter \"WIDTH_A\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 35 " "Parameter \"WIDTH_B\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif " "Parameter \"INIT_FILE\" = \"db/StructuralModeling.ram0_dp_ram_1c1r1w_3b3ecf41.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726679 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522003726679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glo1 " "Found entity 1: altsyncram_glo1" {  } { { "db/altsyncram_glo1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_glo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003726723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003726723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|framereader:framereader_inst\|fifo_1c1r1w:fifo\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif " "Parameter \"INIT_FILE\" = \"db/StructuralModeling.ram0_dp_ram_1c1r1w_6959b039.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522003726736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_upo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_upo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_upo1 " "Found entity 1: altsyncram_upo1" {  } { { "db/altsyncram_upo1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_upo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003726779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003726779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"ps2_ascii:ps2_ascii_inst\|rom_sync_1r:ascii_rom_inst\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE StructuralModeling.top0.rtl.mif " "Parameter \"INIT_FILE\" = \"StructuralModeling.top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726791 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522003726791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5f01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5f01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5f01 " "Found entity 1: altsyncram_5f01" {  } { { "db/altsyncram_5f01.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/altsyncram_5f01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003726828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003726828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522003726861 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522003726861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003726977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003726977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003726990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522003727026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003727026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|altshift:external_latency_ffs graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"graphics_controller:gcntrl_inst\|rasterizer:rasterizer_inst\|rasterizer_fsm:rasterizer_unit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003727046 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../graphics_controller/src/rasterizer/rasterizer_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/rasterizer/rasterizer_fsm.vhd" 144 -1 0 } } { "../../graphics_controller/src/sram/sram_controller_wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" 181 -1 0 } } { "../../graphics_controller/src/sram/sram_controller_wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/sram/sram_controller_wb.vhd" 50 -1 0 } } { "../../graphics_controller/src/framereader/ltm_cntrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" 26 -1 0 } } { "../../graphics_controller/src/framereader/ltm_cntrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/graphics_controller/src/framereader/ltm_cntrl.vhd" 27 -1 0 } } { "../../ram/src/fifo_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ram/src/fifo_1c1r1w.vhd" 67 -1 0 } } { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 366 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_677.tdf" 33 2 0 } } { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 45 -1 0 } } { "../../ps2/src/ps2_transceiver.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/ps2/src/ps2_transceiver.vhd" 46 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_2lc.tdf" 33 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_677.tdf" 47 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/quartus/db/a_graycounter_2lc.tdf" 47 2 0 } } { "../../synchronizer/src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/synchronizer/src/sync.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1522003727431 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1522003727431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[0\] GND " "Pin \"hex6\[0\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[1\] GND " "Pin \"hex6\[1\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[2\] GND " "Pin \"hex6\[2\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[3\] GND " "Pin \"hex6\[3\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[4\] GND " "Pin \"hex6\[4\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[5\] GND " "Pin \"hex6\[5\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[6\] GND " "Pin \"hex6\[6\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[0\] GND " "Pin \"hex7\[0\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] GND " "Pin \"hex7\[2\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[3\] GND " "Pin \"hex7\[3\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[4\] GND " "Pin \"hex7\[4\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[5\] GND " "Pin \"hex7\[5\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] GND " "Pin \"hex7\[6\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sda GND " "Pin \"sda\" is stuck at GND" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522003728802 "|top|sda"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522003728802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522003728960 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522003730813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522003731338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522003731338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[1\] " "No output dependent on input pin \"keys\[1\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|keys[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[3\] " "No output dependent on input pin \"keys\[3\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|keys[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[16\] " "No output dependent on input pin \"switches\[16\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[17\] " "No output dependent on input pin \"switches\[17\]\"" {  } { { "../src/top.vhd" "" { Text "/homes/d01304470/Documents/DDCA/lab_exercise_template(Exercise Source code)/top/src/top.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522003731698 "|top|switches[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522003731698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3899 " "Implemented 3899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522003731699 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522003731699 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1522003731699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3428 " "Implemented 3428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522003731699 ""} { "Info" "ICUT_CUT_TM_RAMS" "307 " "Implemented 307 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522003731699 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522003731699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522003731699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1228 " "Peak virtual memory: 1228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522003731753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 20:48:51 2018 " "Processing ended: Sun Mar 25 20:48:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522003731753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522003731753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522003731753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522003731753 ""}
