// Seed: 1472454114
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  rtran id_8 (id_3, id_6, id_4 + 1'b0);
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    output tri id_5,
    input tri1 id_6
);
  wire id_8;
  tri  id_9 = 1;
  xor (id_5, id_8, id_3, id_2, id_9, id_4, id_1);
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8
  );
endmodule
