
# 1.0.0
- Simple signal-level RTL
- Synchonous and combinatoral logic
- Simple scalar variable and port types
- Extern component with support for Verilog 
  - fileset(s)
  - bind support

# 1.1.0
- Signal bundles

# 1.2.0
- Mediated method interactions 
- Packet-driven TLM

# 1.3.0
- Register model
- Dependencies (?)

# 
- Variadic ports / multi-bind ports
  - 
- 

# 1.4.0
- Actions

# 1.5.0
- Resources

# 1.6.0
- 

# 1.5.0
- Constraints and randomization
- Type Factories