{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 00:19:27 2017 " "Info: Processing started: Tue Aug 29 00:19:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Random -c Random --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Random -c Random --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[1\] register count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[7\] 386.1 MHz 2.59 ns Internal " "Info: Clock \"clk\" has Internal fmax of 386.1 MHz between source register \"count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[1\]\" and destination register \"count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[7\]\" (period= 2.59 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.376 ns + Longest register register " "Info: + Longest register to register delay is 2.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[1\] 1 REG LCFF_X24_Y35_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y35_N19; Fanout = 5; REG Node = 'count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_sqi.tdf" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/db/cntr_sqi.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.438 ns) 0.962 ns detect_0:inst3\|lpm_compare:lpm_compare_component\|cmpr_omi:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X24_Y35_N4 1 " "Info: 2: + IC(0.524 ns) + CELL(0.438 ns) = 0.962 ns; Loc. = LCCOMB_X24_Y35_N4; Fanout = 1; COMB Node = 'detect_0:inst3\|lpm_compare:lpm_compare_component\|cmpr_omi:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_omi.tdf" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/db/cmpr_omi.tdf" 29 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 1.489 ns detect_0:inst3\|lpm_compare:lpm_compare_component\|cmpr_omi:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X24_Y35_N14 8 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 1.489 ns; Loc. = LCCOMB_X24_Y35_N14; Fanout = 8; COMB Node = 'detect_0:inst3\|lpm_compare:lpm_compare_component\|cmpr_omi:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0]~1 detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_omi.tdf" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/db/cmpr_omi.tdf" 29 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.659 ns) 2.376 ns count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[7\] 4 REG LCFF_X24_Y35_N31 4 " "Info: 4: + IC(0.228 ns) + CELL(0.659 ns) = 2.376 ns; Loc. = LCFF_X24_Y35_N31; Fanout = 4; REG Node = 'count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0] count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_sqi.tdf" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/db/cntr_sqi.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.372 ns ( 57.74 % ) " "Info: Total cell delay = 1.372 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.004 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0]~1 detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0] count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.376 ns" { count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] {} detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0]~1 {} detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0] {} count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] {} } { 0.000ns 0.524ns 0.252ns 0.228ns } { 0.000ns 0.438ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.693 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[7\] 3 REG LCFF_X24_Y35_N31 4 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N31; Fanout = 4; REG Node = 'count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_sqi.tdf" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/db/cntr_sqi.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.693 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[1\] 3 REG LCFF_X24_Y35_N19 5 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N19; Fanout = 5; REG Node = 'count8:inst2\|lpm_counter:lpm_counter_component\|cntr_sqi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_sqi.tdf" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/db/cntr_sqi.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_sqi.tdf" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/db/cntr_sqi.tdf" 82 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_sqi.tdf" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/db/cntr_sqi.tdf" 82 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0]~1 detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0] count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.376 ns" { count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] {} detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0]~1 {} detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0] {} count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] {} } { 0.000ns 0.524ns 0.252ns 0.228ns } { 0.000ns 0.438ns 0.275ns 0.659ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] enable clk 0.011 ns register " "Info: tsu for register \"regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"enable\", clock pin = \"clk\") is 0.011 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.740 ns + Longest pin register " "Info: + Longest pin to register delay is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns enable 1 PIN PIN_C13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 416 168 336 432 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.660 ns) 2.740 ns regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LCFF_X24_Y35_N1 1 " "Info: 2: + IC(1.101 ns) + CELL(0.660 ns) = 2.740 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 1; REG Node = 'regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { enable regout:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 59.82 % ) " "Info: Total cell delay = 1.639 ns ( 59.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.101 ns ( 40.18 % ) " "Info: Total interconnect delay = 1.101 ns ( 40.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { enable regout:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { enable {} enable~combout {} regout:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.101ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.693 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X24_Y35_N1 1 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 1; REG Node = 'regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl regout:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl regout:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} regout:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { enable regout:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { enable {} enable~combout {} regout:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.101ns } { 0.000ns 0.979ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl regout:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} regout:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk RANDOM\[7\] regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 9.634 ns register " "Info: tco from clock \"clk\" to destination pin \"RANDOM\[7\]\" through register \"regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 9.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.694 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X25_Y35_N17 1 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X25_Y35_N17; Fanout = 1; REG Node = 'regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk~clkctrl regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clk clk~clkctrl regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clk {} clk~combout {} clk~clkctrl {} regout:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.690 ns + Longest register pin " "Info: + Longest register to pin delay is 6.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X25_Y35_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y35_N17; Fanout = 1; REG Node = 'regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.058 ns) + CELL(2.632 ns) 6.690 ns RANDOM\[7\] 2 PIN PIN_K23 0 " "Info: 2: + IC(4.058 ns) + CELL(2.632 ns) = 6.690 ns; Loc. = PIN_K23; Fanout = 0; PIN Node = 'RANDOM\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { regout:inst1|lpm_ff:lpm_ff_component|dffs[7] RANDOM[7] } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 360 808 984 376 "RANDOM\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 39.34 % ) " "Info: Total cell delay = 2.632 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.058 ns ( 60.66 % ) " "Info: Total interconnect delay = 4.058 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { regout:inst1|lpm_ff:lpm_ff_component|dffs[7] RANDOM[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.690 ns" { regout:inst1|lpm_ff:lpm_ff_component|dffs[7] {} RANDOM[7] {} } { 0.000ns 4.058ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clk clk~clkctrl regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clk {} clk~combout {} clk~clkctrl {} regout:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { regout:inst1|lpm_ff:lpm_ff_component|dffs[7] RANDOM[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.690 ns" { regout:inst1|lpm_ff:lpm_ff_component|dffs[7] {} RANDOM[7] {} } { 0.000ns 4.058ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] enable clk 0.228 ns register " "Info: th for register \"regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"enable\", clock pin = \"clk\") is 0.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.694 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 352 144 312 368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X25_Y35_N17 1 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X25_Y35_N17; Fanout = 1; REG Node = 'regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk~clkctrl regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clk clk~clkctrl regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clk {} clk~combout {} clk~clkctrl {} regout:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.732 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns enable 1 PIN PIN_C13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Random.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/Random.bdf" { { 416 168 336 432 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.660 ns) 2.732 ns regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X25_Y35_N17 1 " "Info: 2: + IC(1.093 ns) + CELL(0.660 ns) = 2.732 ns; Loc. = LCFF_X25_Y35_N17; Fanout = 1; REG Node = 'regout:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { enable regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 59.99 % ) " "Info: Total cell delay = 1.639 ns ( 59.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 40.01 % ) " "Info: Total interconnect delay = 1.093 ns ( 40.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { enable regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { enable {} enable~combout {} regout:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.093ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clk clk~clkctrl regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clk {} clk~combout {} clk~clkctrl {} regout:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { enable regout:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { enable {} enable~combout {} regout:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.093ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 00:19:27 2017 " "Info: Processing ended: Tue Aug 29 00:19:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
