Timing Violation Report Min Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 19:26:25 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB_ABCDEI_FGHJ[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:D
  Delay (ns):              0.464
  Slack (ns):             -4.268
  Arrival (ns):            0.963
  Required (ns):           5.231
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB_ABCDEI_FGHJ[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:D
  Delay (ns):              0.468
  Slack (ns):             -4.252
  Arrival (ns):            0.968
  Required (ns):           5.220
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB_ABCDEI_FGHJ[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:D
  Delay (ns):              0.585
  Slack (ns):             -4.158
  Arrival (ns):            1.073
  Required (ns):           5.231
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/PD4BU:D
  Delay (ns):              0.685
  Slack (ns):             -4.078
  Arrival (ns):            1.173
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BU:D
  Delay (ns):              0.710
  Slack (ns):             -4.053
  Arrival (ns):            1.198
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 6
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/PD4BC:D
  Delay (ns):              0.711
  Slack (ns):             -4.052
  Arrival (ns):            1.199
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 7
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:D
  Delay (ns):              0.734
  Slack (ns):             -3.998
  Arrival (ns):            1.222
  Required (ns):           5.220
  Operating Conditions:    WORST

Path 8
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:D
  Delay (ns):              0.740
  Slack (ns):             -3.981
  Arrival (ns):            1.239
  Required (ns):           5.220
  Operating Conditions:    WORST

Path 9
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BU:D
  Delay (ns):              0.840
  Slack (ns):             -3.912
  Arrival (ns):            1.339
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 10
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/PD4BC:D
  Delay (ns):              0.841
  Slack (ns):             -3.911
  Arrival (ns):            1.340
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 11
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[7]:D
  Delay (ns):              0.852
  Slack (ns):             -3.900
  Arrival (ns):            1.351
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 12
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/PD4BU:D
  Delay (ns):              0.853
  Slack (ns):             -3.899
  Arrival (ns):            1.352
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 13
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/PD4BU:D
  Delay (ns):              0.854
  Slack (ns):             -3.898
  Arrival (ns):            1.353
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 14
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BU:D
  Delay (ns):              0.868
  Slack (ns):             -3.884
  Arrival (ns):            1.367
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 15
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/PD4BC:D
  Delay (ns):              0.870
  Slack (ns):             -3.882
  Arrival (ns):            1.369
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 16
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:D
  Delay (ns):              0.922
  Slack (ns):             -3.799
  Arrival (ns):            1.421
  Required (ns):           5.220
  Operating Conditions:    WORST

Path 17
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[7]:D
  Delay (ns):              1.050
  Slack (ns):             -3.713
  Arrival (ns):            1.538
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 18
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[7]:D
  Delay (ns):              1.141
  Slack (ns):             -3.611
  Arrival (ns):            1.640
  Required (ns):           5.251
  Operating Conditions:    WORST

Path 19
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[5]:D
  Delay (ns):              1.146
  Slack (ns):             -3.579
  Arrival (ns):            1.634
  Required (ns):           5.213
  Operating Conditions:    WORST

Path 20
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[6]:D
  Delay (ns):              1.148
  Slack (ns):             -3.568
  Arrival (ns):            1.636
  Required (ns):           5.204
  Operating Conditions:    WORST

Path 21
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[5]:D
  Delay (ns):              1.210
  Slack (ns):             -3.504
  Arrival (ns):            1.709
  Required (ns):           5.213
  Operating Conditions:    WORST

Path 22
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[6]:D
  Delay (ns):              1.212
  Slack (ns):             -3.493
  Arrival (ns):            1.711
  Required (ns):           5.204
  Operating Conditions:    WORST

Path 23
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[6]:D
  Delay (ns):              1.375
  Slack (ns):             -3.330
  Arrival (ns):            1.874
  Required (ns):           5.204
  Operating Conditions:    WORST

Path 24
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[5]:D
  Delay (ns):              1.403
  Slack (ns):             -3.311
  Arrival (ns):            1.902
  Required (ns):           5.213
  Operating Conditions:    WORST

Path 25
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[2]:D
  Delay (ns):              1.577
  Slack (ns):             -3.172
  Arrival (ns):            2.065
  Required (ns):           5.237
  Operating Conditions:    WORST

Path 26
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.656
  Slack (ns):             -3.161
  Arrival (ns):            1.656
  Required (ns):           4.817
  Operating Conditions:    WORST

Path 27
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[1]:D
  Delay (ns):              1.580
  Slack (ns):             -3.160
  Arrival (ns):            2.068
  Required (ns):           5.228
  Operating Conditions:    WORST

Path 28
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.656
  Slack (ns):             -3.154
  Arrival (ns):            1.656
  Required (ns):           4.810
  Operating Conditions:    WORST

Path 29
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[3]:D
  Delay (ns):              1.709
  Slack (ns):             -3.040
  Arrival (ns):            2.197
  Required (ns):           5.237
  Operating Conditions:    WORST

Path 30
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[0]:D
  Delay (ns):              1.712
  Slack (ns):             -3.028
  Arrival (ns):            2.200
  Required (ns):           5.228
  Operating Conditions:    WORST

Path 31
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              2.084
  Slack (ns):             -2.653
  Arrival (ns):            2.583
  Required (ns):           5.236
  Operating Conditions:    WORST

Path 32
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK
  To:   CAEN_LINK_instance/I_conet_interf/irq1:D
  Delay (ns):              2.073
  Slack (ns):             -2.634
  Arrival (ns):            2.694
  Required (ns):           5.328
  Operating Conditions:    WORST

Path 33
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              2.289
  Slack (ns):             -2.459
  Arrival (ns):            2.777
  Required (ns):           5.236
  Operating Conditions:    WORST

Path 34
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.301
  Slack (ns):             -2.446
  Arrival (ns):            2.789
  Required (ns):           5.235
  Operating Conditions:    WORST

Path 35
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              2.385
  Slack (ns):             -2.352
  Arrival (ns):            2.884
  Required (ns):           5.236
  Operating Conditions:    WORST

Path 36
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.385
  Slack (ns):             -2.351
  Arrival (ns):            2.884
  Required (ns):           5.235
  Operating Conditions:    WORST

Path 37
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.435
  Slack (ns):             -2.301
  Arrival (ns):            2.934
  Required (ns):           5.235
  Operating Conditions:    WORST

Path 38
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.915
  Slack (ns):             -1.555
  Arrival (ns):            5.099
  Required (ns):           6.654
  Operating Conditions:    WORST

Path 39
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              1.211
  Slack (ns):             -1.257
  Arrival (ns):            5.397
  Required (ns):           6.654
  Operating Conditions:    WORST

Path 40
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              1.289
  Slack (ns):             -1.190
  Arrival (ns):            5.473
  Required (ns):           6.663
  Operating Conditions:    WORST

Path 41
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              1.291
  Slack (ns):             -1.180
  Arrival (ns):            5.475
  Required (ns):           6.655
  Operating Conditions:    WORST

Path 42
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              1.359
  Slack (ns):             -1.111
  Arrival (ns):            5.543
  Required (ns):           6.654
  Operating Conditions:    WORST

Path 43
  From: RAM_D[30]
  To:   rod_sniffer_instance/ssram_Ds[30]:D
  Delay (ns):              0.721
  Slack (ns):             -0.736
  Arrival (ns):            3.721
  Required (ns):           4.457
  Operating Conditions:    WORST

Path 44
  From: RAM_D[27]
  To:   rod_sniffer_instance/ssram_Ds[27]:D
  Delay (ns):              0.719
  Slack (ns):             -0.735
  Arrival (ns):            3.719
  Required (ns):           4.454
  Operating Conditions:    WORST

Path 45
  From: RAM_D[26]
  To:   rod_sniffer_instance/ssram_Ds[26]:D
  Delay (ns):              0.722
  Slack (ns):             -0.735
  Arrival (ns):            3.722
  Required (ns):           4.457
  Operating Conditions:    WORST

Path 46
  From: RAM_D[31]
  To:   rod_sniffer_instance/ssram_Ds[31]:D
  Delay (ns):              0.720
  Slack (ns):             -0.733
  Arrival (ns):            3.720
  Required (ns):           4.453
  Operating Conditions:    WORST

Path 47
  From: RAM_D[23]
  To:   rod_sniffer_instance/ssram_Ds[23]:D
  Delay (ns):              0.719
  Slack (ns):             -0.732
  Arrival (ns):            3.719
  Required (ns):           4.451
  Operating Conditions:    WORST

Path 48
  From: RAM_D[29]
  To:   rod_sniffer_instance/ssram_Ds[29]:D
  Delay (ns):              0.724
  Slack (ns):             -0.728
  Arrival (ns):            3.724
  Required (ns):           4.452
  Operating Conditions:    WORST

Path 49
  From: RAM_D[28]
  To:   rod_sniffer_instance/ssram_Ds[28]:D
  Delay (ns):              0.727
  Slack (ns):             -0.728
  Arrival (ns):            3.727
  Required (ns):           4.455
  Operating Conditions:    WORST

Path 50
  From: RAM_D[25]
  To:   rod_sniffer_instance/ssram_Ds[25]:D
  Delay (ns):              0.724
  Slack (ns):             -0.727
  Arrival (ns):            3.724
  Required (ns):           4.451
  Operating Conditions:    WORST

Path 51
  From: RAM_D[19]
  To:   rod_sniffer_instance/ssram_Ds[19]:D
  Delay (ns):              0.722
  Slack (ns):             -0.727
  Arrival (ns):            3.722
  Required (ns):           4.449
  Operating Conditions:    WORST

Path 52
  From: RAM_D[18]
  To:   rod_sniffer_instance/ssram_Ds[18]:D
  Delay (ns):              0.725
  Slack (ns):             -0.727
  Arrival (ns):            3.725
  Required (ns):           4.452
  Operating Conditions:    WORST

Path 53
  From: RAM_D[15]
  To:   rod_sniffer_instance/ssram_Ds[15]:D
  Delay (ns):              0.722
  Slack (ns):             -0.725
  Arrival (ns):            3.722
  Required (ns):           4.447
  Operating Conditions:    WORST

Path 54
  From: RAM_D[14]
  To:   rod_sniffer_instance/ssram_Ds[14]:D
  Delay (ns):              0.725
  Slack (ns):             -0.725
  Arrival (ns):            3.725
  Required (ns):           4.450
  Operating Conditions:    WORST

Path 55
  From: RAM_D[11]
  To:   rod_sniffer_instance/ssram_Ds[11]:D
  Delay (ns):              0.721
  Slack (ns):             -0.723
  Arrival (ns):            3.721
  Required (ns):           4.444
  Operating Conditions:    WORST

Path 56
  From: RAM_D[10]
  To:   rod_sniffer_instance/ssram_Ds[10]:D
  Delay (ns):              0.725
  Slack (ns):             -0.722
  Arrival (ns):            3.725
  Required (ns):           4.447
  Operating Conditions:    WORST

Path 57
  From: RAM_D[16]
  To:   rod_sniffer_instance/ssram_Ds[16]:D
  Delay (ns):              0.729
  Slack (ns):             -0.721
  Arrival (ns):            3.729
  Required (ns):           4.450
  Operating Conditions:    WORST

Path 58
  From: RAM_D[7]
  To:   rod_sniffer_instance/ssram_Ds[7]:D
  Delay (ns):              0.723
  Slack (ns):             -0.719
  Arrival (ns):            3.723
  Required (ns):           4.442
  Operating Conditions:    WORST

Path 59
  From: RAM_D[24]
  To:   rod_sniffer_instance/ssram_Ds[24]:D
  Delay (ns):              0.733
  Slack (ns):             -0.719
  Arrival (ns):            3.733
  Required (ns):           4.452
  Operating Conditions:    WORST

Path 60
  From: RAM_D[6]
  To:   rod_sniffer_instance/ssram_Ds[6]:D
  Delay (ns):              0.726
  Slack (ns):             -0.718
  Arrival (ns):            3.726
  Required (ns):           4.444
  Operating Conditions:    WORST

Path 61
  From: RAM_D[17]
  To:   rod_sniffer_instance/ssram_Ds[17]:D
  Delay (ns):              0.729
  Slack (ns):             -0.718
  Arrival (ns):            3.729
  Required (ns):           4.447
  Operating Conditions:    WORST

Path 62
  From: RAM_D[8]
  To:   rod_sniffer_instance/ssram_Ds[8]:D
  Delay (ns):              0.729
  Slack (ns):             -0.716
  Arrival (ns):            3.729
  Required (ns):           4.445
  Operating Conditions:    WORST

Path 63
  From: RAM_D[12]
  To:   rod_sniffer_instance/ssram_Ds[12]:D
  Delay (ns):              0.731
  Slack (ns):             -0.716
  Arrival (ns):            3.731
  Required (ns):           4.447
  Operating Conditions:    WORST

Path 64
  From: RAM_D[9]
  To:   rod_sniffer_instance/ssram_Ds[9]:D
  Delay (ns):              0.727
  Slack (ns):             -0.715
  Arrival (ns):            3.727
  Required (ns):           4.442
  Operating Conditions:    WORST

Path 65
  From: RAM_D[4]
  To:   rod_sniffer_instance/ssram_Ds[4]:D
  Delay (ns):              0.731
  Slack (ns):             -0.712
  Arrival (ns):            3.731
  Required (ns):           4.443
  Operating Conditions:    WORST

Path 66
  From: RAM_D[5]
  To:   rod_sniffer_instance/ssram_Ds[5]:D
  Delay (ns):              0.729
  Slack (ns):             -0.710
  Arrival (ns):            3.729
  Required (ns):           4.439
  Operating Conditions:    WORST

Path 67
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.460
  Slack (ns):             -0.669
  Arrival (ns):            4.623
  Required (ns):           5.292
  Operating Conditions:    WORST

Path 68
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.453
  Slack (ns):             -0.666
  Arrival (ns):            4.626
  Required (ns):           5.292
  Operating Conditions:    WORST

Path 69
  From: RAM_D[3]
  To:   rod_sniffer_instance/ssram_Ds[3]:D
  Delay (ns):              0.733
  Slack (ns):             -0.664
  Arrival (ns):            3.733
  Required (ns):           4.397
  Operating Conditions:    WORST

Path 70
  From: RAM_D[2]
  To:   rod_sniffer_instance/ssram_Ds[2]:D
  Delay (ns):              0.736
  Slack (ns):             -0.664
  Arrival (ns):            3.736
  Required (ns):           4.400
  Operating Conditions:    WORST

Path 71
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.450
  Slack (ns):             -0.661
  Arrival (ns):            4.622
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 72
  From: RAM_D[32]
  To:   rod_sniffer_instance/ssram_Ds[32]:D
  Delay (ns):              0.728
  Slack (ns):             -0.652
  Arrival (ns):            3.728
  Required (ns):           4.380
  Operating Conditions:    WORST

Path 73
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.453
  Slack (ns):             -0.650
  Arrival (ns):            4.591
  Required (ns):           5.241
  Operating Conditions:    WORST

Path 74
  From: RAM_D[0]
  To:   rod_sniffer_instance/ssram_Ds[0]:D
  Delay (ns):              0.744
  Slack (ns):             -0.645
  Arrival (ns):            3.744
  Required (ns):           4.389
  Operating Conditions:    WORST

Path 75
  From: RAM_D[1]
  To:   rod_sniffer_instance/ssram_Ds[1]:D
  Delay (ns):              0.743
  Slack (ns):             -0.643
  Arrival (ns):            3.743
  Required (ns):           4.386
  Operating Conditions:    WORST

Path 76
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.450
  Slack (ns):             -0.614
  Arrival (ns):            4.587
  Required (ns):           5.201
  Operating Conditions:    WORST

Path 77
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.453
  Slack (ns):             -0.593
  Arrival (ns):            4.624
  Required (ns):           5.217
  Operating Conditions:    WORST

Path 78
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.450
  Slack (ns):             -0.587
  Arrival (ns):            4.620
  Required (ns):           5.207
  Operating Conditions:    WORST

Path 79
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.571
  Slack (ns):             -0.583
  Arrival (ns):            4.735
  Required (ns):           5.318
  Operating Conditions:    WORST

Path 80
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.461
  Slack (ns):             -0.576
  Arrival (ns):            4.631
  Required (ns):           5.207
  Operating Conditions:    WORST

Path 81
  From: RAM_D[22]
  To:   rod_sniffer_instance/ssram_Ds[22]:D
  Delay (ns):              0.843
  Slack (ns):             -0.562
  Arrival (ns):            3.843
  Required (ns):           4.405
  Operating Conditions:    WORST

Path 82
  From: RAM_D[20]
  To:   rod_sniffer_instance/ssram_Ds[20]:D
  Delay (ns):              0.851
  Slack (ns):             -0.551
  Arrival (ns):            3.851
  Required (ns):           4.402
  Operating Conditions:    WORST

Path 83
  From: RAM_D[21]
  To:   rod_sniffer_instance/ssram_Ds[21]:D
  Delay (ns):              0.856
  Slack (ns):             -0.534
  Arrival (ns):            3.856
  Required (ns):           4.390
  Operating Conditions:    WORST

Path 84
  From: RAM_D[13]
  To:   rod_sniffer_instance/ssram_Ds[13]:D
  Delay (ns):              0.861
  Slack (ns):             -0.517
  Arrival (ns):            3.861
  Required (ns):           4.378
  Operating Conditions:    WORST

Path 85
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.757
  Slack (ns):             -0.388
  Arrival (ns):            4.930
  Required (ns):           5.318
  Operating Conditions:    WORST

Path 86
  From: GBTx_interface_instance/busy_from_trm_d2:CLK
  To:   ident_coreinst/IICE_INST/mdiclink_reg[9]:D
  Delay (ns):              0.444
  Slack (ns):             -0.178
  Arrival (ns):            3.438
  Required (ns):           3.616
  Operating Conditions:  TYPICAL

Path 87
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/rptr_gray[7]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[7]:D
  Delay (ns):              0.404
  Slack (ns):             -0.162
  Arrival (ns):            3.427
  Required (ns):           3.589
  Operating Conditions:  TYPICAL

Path 88
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.405
  Slack (ns):             -0.160
  Arrival (ns):            3.433
  Required (ns):           3.593
  Operating Conditions:  TYPICAL

Path 89
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/rptr_gray[8]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[8]:D
  Delay (ns):              0.402
  Slack (ns):             -0.159
  Arrival (ns):            3.423
  Required (ns):           3.582
  Operating Conditions:  TYPICAL

Path 90
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.407
  Slack (ns):             -0.159
  Arrival (ns):            3.426
  Required (ns):           3.585
  Operating Conditions:  TYPICAL

Path 91
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              0.894
  Slack (ns):             -0.159
  Arrival (ns):            4.489
  Required (ns):           4.648
  Operating Conditions:  TYPICAL

Path 92
  From: GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.483
  Slack (ns):             -0.107
  Arrival (ns):            3.494
  Required (ns):           3.601
  Operating Conditions:  TYPICAL

Path 93
  From: GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.507
  Slack (ns):             -0.101
  Arrival (ns):            3.526
  Required (ns):           3.627
  Operating Conditions:  TYPICAL

Path 94
  From: GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.391
  Slack (ns):             -0.100
  Arrival (ns):            2.755
  Required (ns):           2.855
  Operating Conditions:     BEST

Path 95
  From: GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.521
  Slack (ns):             -0.099
  Arrival (ns):            3.529
  Required (ns):           3.628
  Operating Conditions:  TYPICAL

Path 96
  From: GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.398
  Slack (ns):             -0.090
  Arrival (ns):            2.762
  Required (ns):           2.852
  Operating Conditions:     BEST

Path 97
  From: GBTx_interface_instance/state_pattern[19]:CLK
  To:   ident_coreinst/IICE_INST/mdiclink_reg[36]:D
  Delay (ns):              0.410
  Slack (ns):             -0.086
  Arrival (ns):            2.746
  Required (ns):           2.832
  Operating Conditions:     BEST

Path 98
  From: GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.404
  Slack (ns):             -0.081
  Arrival (ns):            2.768
  Required (ns):           2.849
  Operating Conditions:     BEST

Path 99
  From: GBTx_interface_instance/state_pattern[7]:CLK
  To:   ident_coreinst/IICE_INST/mdiclink_reg[24]:D
  Delay (ns):              0.424
  Slack (ns):             -0.072
  Arrival (ns):            2.760
  Required (ns):           2.832
  Operating Conditions:     BEST

Path 100
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/rptr_gray[6]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[6]:D
  Delay (ns):              0.401
  Slack (ns):             -0.064
  Arrival (ns):            2.756
  Required (ns):           2.820
  Operating Conditions:     BEST

