0.7
2020.2
May 22 2025
00:13:55
C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sim_1/new/tb_control.v,1756660268,systemVerilog,,,,tb_control,,uvm,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sources_1/new/Control.v,1756660190,systemVerilog,,C:/Users/Austin Shu/32-bit_CPU/32-bit_CPU.srcs/sim_1/new/tb_control.v,,Control,,uvm,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
