{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538304290217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538304290222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 18:44:49 2018 " "Processing started: Sun Sep 30 18:44:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538304290222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304290222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ethernet_10g -c Ethernet_10g " "Command: quartus_sta Ethernet_10g -c Ethernet_10g" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304290222 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1538304291165 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304293996 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304293996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304294106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304294106 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_pcs10gbaser " "Entity csr_pcs10gbaser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tbv1 " "Entity dcfifo_tbv1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538304296801 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296801 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296890 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538304296943 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538304296944 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538304296947 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538304296948 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538304296949 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538304296950 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296950 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304296961 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc " "Reading SDC File: 'ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297150 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC_50_B3B OSC_50_B3B " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC_50_B3B OSC_50_B3B" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 1.551 -waveform \{0.000 0.775\} -name pll_ref_clk_sig pll_ref_clk_sig " "create_clock -period 1.551 -waveform \{0.000 0.775\} -name pll_ref_clk_sig pll_ref_clk_sig" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.193 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.193 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 5 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 10 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 20 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1b\} -divide_by 40 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 8 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 8 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|refiqclk1\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|refiqclk1\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 40 -multiply_by 2 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 40 -multiply_by 2 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 40 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 40 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 66 -multiply_by 32 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 66 -multiply_by 32 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1538304297163 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297163 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297165 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " "create_clock -period 1.000 -name SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538304297269 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297269 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304297343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297343 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297390 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1538304297400 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1538304297492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1538304297733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.932 " "Worst-case setup slack is -1.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.932            -120.605 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -1.932            -120.605 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.872              -1.872 OSC_50_B3B  " "   -1.872              -1.872 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 pll_ref_clk_sig  " "    1.521               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    1.996               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.343               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.343               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.723               0.000 n/a  " "   12.723               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.125               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.149               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.195               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 OSC_50_B3B  " "    0.889               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref_clk_sig  " "    1.250               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.157               0.000 n/a  " "   16.157               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.641 " "Worst-case recovery slack is 3.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.641               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    3.641               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.346 " "Worst-case removal slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.346               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -42.735 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -0.394             -42.735 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 pll_ref_clk_sig  " "    0.301               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.801               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.801               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.935               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.322               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.322               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.409               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.409               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 OSC_50_B3B  " "    9.400               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304297870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304297870 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 61 " "Number of Synchronizer Chains Found: 61" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.344 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.344" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.367 ns " "Worst Case Available Settling Time: 10.367 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304298001 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304298001 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1538304298020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304298159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304305427 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304306333 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304306333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304306335 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1538304306527 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304306527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.814 " "Worst-case setup slack is -1.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814            -112.607 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -1.814            -112.607 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452              -1.452 OSC_50_B3B  " "   -1.452              -1.452 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 pll_ref_clk_sig  " "    1.521               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.075               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.075               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.492               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.492               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.771               0.000 n/a  " "   12.771               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304306533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.189               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.216               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 OSC_50_B3B  " "    0.633               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref_clk_sig  " "    1.250               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.205               0.000 n/a  " "   16.205               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304306574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.904 " "Worst-case recovery slack is 3.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.904               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    3.904               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304306591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.402 " "Worst-case removal slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.402               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304306612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -42.701 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -0.394             -42.701 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 pll_ref_clk_sig  " "    0.301               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.776               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.776               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.936               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.936               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.375               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.375               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.417               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.417               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.350               0.000 OSC_50_B3B  " "    9.350               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304306625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304306625 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 61 " "Number of Synchronizer Chains Found: 61" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.344 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.344" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.564 ns " "Worst Case Available Settling Time: 10.564 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304306693 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304306693 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1538304306719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304307350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304312508 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304313100 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304313100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304313101 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1538304313139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304313139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.176 " "Worst-case setup slack is -1.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176              -1.176 OSC_50_B3B  " "   -1.176              -1.176 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.997             -47.349 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -0.997             -47.349 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 pll_ref_clk_sig  " "    1.521               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.812               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    3.812               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.981               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.981               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.674               0.000 n/a  " "   14.674               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304313152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.085               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.102               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.105               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849               0.000 OSC_50_B3B  " "    0.849               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref_clk_sig  " "    1.250               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.528               0.000 n/a  " "   14.528               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304313215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.543 " "Worst-case recovery slack is 4.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.543               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    4.543               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304313239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.243 " "Worst-case removal slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.243               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304313262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.096 " "Worst-case minimum pulse width slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 pll_ref_clk_sig  " "    0.301               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.880               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.880               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.925               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.925               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.381               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.381               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.651               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.651               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.726               0.000 OSC_50_B3B  " "    9.726               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304313271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304313271 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 61 " "Number of Synchronizer Chains Found: 61" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.344 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.344" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.161 ns " "Worst Case Available Settling Time: 11.161 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304313353 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304313353 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1538304313374 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538304314377 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304314377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304314379 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1538304314415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304314415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.059 " "Worst-case setup slack is -1.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059              -1.059 OSC_50_B3B  " "   -1.059              -1.059 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882             -40.258 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "   -0.882             -40.258 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521               0.000 pll_ref_clk_sig  " "    1.521               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.945               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    3.945               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.103               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.103               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.914               0.000 n/a  " "   14.914               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304314427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.092               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.135               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.150               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 OSC_50_B3B  " "    0.725               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_ref_clk_sig  " "    1.250               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.366               0.000 n/a  " "   14.366               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304314466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.703 " "Worst-case recovery slack is 4.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.703               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    4.703               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304314488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.276 " "Worst-case removal slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    0.276               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304314513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.096 " "Worst-case minimum pulse width slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.096               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]  " "    0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 pll_ref_clk_sig  " "    0.301               0.000 pll_ref_clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    0.775               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.599               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.879               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    1.879               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.925               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.925               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.449               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk  " "    2.449               0.000 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.670               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.670               0.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.725               0.000 OSC_50_B3B  " "    9.725               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538304314526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304314526 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 61 synchronizer chains. " "Report Metastability: Found 61 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 61 " "Number of Synchronizer Chains Found: 61" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.344 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.344" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.381 ns " "Worst Case Available Settling Time: 11.381 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538304314593 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304314593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304315967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304315970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5941 " "Peak virtual memory: 5941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538304316220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 18:45:16 2018 " "Processing ended: Sun Sep 30 18:45:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538304316220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538304316220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538304316220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1538304316220 ""}
