From the example in

http://www.asic-world.com/tidbits/verilog_fsm.html
