# 32-bit RISC-V-single-cycle-core-V

![phpdEw2W1](https://github.com/user-attachments/assets/55cd774c-676e-4f7c-af00-d3840ec959f6)


# simulation result in modelsim 
![Picture4](https://github.com/user-attachments/assets/93d7ce93-7a31-47d5-b041-d56229fc03e6)
![Picture5](https://github.com/user-attachments/assets/378ae09b-517f-414a-9bfa-93a784195bce)
![Picture6](https://github.com/user-attachments/assets/108ecebe-6ce1-4b0b-ba3a-fdb390026553)
![Picture7](https://github.com/user-attachments/assets/bd42f8e1-adad-425e-89f8-493bbf85e033)
![Picture8](https://github.com/user-attachments/assets/ad954030-862a-4fc0-8bf1-6d9018afbcfc)
![Picture9](https://github.com/user-attachments/assets/5f23d96a-5d00-4e19-8a27-f6e0df042e79)
![Picture10](https://github.com/user-attachments/assets/2e7fb96d-c1b3-4af7-a806-9be127e3899f)
![Picture11](https://github.com/user-attachments/assets/4989da1c-168f-4310-a335-aa03714320d3)
![Picture12](https://github.com/user-attachments/assets/464415c7-893b-414e-ae1b-0b346262924b)








