{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631200997992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631200997994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  9 17:23:17 2021 " "Processing started: Thu Sep  9 17:23:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631200997994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631200997994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631200997995 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631200998251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631200998833 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631200998833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631200998833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-fuckyou " "Found design unit 1: Register_File-fuckyou" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/Register_File.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631200998835 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/Register_File.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631200998835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631200998835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-bitch " "Found design unit 1: Datapath-bitch" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/Datapath.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631200998836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631200998836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631200998836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631200998912 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Datapath.vhd(112) " "VHDL Process Statement warning at Datapath.vhd(112): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/Datapath.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200998918 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum Datapath.vhd(114) " "VHDL Process Statement warning at Datapath.vhd(114): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/Datapath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200998918 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum Datapath.vhd(122) " "VHDL Process Statement warning at Datapath.vhd(122): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/Datapath.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200998918 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:rf\"" {  } { { "Datapath.vhd" "rf" { Text "/home/morgan/git/IL2203/Lab2/Datapath.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631200998943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:sweden_is_great " "Elaborating entity \"ALU\" for hierarchy \"ALU:sweden_is_great\"" {  } { { "Datapath.vhd" "sweden_is_great" { Text "/home/morgan/git/IL2203/Lab2/Datapath.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631200999388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OP ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"OP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999390 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_u ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"A_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999390 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_u ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"B_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999390 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_u ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"A_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999390 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_u ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"B_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999390 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999390 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999390 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999390 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999391 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999391 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999391 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(67) " "VHDL Process Statement warning at ALU.vhd(67): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999391 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(69) " "VHDL Process Statement warning at ALU.vhd(69): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999391 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_rtl ALU.vhd(75) " "VHDL Process Statement warning at ALU.vhd(75): signal \"sum_rtl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999391 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_rtl ALU.vhd(77) " "VHDL Process Statement warning at ALU.vhd(77): signal \"sum_rtl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999391 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_or ALU.vhd(77) " "VHDL Process Statement warning at ALU.vhd(77): signal \"sum_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999391 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_or ALU.vhd(79) " "VHDL Process Statement warning at ALU.vhd(79): signal \"sum_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999392 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_rtl ALU.vhd(79) " "VHDL Process Statement warning at ALU.vhd(79): signal \"sum_rtl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999392 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_rtl ALU.vhd(82) " "VHDL Process Statement warning at ALU.vhd(82): signal \"sum_rtl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999392 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(85) " "VHDL Process Statement warning at ALU.vhd(85): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999392 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(85) " "VHDL Process Statement warning at ALU.vhd(85): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999392 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_rtl ALU.vhd(85) " "VHDL Process Statement warning at ALU.vhd(85): signal \"sum_rtl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1631200999392 "|Datapath|ALU:sweden_is_great"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum_or ALU.vhd(47) " "VHDL Process Statement warning at ALU.vhd(47): inferring latch(es) for signal or variable \"sum_or\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1631200999392 "|Datapath|ALU:sweden_is_great"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_or\[1\] ALU.vhd(47) " "Inferred latch for \"sum_or\[1\]\" at ALU.vhd(47)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631200999393 "|Datapath|ALU:sweden_is_great"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_or\[2\] ALU.vhd(47) " "Inferred latch for \"sum_or\[2\]\" at ALU.vhd(47)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631200999393 "|Datapath|ALU:sweden_is_great"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_or\[3\] ALU.vhd(47) " "Inferred latch for \"sum_or\[3\]\" at ALU.vhd(47)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631200999393 "|Datapath|ALU:sweden_is_great"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_or\[4\] ALU.vhd(47) " "Inferred latch for \"sum_or\[4\]\" at ALU.vhd(47)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631200999394 "|Datapath|ALU:sweden_is_great"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_or\[5\] ALU.vhd(47) " "Inferred latch for \"sum_or\[5\]\" at ALU.vhd(47)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631200999394 "|Datapath|ALU:sweden_is_great"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_or\[6\] ALU.vhd(47) " "Inferred latch for \"sum_or\[6\]\" at ALU.vhd(47)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631200999394 "|Datapath|ALU:sweden_is_great"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_or\[7\] ALU.vhd(47) " "Inferred latch for \"sum_or\[7\]\" at ALU.vhd(47)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631200999394 "|Datapath|ALU:sweden_is_great"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_or\[8\] ALU.vhd(47) " "Inferred latch for \"sum_or\[8\]\" at ALU.vhd(47)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab2/ALU.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631200999394 "|Datapath|ALU:sweden_is_great"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1631201005208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631201008356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631201008356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6404 " "Implemented 6404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631201008707 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631201008707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6347 " "Implemented 6347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631201008707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631201008707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631201008720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  9 17:23:28 2021 " "Processing ended: Thu Sep  9 17:23:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631201008720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631201008720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631201008720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631201008720 ""}
