Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 20 21:50:52 2022
| Host         : EECS-DIGITAL-22 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (28)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cam_clk_in_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.897        0.000                      0                 8491       -0.036       -0.096                      4                 8491        3.000        0.000                       0                  2779  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.897        0.000                      0                 8491       -0.036       -0.096                      4                 8491        6.712        0.000                       0                  2775  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.036ns,  Total Violation       -0.096ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 genblk1[1].filterm/mconv/g_shift1[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            genblk1[1].filterm/mconv/g_out_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.015ns  (logic 7.000ns (49.946%)  route 7.015ns (50.054%))
  Logic Levels:           19  (CARRY4=11 LUT3=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_gen/clkout1_buf/O
                         net (fo=2774, estimated)     1.794    -0.830    genblk1[1].filterm/mconv/clk_out1
    SLICE_X61Y32         FDRE                                         r  genblk1[1].filterm/mconv/g_shift1[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  genblk1[1].filterm/mconv/g_shift1[-1111111110]/Q
                         net (fo=3, estimated)        1.203     0.792    genblk1[1].filterm/mconv/g_shift1[-_n_0_1111111110]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.299     1.091 r  genblk1[1].filterm/mconv/g_shift1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.091    genblk1[1].filterm/mconv/g_shift1_carry_i_7_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.321 r  genblk1[1].filterm/mconv/g_shift1_carry/O[1]
                         net (fo=2, estimated)        0.777     2.098    genblk1[1].filterm/mconv/g_shift1_carry_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.306     2.404 r  genblk1[1].filterm/mconv/g_shift1__17_carry_i_3/O
                         net (fo=1, routed)           0.000     2.404    genblk1[1].filterm/mconv/g_shift1__17_carry_i_3_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.634 r  genblk1[1].filterm/mconv/g_shift1__17_carry/O[1]
                         net (fo=2, estimated)        0.777     3.411    genblk1[1].filterm/mconv/g_shift1__17_carry_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.306     3.717 r  genblk1[1].filterm/mconv/g_shift1__37_carry_i_3/O
                         net (fo=1, routed)           0.000     3.717    genblk1[1].filterm/mconv/g_shift1__37_carry_i_3_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.295 r  genblk1[1].filterm/mconv/g_shift1__37_carry/O[2]
                         net (fo=2, estimated)        0.601     4.896    genblk1[1].filterm/mconv/g_shift1__37_carry_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.301     5.197 r  genblk1[1].filterm/mconv/g_shift1__59_carry_i_2/O
                         net (fo=1, routed)           0.000     5.197    genblk1[1].filterm/mconv/g_shift1__59_carry_i_2_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.577 r  genblk1[1].filterm/mconv/g_shift1__59_carry/CO[3]
                         net (fo=1, estimated)        0.000     5.577    genblk1[1].filterm/mconv/g_shift1__59_carry_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.796 r  genblk1[1].filterm/mconv/g_shift1__59_carry__0/O[0]
                         net (fo=2, estimated)        0.444     6.240    genblk1[1].filterm/mconv/g_shift1__59_carry__0_n_7
    SLICE_X59Y34         LUT3 (Prop_lut3_I2_O)        0.295     6.535 r  genblk1[1].filterm/mconv/g_shift1__83_carry_i_1/O
                         net (fo=1, routed)           0.000     6.535    genblk1[1].filterm/mconv/g_shift1__83_carry_i_1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.936 r  genblk1[1].filterm/mconv/g_shift1__83_carry/CO[3]
                         net (fo=1, estimated)        0.000     6.936    genblk1[1].filterm/mconv/g_shift1__83_carry_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.158 r  genblk1[1].filterm/mconv/g_shift1__83_carry__0/O[0]
                         net (fo=2, estimated)        0.518     7.676    genblk1[1].filterm/mconv/g_shift1__83_carry__0_n_7
    SLICE_X58Y35         LUT3 (Prop_lut3_I2_O)        0.299     7.975 r  genblk1[1].filterm/mconv/g_shift1__106_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.975    genblk1[1].filterm/mconv/g_shift1__106_carry__0_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.205 r  genblk1[1].filterm/mconv/g_shift1__106_carry__0/O[1]
                         net (fo=2, estimated)        0.713     8.918    genblk1[1].filterm/mconv/g_shift1__106_carry__0_n_6
    SLICE_X57Y37         LUT3 (Prop_lut3_I2_O)        0.306     9.224 r  genblk1[1].filterm/mconv/g_shift1__131_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.224    genblk1[1].filterm/mconv/g_shift1__131_carry__0_i_1_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.864 r  genblk1[1].filterm/mconv/g_shift1__131_carry__0/O[3]
                         net (fo=1, estimated)        0.505    10.369    genblk1[1].filterm/mconv/C__0[7]
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    11.051 r  genblk1[1].filterm/mconv/g_shift1__156_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    11.051    genblk1[1].filterm/mconv/g_shift1__156_carry__0_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.374 r  genblk1[1].filterm/mconv/g_shift1__156_carry__1/O[1]
                         net (fo=1, estimated)        0.995    12.369    genblk1[1].filterm/mconv/g_shift1[9]
    SLICE_X55Y38         LUT3 (Prop_lut3_I2_O)        0.334    12.703 r  genblk1[1].filterm/mconv/g_out_reg[5]_srl2_i_1/O
                         net (fo=1, estimated)        0.482    13.185    genblk1[1].filterm/mconv/g_out_reg[5]_srl2_i_1_n_0
    SLICE_X50Y39         SRL16E                                       r  genblk1[1].filterm/mconv/g_out_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    10.563 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633    12.196    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_gen/clkout1_buf/O
                         net (fo=2774, estimated)     1.674    13.961    genblk1[1].filterm/mconv/clk_out1
    SLICE_X50Y39         SRL16E                                       r  genblk1[1].filterm/mconv/g_out_reg[5]_srl2/CLK
                         clock pessimism              0.489    14.450    
                         clock uncertainty           -0.130    14.320    
    SLICE_X50Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.238    14.082    genblk1[1].filterm/mconv/g_out_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  0.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.036ns  (arrival time - required time)
  Source:                 genblk1[2].filterm/mconv/r_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            genblk1[2].filterm/mconv/line_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_gen/clkout1_buf/O
                         net (fo=2774, estimated)     0.565    -0.563    genblk1[2].filterm/mconv/clk_out1
    SLICE_X47Y55         FDRE                                         r  genblk1[2].filterm/mconv/r_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  genblk1[2].filterm/mconv/r_out_reg[0]/Q
                         net (fo=1, estimated)        0.226    -0.196    genblk1[2].filterm/mconv/r_out[0]
    SLICE_X47Y48         FDRE                                         r  genblk1[2].filterm/mconv/line_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_gen/clkout1_buf/O
                         net (fo=2774, estimated)     0.907    -0.745    genblk1[2].filterm/mconv/clk_out1
    SLICE_X47Y48         FDRE                                         r  genblk1[2].filterm/mconv/line_out_reg[11]/C
                         clock pessimism              0.520    -0.226    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.066    -0.160    genblk1[2].filterm/mconv/line_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                 -0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         15.385      11.501     DSP48_X2Y26      mirror_m/pixel_addr_out_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y59     crosshair_pipe_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y59     crosshair_pipe_reg[2]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKFBIN



