# Synopsys Design Constraints Format

# clock definition
create_clock -name clk -period 2200.0 [get_ports clk]

# input delays
set_input_delay 0.0 [get_ports x185140] -clock clk
set_input_delay 0.0 [get_ports x6157] -clock clk
set_input_delay 0.0 [get_ports x5961] -clock clk
set_input_delay 0.0 [get_ports x5143] -clock clk
set_input_delay 0.0 [get_ports x3360] -clock clk
set_input_delay 0.0 [get_ports x3320] -clock clk
set_input_delay 0.0 [get_ports x2767] -clock clk
set_input_delay 0.0 [get_ports x5850] -clock clk
set_input_delay 0.0 [get_ports x185135] -clock clk
set_input_delay 0.0 [get_ports x3300] -clock clk
set_input_delay 0.0 [get_ports x3849] -clock clk
set_input_delay 0.0 [get_ports x3613] -clock clk
set_input_delay 0.0 [get_ports x5722] -clock clk
set_input_delay 0.0 [get_ports x3022] -clock clk
set_input_delay 0.0 [get_ports x6102] -clock clk
set_input_delay 0.0 [get_ports x2098] -clock clk
set_input_delay 0.0 [get_ports x3133] -clock clk
set_input_delay 0.0 [get_ports x2214] -clock clk
set_input_delay 0.0 [get_ports x5077] -clock clk
set_input_delay 0.0 [get_ports x2400] -clock clk
set_input_delay 0.0 [get_ports x3558] -clock clk
set_input_delay 0.0 [get_ports x3249] -clock clk
set_input_delay 0.0 [get_ports x185132] -clock clk
set_input_delay 0.0 [get_ports x3653] -clock clk
set_input_delay 0.0 [get_ports x3338] -clock clk
set_input_delay 0.0 [get_ports x6327] -clock clk
set_input_delay 0.0 [get_ports x1459] -clock clk
set_input_delay 0.0 [get_ports x3314] -clock clk
set_input_delay 0.0 [get_ports x6303] -clock clk
set_input_delay 0.0 [get_ports x4851] -clock clk
set_input_delay 0.0 [get_ports x185138] -clock clk
set_input_delay 0.0 [get_ports x3606] -clock clk
set_input_delay 0.0 [get_ports x6282] -clock clk
set_input_delay 0.0 [get_ports x4359] -clock clk
set_input_delay 0.0 [get_ports x6028] -clock clk
set_input_delay 0.0 [get_ports x1418] -clock clk
set_input_delay 0.0 [get_ports x3889] -clock clk
set_input_delay 0.0 [get_ports x3599] -clock clk
set_input_delay 0.0 [get_ports x2890] -clock clk
set_input_delay 0.0 [get_ports x2278] -clock clk
set_input_delay 0.0 [get_ports x5647] -clock clk
set_input_delay 0.0 [get_ports x5548] -clock clk
set_input_delay 0.0 [get_ports x3534] -clock clk
set_input_delay 0.0 [get_ports x4781] -clock clk
set_input_delay 0.0 [get_ports x2648] -clock clk
set_input_delay 0.0 [get_ports x2531] -clock clk
set_input_delay 0.0 [get_ports x6577] -clock clk
set_input_delay 0.0 [get_ports x3307] -clock clk
set_input_delay 0.0 [get_ports x2333] -clock clk
set_input_delay 0.0 [get_ports x5003] -clock clk
set_input_delay 0.0 [get_ports x3949] -clock clk
set_input_delay 0.0 [get_ports x5225] -clock clk
set_input_delay 0.0 [get_ports x1865] -clock clk
set_input_delay 0.0 [get_ports x185141] -clock clk
set_input_delay 0.0 [get_ports x185137] -clock clk
set_input_delay 0.0 [get_ports x6599] -clock clk
set_input_delay 0.0 [get_ports x4117] -clock clk
set_input_delay 0.0 [get_ports x3588] -clock clk
set_input_delay 0.0 [get_ports x1598] -clock clk
set_input_delay 0.0 [get_ports x185130] -clock clk
set_input_delay 0.0 [get_ports x3638] -clock clk
set_input_delay 0.0 [get_ports x1974] -clock clk
set_input_delay 0.0 [get_ports x4041] -clock clk
set_input_delay 0.0 [get_ports x185133] -clock clk
set_input_delay 0.0 [get_ports x6351] -clock clk
set_input_delay 0.0 [get_ports x4285] -clock clk
set_input_delay 0.0 [get_ports x1792] -clock clk
set_input_delay 0.0 [get_ports x3327] -clock clk
set_input_delay 0.0 [get_ports x5790] -clock clk
set_input_delay 0.0 [get_ports x3867] -clock clk
set_input_delay 0.0 [get_ports x4587] -clock clk
set_input_delay 0.0 [get_ports x4937] -clock clk
set_input_delay 0.0 [get_ports x1503] -clock clk
set_input_delay 0.0 [get_ports x185134] -clock clk
set_input_delay 0.0 [get_ports x6445] -clock clk
set_input_delay 0.0 [get_ports x185142] -clock clk
set_input_delay 0.0 [get_ports x6401] -clock clk
set_input_delay 0.0 [get_ports x185136] -clock clk
set_input_delay 0.0 [get_ports x2826] -clock clk
set_input_delay 0.0 [get_ports x3733] -clock clk
set_input_delay 0.0 [get_ports x5601] -clock clk
set_input_delay 0.0 [get_ports x185131] -clock clk
set_input_delay 0.0 [get_ports x5901] -clock clk
set_input_delay 0.0 [get_ports x3645] -clock clk
set_input_delay 0.0 [get_ports x2165] -clock clk
set_input_delay 0.0 [get_ports x3772] -clock clk
set_input_delay 0.0 [get_ports x1660] -clock clk
set_input_delay 0.0 [get_ports x6198] -clock clk
set_input_delay 0.0 [get_ports x2968] -clock clk
set_input_delay 0.0 [get_ports x6186] -clock clk
set_input_delay 0.0 [get_ports x3349] -clock clk
set_input_delay 0.0 [get_ports x3621] -clock clk
set_input_delay 0.0 [get_ports x3683] -clock clk
set_input_delay 0.0 [get_ports x4694] -clock clk
set_input_delay 0.0 [get_ports x2707] -clock clk
set_input_delay 0.0 [get_ports x3828] -clock clk
set_input_delay 0.0 [get_ports x6252] -clock clk
set_input_delay 0.0 [get_ports x6220] -clock clk
set_input_delay 0.0 [get_ports x3574] -clock clk
set_input_delay 0.0 [get_ports x5427] -clock clk
set_input_delay 0.0 [get_ports x2027] -clock clk
set_input_delay 0.0 [get_ports x185129] -clock clk
set_input_delay 0.0 [get_ports x4209] -clock clk
set_input_delay 0.0 [get_ports x6531] -clock clk
set_input_delay 0.0 [get_ports x185139] -clock clk
set_input_delay 0.0 [get_ports x5289] -clock clk
set_input_delay 0.0 [get_ports x1911] -clock clk
set_input_delay 0.0 [get_ports x3194] -clock clk
set_input_delay 0.0 [get_ports x2589] -clock clk
set_input_delay 0.0 [get_ports x6264] -clock clk
set_input_delay 0.0 [get_ports x6241] -clock clk
set_input_delay 0.0 [get_ports x3071] -clock clk
set_input_delay 0.0 [get_ports x5498] -clock clk
set_input_delay 0.0 [get_ports x5364] -clock clk
set_input_delay 0.0 [get_ports x3565] -clock clk
set_input_delay 0.0 [get_ports x3858] -clock clk
set_input_delay 0.0 [get_ports x1743] -clock clk
set_input_delay 0.0 [get_ports x4520] -clock clk
set_input_delay 0.0 [get_ports x4449] -clock clk
set_input_delay 0.0 [get_ports x1547] -clock clk
set_input_delay 0.0 [get_ports x3507] -clock clk
set_input_delay 0.0 [get_ports x3698] -clock clk
set_input_delay 0.0 [get_ports x6496] -clock clk
set_input_delay 0.0 [get_ports x2477] -clock clk
set_input_delay 0.0 [get_ports x185128] -clock clk
set_input_delay 0.0 [get_ports x3632] -clock clk
set_input_delay 0.0 [get_ports x3390] -clock clk

# input drivers
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185140] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6157] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5961] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5143] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3360] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3320] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2767] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5850] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185135] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3300] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3849] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3613] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5722] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3022] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6102] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2098] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3133] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2214] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5077] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2400] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3558] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3249] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185132] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3653] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3338] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6327] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1459] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3314] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6303] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4851] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185138] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3606] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6282] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4359] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6028] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1418] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3889] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3599] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2890] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2278] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5647] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5548] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3534] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4781] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2648] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2531] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6577] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3307] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2333] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5003] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3949] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5225] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1865] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185141] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185137] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6599] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4117] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3588] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1598] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185130] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3638] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1974] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4041] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185133] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6351] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4285] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1792] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3327] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5790] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3867] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4587] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4937] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1503] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185134] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6445] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185142] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6401] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185136] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2826] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3733] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5601] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185131] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5901] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3645] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2165] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3772] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1660] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6198] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2968] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6186] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3349] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3621] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3683] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4694] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2707] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3828] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6252] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6220] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3574] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5427] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2027] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185129] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4209] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6531] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185139] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5289] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1911] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3194] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2589] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6264] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6241] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3071] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5498] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x5364] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3565] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3858] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1743] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4520] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x4449] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x1547] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3507] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3698] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x6496] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x2477] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x185128] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3632] -input_transition_fall 5.0 -input_transition_rise 5.0
set_driving_cell -lib_cell in01f80 -pin o [get_ports x3390] -input_transition_fall 5.0 -input_transition_rise 5.0

# output delays
set_output_delay 220.0 [get_ports x19] -clock clk
set_output_delay 220.0 [get_ports x715] -clock clk
set_output_delay 220.0 [get_ports x916] -clock clk
set_output_delay 220.0 [get_ports x465] -clock clk
set_output_delay 220.0 [get_ports x91] -clock clk
set_output_delay 220.0 [get_ports x329] -clock clk
set_output_delay 220.0 [get_ports x293] -clock clk
set_output_delay 220.0 [get_ports x86] -clock clk
set_output_delay 220.0 [get_ports x1161] -clock clk
set_output_delay 220.0 [get_ports x507] -clock clk
set_output_delay 220.0 [get_ports x936] -clock clk
set_output_delay 220.0 [get_ports x962] -clock clk
set_output_delay 220.0 [get_ports x355] -clock clk
set_output_delay 220.0 [get_ports x39] -clock clk
set_output_delay 220.0 [get_ports x1329] -clock clk
set_output_delay 220.0 [get_ports x381] -clock clk
set_output_delay 220.0 [get_ports x143] -clock clk
set_output_delay 220.0 [get_ports x348] -clock clk
set_output_delay 220.0 [get_ports x257] -clock clk
set_output_delay 220.0 [get_ports x1192] -clock clk
set_output_delay 220.0 [get_ports x480] -clock clk
set_output_delay 220.0 [get_ports x1215] -clock clk
set_output_delay 220.0 [get_ports x1113] -clock clk
set_output_delay 220.0 [get_ports x277] -clock clk
set_output_delay 220.0 [get_ports x447] -clock clk
set_output_delay 220.0 [get_ports x948] -clock clk
set_output_delay 220.0 [get_ports x316] -clock clk
set_output_delay 220.0 [get_ports x1290] -clock clk
set_output_delay 220.0 [get_ports x1134] -clock clk
set_output_delay 220.0 [get_ports x1121] -clock clk
set_output_delay 220.0 [get_ports x111] -clock clk
set_output_delay 220.0 [get_ports x420] -clock clk
set_output_delay 220.0 [get_ports x921] -clock clk
set_output_delay 220.0 [get_ports x1248] -clock clk
set_output_delay 220.0 [get_ports x101] -clock clk
set_output_delay 220.0 [get_ports x1262] -clock clk
set_output_delay 220.0 [get_ports x784] -clock clk
set_output_delay 220.0 [get_ports x33] -clock clk
set_output_delay 220.0 [get_ports x682] -clock clk
set_output_delay 220.0 [get_ports x957] -clock clk
set_output_delay 220.0 [get_ports x427] -clock clk
set_output_delay 220.0 [get_ports x1074] -clock clk
set_output_delay 220.0 [get_ports x1402] -clock clk
set_output_delay 220.0 [get_ports x1384] -clock clk
set_output_delay 220.0 [get_ports x1274] -clock clk
set_output_delay 220.0 [get_ports x1153] -clock clk
set_output_delay 220.0 [get_ports x906] -clock clk
set_output_delay 220.0 [get_ports x472] -clock clk
set_output_delay 220.0 [get_ports x1357] -clock clk
set_output_delay 220.0 [get_ports x1240] -clock clk
set_output_delay 220.0 [get_ports x1104] -clock clk
set_output_delay 220.0 [get_ports x454] -clock clk
set_output_delay 220.0 [get_ports x244] -clock clk
set_output_delay 220.0 [get_ports x941] -clock clk
set_output_delay 220.0 [get_ports x494] -clock clk
set_output_delay 220.0 [get_ports x401] -clock clk
set_output_delay 220.0 [get_ports x769] -clock clk
set_output_delay 220.0 [get_ports x73] -clock clk
set_output_delay 220.0 [get_ports x297] -clock clk
set_output_delay 220.0 [get_ports x589] -clock clk
set_output_delay 220.0 [get_ports x268] -clock clk
set_output_delay 220.0 [get_ports x1343] -clock clk
set_output_delay 220.0 [get_ports x126] -clock clk
set_output_delay 220.0 [get_ports x341] -clock clk
set_output_delay 220.0 [get_ports x1029] -clock clk
set_output_delay 220.0 [get_ports x926] -clock clk
set_output_delay 220.0 [get_ports x1231] -clock clk
set_output_delay 220.0 [get_ports x1197] -clock clk
set_output_delay 220.0 [get_ports x132] -clock clk
set_output_delay 220.0 [get_ports x1170] -clock clk
set_output_delay 220.0 [get_ports x1066] -clock clk
set_output_delay 220.0 [get_ports x871] -clock clk
set_output_delay 220.0 [get_ports x198] -clock clk
set_output_delay 220.0 [get_ports x374] -clock clk
set_output_delay 220.0 [get_ports x121] -clock clk
set_output_delay 220.0 [get_ports x304] -clock clk
set_output_delay 220.0 [get_ports x813] -clock clk
set_output_delay 220.0 [get_ports x1298] -clock clk
set_output_delay 220.0 [get_ports x798] -clock clk
set_output_delay 220.0 [get_ports x1142] -clock clk
set_output_delay 220.0 [get_ports x80] -clock clk
set_output_delay 220.0 [get_ports x1010] -clock clk
set_output_delay 220.0 [get_ports x747] -clock clk
set_output_delay 220.0 [get_ports x182] -clock clk
set_output_delay 220.0 [get_ports x911] -clock clk
set_output_delay 220.0 [get_ports x555] -clock clk
set_output_delay 220.0 [get_ports x157] -clock clk
set_output_delay 220.0 [get_ports x1313] -clock clk
set_output_delay 220.0 [get_ports x637] -clock clk
set_output_delay 220.0 [get_ports x1370] -clock clk
set_output_delay 220.0 [get_ports x898] -clock clk
set_output_delay 220.0 [get_ports x223] -clock clk
set_output_delay 220.0 [get_ports x65] -clock clk
set_output_delay 220.0 [get_ports x116] -clock clk
set_output_delay 220.0 [get_ports x46] -clock clk
set_output_delay 220.0 [get_ports x1223] -clock clk
set_output_delay 220.0 [get_ports x233] -clock clk
set_output_delay 220.0 [get_ports x285] -clock clk
set_output_delay 220.0 [get_ports x0] -clock clk
set_output_delay 220.0 [get_ports x413] -clock clk
set_output_delay 220.0 [get_ports x166] -clock clk
set_output_delay 220.0 [get_ports x57] -clock clk
set_output_delay 220.0 [get_ports x1129] -clock clk
set_output_delay 220.0 [get_ports x106] -clock clk
set_output_delay 220.0 [get_ports x366] -clock clk
set_output_delay 220.0 [get_ports x1187] -clock clk
set_output_delay 220.0 [get_ports x987] -clock clk
set_output_delay 220.0 [get_ports x27] -clock clk
set_output_delay 220.0 [get_ports x1282] -clock clk
set_output_delay 220.0 [get_ports x1095] -clock clk
set_output_delay 220.0 [get_ports x208] -clock clk
set_output_delay 220.0 [get_ports x890] -clock clk
set_output_delay 220.0 [get_ports x461] -clock clk
set_output_delay 220.0 [get_ports x389] -clock clk
set_output_delay 220.0 [get_ports x526] -clock clk
set_output_delay 220.0 [get_ports x931] -clock clk
set_output_delay 220.0 [get_ports x1058] -clock clk
set_output_delay 220.0 [get_ports x1206] -clock clk
set_output_delay 220.0 [get_ports x1179] -clock clk
set_output_delay 220.0 [get_ports x437] -clock clk
set_output_delay 220.0 [get_ports x732] -clock clk

# output loads
set_load -pin_load 4.0 [get_ports x19]
set_load -pin_load 4.0 [get_ports x715]
set_load -pin_load 4.0 [get_ports x916]
set_load -pin_load 4.0 [get_ports x465]
set_load -pin_load 4.0 [get_ports x91]
set_load -pin_load 4.0 [get_ports x329]
set_load -pin_load 4.0 [get_ports x293]
set_load -pin_load 4.0 [get_ports x86]
set_load -pin_load 4.0 [get_ports x1161]
set_load -pin_load 4.0 [get_ports x507]
set_load -pin_load 4.0 [get_ports x936]
set_load -pin_load 4.0 [get_ports x962]
set_load -pin_load 4.0 [get_ports x355]
set_load -pin_load 4.0 [get_ports x39]
set_load -pin_load 4.0 [get_ports x1329]
set_load -pin_load 4.0 [get_ports x381]
set_load -pin_load 4.0 [get_ports x143]
set_load -pin_load 4.0 [get_ports x348]
set_load -pin_load 4.0 [get_ports x257]
set_load -pin_load 4.0 [get_ports x1192]
set_load -pin_load 4.0 [get_ports x480]
set_load -pin_load 4.0 [get_ports x1215]
set_load -pin_load 4.0 [get_ports x1113]
set_load -pin_load 4.0 [get_ports x277]
set_load -pin_load 4.0 [get_ports x447]
set_load -pin_load 4.0 [get_ports x948]
set_load -pin_load 4.0 [get_ports x316]
set_load -pin_load 4.0 [get_ports x1290]
set_load -pin_load 4.0 [get_ports x1134]
set_load -pin_load 4.0 [get_ports x1121]
set_load -pin_load 4.0 [get_ports x111]
set_load -pin_load 4.0 [get_ports x420]
set_load -pin_load 4.0 [get_ports x921]
set_load -pin_load 4.0 [get_ports x1248]
set_load -pin_load 4.0 [get_ports x101]
set_load -pin_load 4.0 [get_ports x1262]
set_load -pin_load 4.0 [get_ports x784]
set_load -pin_load 4.0 [get_ports x33]
set_load -pin_load 4.0 [get_ports x682]
set_load -pin_load 4.0 [get_ports x957]
set_load -pin_load 4.0 [get_ports x427]
set_load -pin_load 4.0 [get_ports x1074]
set_load -pin_load 4.0 [get_ports x1402]
set_load -pin_load 4.0 [get_ports x1384]
set_load -pin_load 4.0 [get_ports x1274]
set_load -pin_load 4.0 [get_ports x1153]
set_load -pin_load 4.0 [get_ports x906]
set_load -pin_load 4.0 [get_ports x472]
set_load -pin_load 4.0 [get_ports x1357]
set_load -pin_load 4.0 [get_ports x1240]
set_load -pin_load 4.0 [get_ports x1104]
set_load -pin_load 4.0 [get_ports x454]
set_load -pin_load 4.0 [get_ports x244]
set_load -pin_load 4.0 [get_ports x941]
set_load -pin_load 4.0 [get_ports x494]
set_load -pin_load 4.0 [get_ports x401]
set_load -pin_load 4.0 [get_ports x769]
set_load -pin_load 4.0 [get_ports x73]
set_load -pin_load 4.0 [get_ports x297]
set_load -pin_load 4.0 [get_ports x589]
set_load -pin_load 4.0 [get_ports x268]
set_load -pin_load 4.0 [get_ports x1343]
set_load -pin_load 4.0 [get_ports x126]
set_load -pin_load 4.0 [get_ports x341]
set_load -pin_load 4.0 [get_ports x1029]
set_load -pin_load 4.0 [get_ports x926]
set_load -pin_load 4.0 [get_ports x1231]
set_load -pin_load 4.0 [get_ports x1197]
set_load -pin_load 4.0 [get_ports x132]
set_load -pin_load 4.0 [get_ports x1170]
set_load -pin_load 4.0 [get_ports x1066]
set_load -pin_load 4.0 [get_ports x871]
set_load -pin_load 4.0 [get_ports x198]
set_load -pin_load 4.0 [get_ports x374]
set_load -pin_load 4.0 [get_ports x121]
set_load -pin_load 4.0 [get_ports x304]
set_load -pin_load 4.0 [get_ports x813]
set_load -pin_load 4.0 [get_ports x1298]
set_load -pin_load 4.0 [get_ports x798]
set_load -pin_load 4.0 [get_ports x1142]
set_load -pin_load 4.0 [get_ports x80]
set_load -pin_load 4.0 [get_ports x1010]
set_load -pin_load 4.0 [get_ports x747]
set_load -pin_load 4.0 [get_ports x182]
set_load -pin_load 4.0 [get_ports x911]
set_load -pin_load 4.0 [get_ports x555]
set_load -pin_load 4.0 [get_ports x157]
set_load -pin_load 4.0 [get_ports x1313]
set_load -pin_load 4.0 [get_ports x637]
set_load -pin_load 4.0 [get_ports x1370]
set_load -pin_load 4.0 [get_ports x898]
set_load -pin_load 4.0 [get_ports x223]
set_load -pin_load 4.0 [get_ports x65]
set_load -pin_load 4.0 [get_ports x116]
set_load -pin_load 4.0 [get_ports x46]
set_load -pin_load 4.0 [get_ports x1223]
set_load -pin_load 4.0 [get_ports x233]
set_load -pin_load 4.0 [get_ports x285]
set_load -pin_load 4.0 [get_ports x0]
set_load -pin_load 4.0 [get_ports x413]
set_load -pin_load 4.0 [get_ports x166]
set_load -pin_load 4.0 [get_ports x57]
set_load -pin_load 4.0 [get_ports x1129]
set_load -pin_load 4.0 [get_ports x106]
set_load -pin_load 4.0 [get_ports x366]
set_load -pin_load 4.0 [get_ports x1187]
set_load -pin_load 4.0 [get_ports x987]
set_load -pin_load 4.0 [get_ports x27]
set_load -pin_load 4.0 [get_ports x1282]
set_load -pin_load 4.0 [get_ports x1095]
set_load -pin_load 4.0 [get_ports x208]
set_load -pin_load 4.0 [get_ports x890]
set_load -pin_load 4.0 [get_ports x461]
set_load -pin_load 4.0 [get_ports x389]
set_load -pin_load 4.0 [get_ports x526]
set_load -pin_load 4.0 [get_ports x931]
set_load -pin_load 4.0 [get_ports x1058]
set_load -pin_load 4.0 [get_ports x1206]
set_load -pin_load 4.0 [get_ports x1179]
set_load -pin_load 4.0 [get_ports x437]
set_load -pin_load 4.0 [get_ports x732]

