<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/VTypeGen.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">rtl</a> - VTypeGen.sv<span style="font-size: 80%;"> (source / <a href="VTypeGen.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">85.7&nbsp;%</td>
            <td class="headerCovTableEntry">119</td>
            <td class="headerCovTableEntry">102</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2025-01-23 11:29:08</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">             Branch data     Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>                 :             : // Generated by CIRCT firtool-1.62.1</span>
<span id="L2"><span class="lineNum">       2</span>                 :             : // Standard header to adapt well known macros for register randomization.</span>
<span id="L3"><span class="lineNum">       3</span>                 :             : `ifndef RANDOMIZE</span>
<span id="L4"><span class="lineNum">       4</span>                 :             :   `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L5"><span class="lineNum">       5</span>                 :             :     `define RANDOMIZE</span>
<span id="L6"><span class="lineNum">       6</span>                 :             :   `endif // RANDOMIZE_MEM_INIT</span>
<span id="L7"><span class="lineNum">       7</span>                 :             : `endif // not def RANDOMIZE</span>
<span id="L8"><span class="lineNum">       8</span>                 :             : `ifndef RANDOMIZE</span>
<span id="L9"><span class="lineNum">       9</span>                 :             :   `ifdef RANDOMIZE_REG_INIT</span>
<span id="L10"><span class="lineNum">      10</span>                 :             :     `define RANDOMIZE</span>
<span id="L11"><span class="lineNum">      11</span>                 :             :   `endif // RANDOMIZE_REG_INIT</span>
<span id="L12"><span class="lineNum">      12</span>                 :             : `endif // not def RANDOMIZE</span>
<span id="L13"><span class="lineNum">      13</span>                 :             : </span>
<span id="L14"><span class="lineNum">      14</span>                 :             : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</span>
<span id="L15"><span class="lineNum">      15</span>                 :             : `ifndef RANDOM</span>
<span id="L16"><span class="lineNum">      16</span>                 :             :   `define RANDOM $random</span>
<span id="L17"><span class="lineNum">      17</span>                 :             : `endif // not def RANDOM</span>
<span id="L18"><span class="lineNum">      18</span>                 :             : </span>
<span id="L19"><span class="lineNum">      19</span>                 :             : // Users can define INIT_RANDOM as general code that gets injected into the</span>
<span id="L20"><span class="lineNum">      20</span>                 :             : // initializer block for modules with registers.</span>
<span id="L21"><span class="lineNum">      21</span>                 :             : `ifndef INIT_RANDOM</span>
<span id="L22"><span class="lineNum">      22</span>                 :             :   `define INIT_RANDOM</span>
<span id="L23"><span class="lineNum">      23</span>                 :             : `endif // not def INIT_RANDOM</span>
<span id="L24"><span class="lineNum">      24</span>                 :             : </span>
<span id="L25"><span class="lineNum">      25</span>                 :             : // If using random initialization, you can also define RANDOMIZE_DELAY to</span>
<span id="L26"><span class="lineNum">      26</span>                 :             : // customize the delay used, otherwise 0.002 is used.</span>
<span id="L27"><span class="lineNum">      27</span>                 :             : `ifndef RANDOMIZE_DELAY</span>
<span id="L28"><span class="lineNum">      28</span>                 :             :   `define RANDOMIZE_DELAY 0.002</span>
<span id="L29"><span class="lineNum">      29</span>                 :             : `endif // not def RANDOMIZE_DELAY</span>
<span id="L30"><span class="lineNum">      30</span>                 :             : </span>
<span id="L31"><span class="lineNum">      31</span>                 :             : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</span>
<span id="L32"><span class="lineNum">      32</span>                 :             : `ifndef INIT_RANDOM_PROLOG_</span>
<span id="L33"><span class="lineNum">      33</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L34"><span class="lineNum">      34</span>                 :             :     `ifdef VERILATOR</span>
<span id="L35"><span class="lineNum">      35</span>                 :             :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</span>
<span id="L36"><span class="lineNum">      36</span>                 :             :     `else  // VERILATOR</span>
<span id="L37"><span class="lineNum">      37</span>                 :             :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</span>
<span id="L38"><span class="lineNum">      38</span>                 :             :     `endif // VERILATOR</span>
<span id="L39"><span class="lineNum">      39</span>                 :             :   `else  // RANDOMIZE</span>
<span id="L40"><span class="lineNum">      40</span>                 :             :     `define INIT_RANDOM_PROLOG_</span>
<span id="L41"><span class="lineNum">      41</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L42"><span class="lineNum">      42</span>                 :             : `endif // not def INIT_RANDOM_PROLOG_</span>
<span id="L43"><span class="lineNum">      43</span>                 :             : </span>
<span id="L44"><span class="lineNum">      44</span>                 :             : // Include register initializers in init blocks unless synthesis is set</span>
<span id="L45"><span class="lineNum">      45</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L46"><span class="lineNum">      46</span>                 :             :   `ifndef ENABLE_INITIAL_REG_</span>
<span id="L47"><span class="lineNum">      47</span>                 :             :     `define ENABLE_INITIAL_REG_</span>
<span id="L48"><span class="lineNum">      48</span>                 :             :   `endif // not def ENABLE_INITIAL_REG_</span>
<span id="L49"><span class="lineNum">      49</span>                 :             : `endif // not def SYNTHESIS</span>
<span id="L50"><span class="lineNum">      50</span>                 :             : </span>
<span id="L51"><span class="lineNum">      51</span>                 :             : // Include rmemory initializers in init blocks unless synthesis is set</span>
<span id="L52"><span class="lineNum">      52</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L53"><span class="lineNum">      53</span>                 :             :   `ifndef ENABLE_INITIAL_MEM_</span>
<span id="L54"><span class="lineNum">      54</span>                 :             :     `define ENABLE_INITIAL_MEM_</span>
<span id="L55"><span class="lineNum">      55</span>                 :             :   `endif // not def ENABLE_INITIAL_MEM_</span>
<span id="L56"><span class="lineNum">      56</span>                 :             : `endif // not def SYNTHESIS</span>
<span id="L57"><span class="lineNum">      57</span>                 :             : </span>
<span id="L58"><span class="lineNum">      58</span>                 :             : module VTypeGen(</span>
<span id="L59"><span class="lineNum">      59</span>                 :<span class="tlaGNC tlaBgGNC">         317 :   input         clock,</span></span>
<span id="L60"><span class="lineNum">      60</span>                 :<span class="tlaGNC">           7 :   input         reset,</span></span>
<span id="L61"><span class="lineNum">      61</span>                 :<span class="tlaGNC">           5 :   input         io_insts_0_valid,</span></span>
<span id="L62"><span class="lineNum">      62</span>                 :<span class="tlaGNC">          77 :   input  [31:0] io_insts_0_bits,</span></span>
<span id="L63"><span class="lineNum">      63</span>                 :<span class="tlaGNC">           5 :   input         io_insts_1_valid,</span></span>
<span id="L64"><span class="lineNum">      64</span>                 :<span class="tlaGNC">          21 :   input  [31:0] io_insts_1_bits,</span></span>
<span id="L65"><span class="lineNum">      65</span>                 :<span class="tlaGNC">           6 :   input         io_insts_2_valid,</span></span>
<span id="L66"><span class="lineNum">      66</span>                 :<span class="tlaGNC">          19 :   input  [31:0] io_insts_2_bits,</span></span>
<span id="L67"><span class="lineNum">      67</span>                 :<span class="tlaGNC">           6 :   input         io_insts_3_valid,</span></span>
<span id="L68"><span class="lineNum">      68</span>                 :<span class="tlaGNC">          19 :   input  [31:0] io_insts_3_bits,</span></span>
<span id="L69"><span class="lineNum">      69</span>                 :<span class="tlaGNC">           8 :   input         io_insts_4_valid,</span></span>
<span id="L70"><span class="lineNum">      70</span>                 :<span class="tlaGNC">          18 :   input  [31:0] io_insts_4_bits,</span></span>
<span id="L71"><span class="lineNum">      71</span>                 :<span class="tlaGNC">           9 :   input         io_insts_5_valid,</span></span>
<span id="L72"><span class="lineNum">      72</span>                 :<span class="tlaGNC">          18 :   input  [31:0] io_insts_5_bits,</span></span>
<span id="L73"><span class="lineNum">      73</span>                 :<span class="tlaGNC">           3 :   input         io_walkToArchVType,</span></span>
<span id="L74"><span class="lineNum">      74</span>                 :<span class="tlaGNC">           3 :   input         io_walkVType_valid,</span></span>
<span id="L75"><span class="lineNum">      75</span>                 :<span class="tlaGNC">           3 :   input         io_walkVType_bits_illegal,</span></span>
<span id="L76"><span class="lineNum">      76</span>                 :<span class="tlaGNC">           2 :   input         io_walkVType_bits_vma,</span></span>
<span id="L77"><span class="lineNum">      77</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input         io_walkVType_bits_vta,</span></span>
<span id="L78"><span class="lineNum">      78</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   input  [1:0]  io_walkVType_bits_vsew,</span></span>
<span id="L79"><span class="lineNum">      79</span>                 :<span class="tlaGNC">           5 :   input  [2:0]  io_walkVType_bits_vlmul,</span></span>
<span id="L80"><span class="lineNum">      80</span>                 :<span class="tlaGNC">          21 :   input         io_canUpdateVType,</span></span>
<span id="L81"><span class="lineNum">      81</span>                 :<span class="tlaGNC">           2 :   output        io_vtype_illegal,</span></span>
<span id="L82"><span class="lineNum">      82</span>                 :<span class="tlaGNC">           5 :   output        io_vtype_vma,</span></span>
<span id="L83"><span class="lineNum">      83</span>                 :<span class="tlaGNC">           2 :   output        io_vtype_vta,</span></span>
<span id="L84"><span class="lineNum">      84</span>                 :<span class="tlaGNC">           6 :   output [1:0]  io_vtype_vsew,</span></span>
<span id="L85"><span class="lineNum">      85</span>                 :<span class="tlaGNC">           4 :   output [2:0]  io_vtype_vlmul,</span></span>
<span id="L86"><span class="lineNum">      86</span>                 :<span class="tlaGNC">           5 :   input         io_vsetvlVType_illegal,</span></span>
<span id="L87"><span class="lineNum">      87</span>                 :<span class="tlaGNC">           6 :   input         io_vsetvlVType_vma,</span></span>
<span id="L88"><span class="lineNum">      88</span>                 :<span class="tlaGNC">           4 :   input         io_vsetvlVType_vta,</span></span>
<span id="L89"><span class="lineNum">      89</span>                 :<span class="tlaGNC">           3 :   input  [1:0]  io_vsetvlVType_vsew,</span></span>
<span id="L90"><span class="lineNum">      90</span>                 :<span class="tlaGNC">           6 :   input  [2:0]  io_vsetvlVType_vlmul,</span></span>
<span id="L91"><span class="lineNum">      91</span>                 :<span class="tlaGNC">           3 :   input         io_commitVType_vtype_valid,</span></span>
<span id="L92"><span class="lineNum">      92</span>                 :<span class="tlaGNC">           2 :   input         io_commitVType_vtype_bits_illegal,</span></span>
<span id="L93"><span class="lineNum">      93</span>                 :<span class="tlaGNC">           3 :   input         io_commitVType_vtype_bits_vma,</span></span>
<span id="L94"><span class="lineNum">      94</span>                 :<span class="tlaGNC">           5 :   input         io_commitVType_vtype_bits_vta,</span></span>
<span id="L95"><span class="lineNum">      95</span>                 :<span class="tlaGNC">           2 :   input  [1:0]  io_commitVType_vtype_bits_vsew,</span></span>
<span id="L96"><span class="lineNum">      96</span>                 :<span class="tlaGNC">           4 :   input  [2:0]  io_commitVType_vtype_bits_vlmul,</span></span>
<span id="L97"><span class="lineNum">      97</span>                 :<span class="tlaGNC">           2 :   input         io_commitVType_hasVsetvl</span></span>
<span id="L98"><span class="lineNum">      98</span>                 :             : );</span>
<span id="L99"><span class="lineNum">      99</span>                 :             : </span>
<span id="L100"><span class="lineNum">     100</span>                 :             :   wire        _vsetModule_io_out_vconfig_vtype_illegal;</span>
<span id="L101"><span class="lineNum">     101</span>                 :             :   wire        _vsetModule_io_out_vconfig_vtype_vma;</span>
<span id="L102"><span class="lineNum">     102</span>                 :             :   wire        _vsetModule_io_out_vconfig_vtype_vta;</span>
<span id="L103"><span class="lineNum">     103</span>                 :             :   wire [1:0]  _vsetModule_io_out_vconfig_vtype_vsew;</span>
<span id="L104"><span class="lineNum">     104</span>                 :             :   wire [2:0]  _vsetModule_io_out_vconfig_vtype_vlmul;</span>
<span id="L105"><span class="lineNum">     105</span>                 :<span class="tlaGNC">          19 :   wire        isVsetVec_0 =</span></span>
<span id="L106"><span class="lineNum">     106</span>                 :             :     io_insts_0_valid &amp; io_insts_0_bits[6:0] == 7'h57 &amp; (&amp;(io_insts_0_bits[14:12]))</span>
<span id="L107"><span class="lineNum">     107</span>                 :             :     &amp; (~(io_insts_0_bits[31]) | (&amp;(io_insts_0_bits[31:30])));</span>
<span id="L108"><span class="lineNum">     108</span>                 :<span class="tlaGNC">           1 :   wire        isVsetVec_1 =</span></span>
<span id="L109"><span class="lineNum">     109</span>                 :             :     io_insts_1_valid &amp; io_insts_1_bits[6:0] == 7'h57 &amp; (&amp;(io_insts_1_bits[14:12]))</span>
<span id="L110"><span class="lineNum">     110</span>                 :             :     &amp; (~(io_insts_1_bits[31]) | (&amp;(io_insts_1_bits[31:30])));</span>
<span id="L111"><span class="lineNum">     111</span>                 :<span class="tlaGNC">           1 :   wire        isVsetVec_2 =</span></span>
<span id="L112"><span class="lineNum">     112</span>                 :             :     io_insts_2_valid &amp; io_insts_2_bits[6:0] == 7'h57 &amp; (&amp;(io_insts_2_bits[14:12]))</span>
<span id="L113"><span class="lineNum">     113</span>                 :             :     &amp; (~(io_insts_2_bits[31]) | (&amp;(io_insts_2_bits[31:30])));</span>
<span id="L114"><span class="lineNum">     114</span>                 :<span class="tlaGNC">           1 :   wire        isVsetVec_3 =</span></span>
<span id="L115"><span class="lineNum">     115</span>                 :             :     io_insts_3_valid &amp; io_insts_3_bits[6:0] == 7'h57 &amp; (&amp;(io_insts_3_bits[14:12]))</span>
<span id="L116"><span class="lineNum">     116</span>                 :             :     &amp; (~(io_insts_3_bits[31]) | (&amp;(io_insts_3_bits[31:30])));</span>
<span id="L117"><span class="lineNum">     117</span>                 :<span class="tlaGNC">           2 :   wire        isVsetVec_4 =</span></span>
<span id="L118"><span class="lineNum">     118</span>                 :             :     io_insts_4_valid &amp; io_insts_4_bits[6:0] == 7'h57 &amp; (&amp;(io_insts_4_bits[14:12]))</span>
<span id="L119"><span class="lineNum">     119</span>                 :             :     &amp; (~(io_insts_4_bits[31]) | (&amp;(io_insts_4_bits[31:30])));</span>
<span id="L120"><span class="lineNum">     120</span>                 :<span class="tlaGNC">           3 :   wire        isVsetVec_5 =</span></span>
<span id="L121"><span class="lineNum">     121</span>                 :             :     io_insts_5_valid &amp; io_insts_5_bits[6:0] == 7'h57 &amp; (&amp;(io_insts_5_bits[14:12]))</span>
<span id="L122"><span class="lineNum">     122</span>                 :             :     &amp; (~(io_insts_5_bits[31]) | (&amp;(io_insts_5_bits[31:30])));</span>
<span id="L123"><span class="lineNum">     123</span>                 :<span class="tlaGNC">          21 :   wire [4:0]  firstVsetOH_enc =</span></span>
<span id="L124"><span class="lineNum">     124</span>                 :             :     isVsetVec_0</span>
<span id="L125"><span class="lineNum">     125</span>                 :             :       ? 5'h1</span>
<span id="L126"><span class="lineNum">     126</span>                 :             :       : isVsetVec_1</span>
<span id="L127"><span class="lineNum">     127</span>                 :             :           ? 5'h2</span>
<span id="L128"><span class="lineNum">     128</span>                 :             :           : isVsetVec_2 ? 5'h4 : isVsetVec_3 ? 5'h8 : {isVsetVec_4, 4'h0};</span>
<span id="L129"><span class="lineNum">     129</span>                 :<span class="tlaGNC">          35 :   wire [31:0] firstVsetInstField_inst =</span></span>
<span id="L130"><span class="lineNum">     130</span>                 :             :     firstVsetOH_enc[0]</span>
<span id="L131"><span class="lineNum">     131</span>                 :             :       ? io_insts_0_bits</span>
<span id="L132"><span class="lineNum">     132</span>                 :             :       : firstVsetOH_enc[1]</span>
<span id="L133"><span class="lineNum">     133</span>                 :             :           ? io_insts_1_bits</span>
<span id="L134"><span class="lineNum">     134</span>                 :             :           : firstVsetOH_enc[2]</span>
<span id="L135"><span class="lineNum">     135</span>                 :             :               ? io_insts_2_bits</span>
<span id="L136"><span class="lineNum">     136</span>                 :             :               : firstVsetOH_enc[3]</span>
<span id="L137"><span class="lineNum">     137</span>                 :             :                   ? io_insts_3_bits</span>
<span id="L138"><span class="lineNum">     138</span>                 :             :                   : firstVsetOH_enc[4] ? io_insts_4_bits : io_insts_5_bits;</span>
<span id="L139"><span class="lineNum">     139</span>                 :<span class="tlaGNC">          13 :   wire        isVsetvli =</span></span>
<span id="L140"><span class="lineNum">     140</span>                 :             :     firstVsetInstField_inst[6:0] == 7'h57 &amp; (&amp;(firstVsetInstField_inst[14:12]))</span>
<span id="L141"><span class="lineNum">     141</span>                 :             :     &amp; ~(firstVsetInstField_inst[31]);</span>
<span id="L142"><span class="lineNum">     142</span>                 :<span class="tlaGNC">           4 :   reg         vtypeArch_illegal;</span></span>
<span id="L143"><span class="lineNum">     143</span>                 :<span class="tlaGNC">           2 :   reg         vtypeArch_vma;</span></span>
<span id="L144"><span class="lineNum">     144</span>                 :<span class="tlaGNC">           5 :   reg         vtypeArch_vta;</span></span>
<span id="L145"><span class="lineNum">     145</span>                 :<span class="tlaGNC">           4 :   reg  [1:0]  vtypeArch_vsew;</span></span>
<span id="L146"><span class="lineNum">     146</span>                 :<span class="tlaGNC">           7 :   reg  [2:0]  vtypeArch_vlmul;</span></span>
<span id="L147"><span class="lineNum">     147</span>                 :<span class="tlaGNC">           2 :   reg         vtypeSpec_illegal;</span></span>
<span id="L148"><span class="lineNum">     148</span>                 :<span class="tlaGNC">           5 :   reg         vtypeSpec_vma;</span></span>
<span id="L149"><span class="lineNum">     149</span>                 :<span class="tlaGNC">           2 :   reg         vtypeSpec_vta;</span></span>
<span id="L150"><span class="lineNum">     150</span>                 :<span class="tlaGNC">           6 :   reg  [1:0]  vtypeSpec_vsew;</span></span>
<span id="L151"><span class="lineNum">     151</span>                 :<span class="tlaGNC">           4 :   reg  [2:0]  vtypeSpec_vlmul;</span></span>
<span id="L152"><span class="lineNum">     152</span>                 :<span class="tlaGNC">         163 :   always @(posedge clock or posedge reset) begin</span></span>
<span id="L153"><span class="lineNum">     153</span>                 :<span class="tlaGNC">          10 :     if (reset) begin</span></span>
<span id="L154"><span class="lineNum">     154</span>                 :<span class="tlaGNC">          10 :       vtypeArch_illegal &lt;= 1'h1;</span></span>
<span id="L155"><span class="lineNum">     155</span>                 :<span class="tlaGNC">          10 :       vtypeArch_vma &lt;= 1'h0;</span></span>
<span id="L156"><span class="lineNum">     156</span>                 :<span class="tlaGNC">          10 :       vtypeArch_vta &lt;= 1'h0;</span></span>
<span id="L157"><span class="lineNum">     157</span>                 :<span class="tlaGNC">          10 :       vtypeArch_vsew &lt;= 2'h0;</span></span>
<span id="L158"><span class="lineNum">     158</span>                 :<span class="tlaGNC">          10 :       vtypeArch_vlmul &lt;= 3'h0;</span></span>
<span id="L159"><span class="lineNum">     159</span>                 :<span class="tlaGNC">          10 :       vtypeSpec_illegal &lt;= 1'h1;</span></span>
<span id="L160"><span class="lineNum">     160</span>                 :<span class="tlaGNC">          10 :       vtypeSpec_vma &lt;= 1'h0;</span></span>
<span id="L161"><span class="lineNum">     161</span>                 :<span class="tlaGNC">          10 :       vtypeSpec_vta &lt;= 1'h0;</span></span>
<span id="L162"><span class="lineNum">     162</span>                 :<span class="tlaGNC">          10 :       vtypeSpec_vsew &lt;= 2'h0;</span></span>
<span id="L163"><span class="lineNum">     163</span>                 :<span class="tlaGNC">          10 :       vtypeSpec_vlmul &lt;= 3'h0;</span></span>
<span id="L164"><span class="lineNum">     164</span>                 :             :     end</span>
<span id="L165"><span class="lineNum">     165</span>                 :<span class="tlaGNC">         153 :     else if (io_commitVType_hasVsetvl) begin</span></span>
<span id="L166"><span class="lineNum">     166</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       vtypeArch_illegal &lt;= io_vsetvlVType_illegal;</span></span>
<span id="L167"><span class="lineNum">     167</span>                 :<span class="tlaUNC">           0 :       vtypeArch_vma &lt;= io_vsetvlVType_vma;</span></span>
<span id="L168"><span class="lineNum">     168</span>                 :<span class="tlaUNC">           0 :       vtypeArch_vta &lt;= io_vsetvlVType_vta;</span></span>
<span id="L169"><span class="lineNum">     169</span>                 :<span class="tlaUNC">           0 :       vtypeArch_vsew &lt;= io_vsetvlVType_vsew;</span></span>
<span id="L170"><span class="lineNum">     170</span>                 :<span class="tlaUNC">           0 :       vtypeArch_vlmul &lt;= io_vsetvlVType_vlmul;</span></span>
<span id="L171"><span class="lineNum">     171</span>                 :<span class="tlaUNC">           0 :       vtypeSpec_illegal &lt;= io_vsetvlVType_illegal;</span></span>
<span id="L172"><span class="lineNum">     172</span>                 :<span class="tlaUNC">           0 :       vtypeSpec_vma &lt;= io_vsetvlVType_vma;</span></span>
<span id="L173"><span class="lineNum">     173</span>                 :<span class="tlaUNC">           0 :       vtypeSpec_vta &lt;= io_vsetvlVType_vta;</span></span>
<span id="L174"><span class="lineNum">     174</span>                 :<span class="tlaUNC">           0 :       vtypeSpec_vsew &lt;= io_vsetvlVType_vsew;</span></span>
<span id="L175"><span class="lineNum">     175</span>                 :<span class="tlaUNC">           0 :       vtypeSpec_vlmul &lt;= io_vsetvlVType_vlmul;</span></span>
<span id="L176"><span class="lineNum">     176</span>                 :             :     end</span>
<span id="L177"><span class="lineNum">     177</span>                 :<span class="tlaGNC tlaBgGNC">         153 :     else begin</span></span>
<span id="L178"><span class="lineNum">     178</span>                 :<span class="tlaGNC">         151 :       if (io_commitVType_vtype_valid) begin</span></span>
<span id="L179"><span class="lineNum">     179</span>                 :<span class="tlaGNC">           2 :         vtypeArch_illegal &lt;= io_commitVType_vtype_bits_illegal;</span></span>
<span id="L180"><span class="lineNum">     180</span>                 :<span class="tlaGNC">           2 :         vtypeArch_vma &lt;= io_commitVType_vtype_bits_vma;</span></span>
<span id="L181"><span class="lineNum">     181</span>                 :<span class="tlaGNC">           2 :         vtypeArch_vta &lt;= io_commitVType_vtype_bits_vta;</span></span>
<span id="L182"><span class="lineNum">     182</span>                 :<span class="tlaGNC">           2 :         vtypeArch_vsew &lt;= io_commitVType_vtype_bits_vsew;</span></span>
<span id="L183"><span class="lineNum">     183</span>                 :<span class="tlaGNC">           2 :         vtypeArch_vlmul &lt;= io_commitVType_vtype_bits_vlmul;</span></span>
<span id="L184"><span class="lineNum">     184</span>                 :             :       end</span>
<span id="L185"><span class="lineNum">     185</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       if (io_walkVType_valid) begin</span></span>
<span id="L186"><span class="lineNum">     186</span>                 :<span class="tlaUNC">           0 :         vtypeSpec_illegal &lt;= io_walkVType_bits_illegal;</span></span>
<span id="L187"><span class="lineNum">     187</span>                 :<span class="tlaUNC">           0 :         vtypeSpec_vma &lt;= io_walkVType_bits_vma;</span></span>
<span id="L188"><span class="lineNum">     188</span>                 :<span class="tlaUNC">           0 :         vtypeSpec_vta &lt;= io_walkVType_bits_vta;</span></span>
<span id="L189"><span class="lineNum">     189</span>                 :<span class="tlaUNC">           0 :         vtypeSpec_vsew &lt;= io_walkVType_bits_vsew;</span></span>
<span id="L190"><span class="lineNum">     190</span>                 :<span class="tlaUNC">           0 :         vtypeSpec_vlmul &lt;= io_walkVType_bits_vlmul;</span></span>
<span id="L191"><span class="lineNum">     191</span>                 :             :       end</span>
<span id="L192"><span class="lineNum">     192</span>                 :<span class="tlaGNC tlaBgGNC">           1 :       else if (io_walkToArchVType) begin</span></span>
<span id="L193"><span class="lineNum">     193</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_illegal &lt;= vtypeArch_illegal;</span></span>
<span id="L194"><span class="lineNum">     194</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_vma &lt;= vtypeArch_vma;</span></span>
<span id="L195"><span class="lineNum">     195</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_vta &lt;= vtypeArch_vta;</span></span>
<span id="L196"><span class="lineNum">     196</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_vsew &lt;= vtypeArch_vsew;</span></span>
<span id="L197"><span class="lineNum">     197</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_vlmul &lt;= vtypeArch_vlmul;</span></span>
<span id="L198"><span class="lineNum">     198</span>                 :             :       end</span>
<span id="L199"><span class="lineNum">     199</span>                 :<span class="tlaGNC">         143 :       else if ((|{isVsetVec_5,</span></span>
<span id="L200"><span class="lineNum">     200</span>                 :             :                   isVsetVec_4,</span>
<span id="L201"><span class="lineNum">     201</span>                 :             :                   isVsetVec_3,</span>
<span id="L202"><span class="lineNum">     202</span>                 :             :                   isVsetVec_2,</span>
<span id="L203"><span class="lineNum">     203</span>                 :             :                   isVsetVec_1,</span>
<span id="L204"><span class="lineNum">     204</span>                 :<span class="tlaGNC">           9 :                   isVsetVec_0}) &amp; io_canUpdateVType) begin</span></span>
<span id="L205"><span class="lineNum">     205</span>                 :<span class="tlaGNC">           9 :         vtypeSpec_illegal &lt;= _vsetModule_io_out_vconfig_vtype_illegal;</span></span>
<span id="L206"><span class="lineNum">     206</span>                 :<span class="tlaGNC">           9 :         vtypeSpec_vma &lt;= _vsetModule_io_out_vconfig_vtype_vma;</span></span>
<span id="L207"><span class="lineNum">     207</span>                 :<span class="tlaGNC">           9 :         vtypeSpec_vta &lt;= _vsetModule_io_out_vconfig_vtype_vta;</span></span>
<span id="L208"><span class="lineNum">     208</span>                 :<span class="tlaGNC">           9 :         vtypeSpec_vsew &lt;= _vsetModule_io_out_vconfig_vtype_vsew;</span></span>
<span id="L209"><span class="lineNum">     209</span>                 :<span class="tlaGNC">           9 :         vtypeSpec_vlmul &lt;= _vsetModule_io_out_vconfig_vtype_vlmul;</span></span>
<span id="L210"><span class="lineNum">     210</span>                 :             :       end</span>
<span id="L211"><span class="lineNum">     211</span>                 :             :     end</span>
<span id="L212"><span class="lineNum">     212</span>                 :             :   end // always @(posedge, posedge)</span>
<span id="L213"><span class="lineNum">     213</span>                 :             :   `ifdef ENABLE_INITIAL_REG_</span>
<span id="L214"><span class="lineNum">     214</span>                 :             :     `ifdef FIRRTL_BEFORE_INITIAL</span>
<span id="L215"><span class="lineNum">     215</span>                 :             :       `FIRRTL_BEFORE_INITIAL</span>
<span id="L216"><span class="lineNum">     216</span>                 :             :     `endif // FIRRTL_BEFORE_INITIAL</span>
<span id="L217"><span class="lineNum">     217</span>                 :             :     logic [31:0] _RANDOM[0:0];</span>
<span id="L218"><span class="lineNum">     218</span>                 :<span class="tlaGNC">           3 :     initial begin</span></span>
<span id="L219"><span class="lineNum">     219</span>                 :             :       `ifdef INIT_RANDOM_PROLOG_</span>
<span id="L220"><span class="lineNum">     220</span>                 :             :         `INIT_RANDOM_PROLOG_</span>
<span id="L221"><span class="lineNum">     221</span>                 :             :       `endif // INIT_RANDOM_PROLOG_</span>
<span id="L222"><span class="lineNum">     222</span>                 :             :       `ifdef RANDOMIZE_REG_INIT</span>
<span id="L223"><span class="lineNum">     223</span>                 :             :         _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;</span>
<span id="L224"><span class="lineNum">     224</span>                 :             :         vtypeArch_illegal = _RANDOM[/*Zero width*/ 1'b0][0];</span>
<span id="L225"><span class="lineNum">     225</span>                 :             :         vtypeArch_vma = _RANDOM[/*Zero width*/ 1'b0][1];</span>
<span id="L226"><span class="lineNum">     226</span>                 :             :         vtypeArch_vta = _RANDOM[/*Zero width*/ 1'b0][2];</span>
<span id="L227"><span class="lineNum">     227</span>                 :             :         vtypeArch_vsew = _RANDOM[/*Zero width*/ 1'b0][4:3];</span>
<span id="L228"><span class="lineNum">     228</span>                 :             :         vtypeArch_vlmul = _RANDOM[/*Zero width*/ 1'b0][7:5];</span>
<span id="L229"><span class="lineNum">     229</span>                 :             :         vtypeSpec_illegal = _RANDOM[/*Zero width*/ 1'b0][8];</span>
<span id="L230"><span class="lineNum">     230</span>                 :             :         vtypeSpec_vma = _RANDOM[/*Zero width*/ 1'b0][9];</span>
<span id="L231"><span class="lineNum">     231</span>                 :             :         vtypeSpec_vta = _RANDOM[/*Zero width*/ 1'b0][10];</span>
<span id="L232"><span class="lineNum">     232</span>                 :             :         vtypeSpec_vsew = _RANDOM[/*Zero width*/ 1'b0][12:11];</span>
<span id="L233"><span class="lineNum">     233</span>                 :             :         vtypeSpec_vlmul = _RANDOM[/*Zero width*/ 1'b0][15:13];</span>
<span id="L234"><span class="lineNum">     234</span>                 :             :       `endif // RANDOMIZE_REG_INIT</span>
<span id="L235"><span class="lineNum">     235</span>                 :<span class="tlaGNC">           3 :       if (reset) begin</span></span>
<span id="L236"><span class="lineNum">     236</span>                 :<span class="tlaGNC">           1 :         vtypeArch_illegal = 1'h1;</span></span>
<span id="L237"><span class="lineNum">     237</span>                 :<span class="tlaGNC">           1 :         vtypeArch_vma = 1'h0;</span></span>
<span id="L238"><span class="lineNum">     238</span>                 :<span class="tlaGNC">           1 :         vtypeArch_vta = 1'h0;</span></span>
<span id="L239"><span class="lineNum">     239</span>                 :<span class="tlaGNC">           1 :         vtypeArch_vsew = 2'h0;</span></span>
<span id="L240"><span class="lineNum">     240</span>                 :<span class="tlaGNC">           1 :         vtypeArch_vlmul = 3'h0;</span></span>
<span id="L241"><span class="lineNum">     241</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_illegal = 1'h1;</span></span>
<span id="L242"><span class="lineNum">     242</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_vma = 1'h0;</span></span>
<span id="L243"><span class="lineNum">     243</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_vta = 1'h0;</span></span>
<span id="L244"><span class="lineNum">     244</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_vsew = 2'h0;</span></span>
<span id="L245"><span class="lineNum">     245</span>                 :<span class="tlaGNC">           1 :         vtypeSpec_vlmul = 3'h0;</span></span>
<span id="L246"><span class="lineNum">     246</span>                 :             :       end</span>
<span id="L247"><span class="lineNum">     247</span>                 :             :     end // initial</span>
<span id="L248"><span class="lineNum">     248</span>                 :             :     `ifdef FIRRTL_AFTER_INITIAL</span>
<span id="L249"><span class="lineNum">     249</span>                 :             :       `FIRRTL_AFTER_INITIAL</span>
<span id="L250"><span class="lineNum">     250</span>                 :             :     `endif // FIRRTL_AFTER_INITIAL</span>
<span id="L251"><span class="lineNum">     251</span>                 :             :   `endif // ENABLE_INITIAL_REG_</span>
<span id="L252"><span class="lineNum">     252</span>                 :             :   VsetModule vsetModule (</span>
<span id="L253"><span class="lineNum">     253</span>                 :             :     .io_in_avl                    (64'h0),</span>
<span id="L254"><span class="lineNum">     254</span>                 :             :     .io_in_vtype_illegal          (1'h0),</span>
<span id="L255"><span class="lineNum">     255</span>                 :             :     .io_in_vtype_reserved</span>
<span id="L256"><span class="lineNum">     256</span>                 :             :       ({52'h0,</span>
<span id="L257"><span class="lineNum">     257</span>                 :             :         isVsetvli</span>
<span id="L258"><span class="lineNum">     258</span>                 :             :           ? firstVsetInstField_inst[30:28]</span>
<span id="L259"><span class="lineNum">     259</span>                 :             :           : {1'h0, firstVsetInstField_inst[29:28]}}),</span>
<span id="L260"><span class="lineNum">     260</span>                 :             :     .io_in_vtype_vma</span>
<span id="L261"><span class="lineNum">     261</span>                 :             :       (isVsetvli ? firstVsetInstField_inst[27] : firstVsetInstField_inst[27]),</span>
<span id="L262"><span class="lineNum">     262</span>                 :             :     .io_in_vtype_vta</span>
<span id="L263"><span class="lineNum">     263</span>                 :             :       (isVsetvli ? firstVsetInstField_inst[26] : firstVsetInstField_inst[26]),</span>
<span id="L264"><span class="lineNum">     264</span>                 :             :     .io_in_vtype_vsew</span>
<span id="L265"><span class="lineNum">     265</span>                 :             :       (isVsetvli ? firstVsetInstField_inst[25:23] : firstVsetInstField_inst[25:23]),</span>
<span id="L266"><span class="lineNum">     266</span>                 :             :     .io_in_vtype_vlmul</span>
<span id="L267"><span class="lineNum">     267</span>                 :             :       (isVsetvli ? firstVsetInstField_inst[22:20] : firstVsetInstField_inst[22:20]),</span>
<span id="L268"><span class="lineNum">     268</span>                 :             :     .io_in_func                   (9'hA0),</span>
<span id="L269"><span class="lineNum">     269</span>                 :             :     .io_out_vconfig_vtype_illegal (_vsetModule_io_out_vconfig_vtype_illegal),</span>
<span id="L270"><span class="lineNum">     270</span>                 :             :     .io_out_vconfig_vtype_vma     (_vsetModule_io_out_vconfig_vtype_vma),</span>
<span id="L271"><span class="lineNum">     271</span>                 :             :     .io_out_vconfig_vtype_vta     (_vsetModule_io_out_vconfig_vtype_vta),</span>
<span id="L272"><span class="lineNum">     272</span>                 :             :     .io_out_vconfig_vtype_vsew    (_vsetModule_io_out_vconfig_vtype_vsew),</span>
<span id="L273"><span class="lineNum">     273</span>                 :             :     .io_out_vconfig_vtype_vlmul   (_vsetModule_io_out_vconfig_vtype_vlmul),</span>
<span id="L274"><span class="lineNum">     274</span>                 :             :     .io_out_vconfig_vl            (/* unused */),</span>
<span id="L275"><span class="lineNum">     275</span>                 :             :     .io_out_vlmax                 (/* unused */)</span>
<span id="L276"><span class="lineNum">     276</span>                 :             :   );</span>
<span id="L277"><span class="lineNum">     277</span>                 :             :   assign io_vtype_illegal = vtypeSpec_illegal;</span>
<span id="L278"><span class="lineNum">     278</span>                 :             :   assign io_vtype_vma = vtypeSpec_vma;</span>
<span id="L279"><span class="lineNum">     279</span>                 :             :   assign io_vtype_vta = vtypeSpec_vta;</span>
<span id="L280"><span class="lineNum">     280</span>                 :             :   assign io_vtype_vsew = vtypeSpec_vsew;</span>
<span id="L281"><span class="lineNum">     281</span>                 :             :   assign io_vtype_vlmul = vtypeSpec_vlmul;</span>
<span id="L282"><span class="lineNum">     282</span>                 :             : endmodule</span>
<span id="L283"><span class="lineNum">     283</span>                 :             : </span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
