TraceInfo({"top.clock":Clock,"top.inner.synchronous_ram.input":Struct((name:"rhdl_fpga::core::ram::synchronous::In<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"read_addr",ty:Bits(4)),(name:"write",ty:Struct((name:"rhdl_fpga::core::ram::synchronous::Write<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"addr",ty:Bits(4)),(name:"value",ty:Bits(8)),(name:"enable",ty:Bits(1))])))])),"top.inner.synchronous_ram.output":Bits(8),"top.input":Struct((name:"rhdl_fpga::core::ram::option_sync::In<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"read_addr",ty:Bits(4)),(name:"write",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<4>, rhdl_bits::bits_impl::Bits<8>)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(4),Bits(8)]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),"top.outputs":Bits(8),"top.reset":Reset})