# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mmult_verilog.srcs/sources_1/new/IntMatMulCore.vhd" \
"../../../../mmult_verilog.srcs/sim_1/new/tb_IntMatMultCore.vhd" \

# Do not sort compile order
nosort
