<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Kinetis SDK v.1.1 API Reference Manual: C:/Users/B33378.FSL/Documents/mcu-sdk-new/platform/hal/inc/fsl_dspi_hal.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="fs_logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kinetis SDK v.1.1 API Reference Manual
   &#160;<span id="projectnumber">Rev. 0</span>
   </div>
   <div id="projectbrief">Freescale Semiconductor, Inc.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>API&#160;Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('fsl__dspi__hal_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">fsl_dspi_hal.h File Reference<div class="ingroups"><a class="el" href="group__dspi__hal.html">DSPI HAL driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br/>
<code>#include &lt;stdbool.h&gt;</code><br/>
<code>#include &quot;fsl_device_registers.h&quot;</code><br/>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structdspi__data__format__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a></td></tr>
<tr class="memdesc:structdspi__data__format__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data format settings configuration structure.  <a href="group__dspi__hal.html#structdspi__data__format__config__t">More...</a><br/></td></tr>
<tr class="separator:structdspi__data__format__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__slave__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__slave__config__t">dspi_slave_config_t</a></td></tr>
<tr class="memdesc:structdspi__slave__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI hardware configuration settings for slave mode.  <a href="group__dspi__hal.html#structdspi__slave__config__t">More...</a><br/></td></tr>
<tr class="separator:structdspi__slave__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__baud__rate__divisors__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">dspi_baud_rate_divisors_t</a></td></tr>
<tr class="memdesc:structdspi__baud__rate__divisors__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI baud rate divisors settings configuration structure.  <a href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">More...</a><br/></td></tr>
<tr class="separator:structdspi__baud__rate__divisors__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__command__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a></td></tr>
<tr class="memdesc:structdspi__command__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI command and data configuration structure.  <a href="group__dspi__hal.html#structdspi__command__config__t">More...</a><br/></td></tr>
<tr class="separator:structdspi__command__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga34b3b8e88f67e380c7e5f50e2422774c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga34b3b8e88f67e380c7e5f50e2422774c">dspi_status_t</a> { <br/>
&#160;&#160;<b>kStatus_DSPI_Success</b> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca9e7142dae4811be5426a39b6ddb40c31">kStatus_DSPI_SlaveTxUnderrun</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774caba716de1ad68e6351cd2d26d0985b2e6">kStatus_DSPI_SlaveRxOverrun</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca2509eed6de02d7a5c463d3c7b8b68eef">kStatus_DSPI_Timeout</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774cad5ecc8346da4119b8609c6bcb4c57e40">kStatus_DSPI_Busy</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774cacec0b51b1aaabedb0343cdbb07754d01">kStatus_DSPI_NoTransferInProgress</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca41231c8e5ed53006eaa1a49ed5a5a904">kStatus_DSPI_InvalidBitCount</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca6c53f1865e5e78c67f06ff1238b27fdc">kStatus_DSPI_InvalidInstanceNumber</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774cac1713712f0410e28da008d714734a6bd">kStatus_DSPI_OutOfRange</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774caf9d86eb05e2c36c02d48a0a7d7211f54">kStatus_DSPI_InvalidParameter</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca7ed3bba3d9e8ca3004a606ba549f2207">kStatus_DSPI_NonInit</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774caceee7c3c74451633151cf7525bc25c43">kStatus_DSPI_Initialized</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca4e0cc112020f92b3d0d6650969750f11">kStatus_DSPI_DMAChannelInvalid</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774caaae2ba17a6a622142816b0ffec7b9f7a">kStatus_DSPI_Error</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774cadee62efed1219cb7f4d77f050a7cbc2d">kStatus_DSPI_EdmaStcdUnaligned32Error</a>
<br/>
 }</td></tr>
<tr class="memdesc:ga34b3b8e88f67e380c7e5f50e2422774c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error codes for the DSPI driver.  <a href="group__dspi__hal.html#ga34b3b8e88f67e380c7e5f50e2422774c">More...</a><br/></td></tr>
<tr class="separator:ga34b3b8e88f67e380c7e5f50e2422774c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f974015f32db057dafada8b95641aa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gad7f974015f32db057dafada8b95641aa">dspi_master_slave_mode_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggad7f974015f32db057dafada8b95641aaabf70091c32d55b88b5cdf4993fd252b6">kDspiMaster</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggad7f974015f32db057dafada8b95641aaaff050dc09b18c67f40105d176c787e0a">kDspiSlave</a> = 0
<br/>
 }</td></tr>
<tr class="memdesc:gad7f974015f32db057dafada8b95641aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master or slave configuration.  <a href="group__dspi__hal.html#gad7f974015f32db057dafada8b95641aa">More...</a><br/></td></tr>
<tr class="separator:gad7f974015f32db057dafada8b95641aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0a9074742794ef89f597d220296651"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1e0a9074742794ef89f597d220296651">dspi_clock_polarity_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1e0a9074742794ef89f597d220296651afffdb6de18c3b46c509c406ac7230586">kDspiClockPolarity_ActiveHigh</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1e0a9074742794ef89f597d220296651a415b9652394fc6b7c50f5d5377426b13">kDspiClockPolarity_ActiveLow</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga1e0a9074742794ef89f597d220296651"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock polarity configuration for a given CTAR.  <a href="group__dspi__hal.html#ga1e0a9074742794ef89f597d220296651">More...</a><br/></td></tr>
<tr class="separator:ga1e0a9074742794ef89f597d220296651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4269ec144334dd60666a92e6fd2c1476"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4269ec144334dd60666a92e6fd2c1476">dspi_clock_phase_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4269ec144334dd60666a92e6fd2c1476ada723d5970a0b0a28d96a0e707cabd9c">kDspiClockPhase_FirstEdge</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4269ec144334dd60666a92e6fd2c1476a4f1c4fe8e246d3a87f60c99d214d8921">kDspiClockPhase_SecondEdge</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga4269ec144334dd60666a92e6fd2c1476"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock phase configuration for a given CTAR.  <a href="group__dspi__hal.html#ga4269ec144334dd60666a92e6fd2c1476">More...</a><br/></td></tr>
<tr class="separator:ga4269ec144334dd60666a92e6fd2c1476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fad8ae17b680f6dddfd798c9d3b30d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga06fad8ae17b680f6dddfd798c9d3b30d">dspi_shift_direction_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga06fad8ae17b680f6dddfd798c9d3b30daed75ebb641f649ff0c4eb77d2624bcf2">kDspiMsbFirst</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga06fad8ae17b680f6dddfd798c9d3b30da582f124b275827ec23b5e4a1a70b25a7">kDspiLsbFirst</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga06fad8ae17b680f6dddfd798c9d3b30d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data shifter direction options for a given CTAR.  <a href="group__dspi__hal.html#ga06fad8ae17b680f6dddfd798c9d3b30d">More...</a><br/></td></tr>
<tr class="separator:ga06fad8ae17b680f6dddfd798c9d3b30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992d5562af4cf4c45371feb8c5c1a1bf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga992d5562af4cf4c45371feb8c5c1a1bfa21d94da5d7c4e6134907fad358147b35">kDspiCtar0</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga992d5562af4cf4c45371feb8c5c1a1bfa46f7fb3102bd17be1feeec4ef83f9573">kDspiCtar1</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga992d5562af4cf4c45371feb8c5c1a1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (CTAR) selection.  <a href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">More...</a><br/></td></tr>
<tr class="separator:ga992d5562af4cf4c45371feb8c5c1a1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab466e73cb54b2c023459d43918c4197d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab466e73cb54b2c023459d43918c4197dac82558209fcd03cfcff410f43ccd13df">kDspiPcs_ActiveHigh</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab466e73cb54b2c023459d43918c4197daf89a174f7da2c2d1dd94eaee5f451ac7">kDspiPcs_ActiveLow</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:gab466e73cb54b2c023459d43918c4197d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (PCS) Polarity configuration.  <a href="group__dspi__hal.html#gab466e73cb54b2c023459d43918c4197d">More...</a><br/></td></tr>
<tr class="separator:gab466e73cb54b2c023459d43918c4197d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9d9a8fe16a51e6c697a547ab65bef1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1abf98b398d467bec5ce1332e7769b9c97">kDspiPcs0</a> = 1 &lt;&lt; 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1aae6b37fc82d8d2b7425b85dd63172acf">kDspiPcs1</a> = 1 &lt;&lt; 1, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1aa57c28d2307f3a08d2ca37fede94704b">kDspiPcs2</a> = 1 &lt;&lt; 2, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1a009e764ff551a29673559bdf51e68b37">kDspiPcs3</a> = 1 &lt;&lt; 3, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1a68dbb918dfd1398b2b161142e99a2b76">kDspiPcs4</a> = 1 &lt;&lt; 4, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1a4fa2a14f449a06e76693a89b6861157c">kDspiPcs5</a> = 1 &lt;&lt; 5
<br/>
 }</td></tr>
<tr class="memdesc:ga3d9d9a8fe16a51e6c697a547ab65bef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (PCS) configuration (which PCS to configure)  <a href="group__dspi__hal.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">More...</a><br/></td></tr>
<tr class="separator:ga3d9d9a8fe16a51e6c697a547ab65bef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae783895e2917abe07adbe27a253510a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggae783895e2917abe07adbe27a253510a2a6031fe2cc4a3f05a525ed515736fe8fc">kDspiSckToSin_0Clock</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggae783895e2917abe07adbe27a253510a2a369e0c0de897725cc26ecbe774c52cea">kDspiSckToSin_1Clock</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggae783895e2917abe07adbe27a253510a2a22ba66b2d6cfc7ab9e75415894aa457d">kDspiSckToSin_2Clock</a> = 2
<br/>
 }</td></tr>
<tr class="memdesc:gae783895e2917abe07adbe27a253510a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Sample Point: Controls when the DSPI master samples SIN in Modified Transfer Format.  <a href="group__dspi__hal.html#gae783895e2917abe07adbe27a253510a2">More...</a><br/></td></tr>
<tr class="separator:gae783895e2917abe07adbe27a253510a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga317e18cc3009527f76f2a2e2fd969073"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga317e18cc3009527f76f2a2e2fd969073">dspi_fifo_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga317e18cc3009527f76f2a2e2fd969073a1bc4ddf8090ce2f77222df8b019b77de">kDspiTxFifo</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga317e18cc3009527f76f2a2e2fd969073a17a12e128e1f01f8024a4de10e7e09d5">kDspiRxFifo</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga317e18cc3009527f76f2a2e2fd969073"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI FIFO selects.  <a href="group__dspi__hal.html#ga317e18cc3009527f76f2a2e2fd969073">More...</a><br/></td></tr>
<tr class="separator:ga317e18cc3009527f76f2a2e2fd969073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c93ad318e54430c1230fc1dfff06894"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">dspi_dma_or_int_mode_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894ae6f189b379c53dc2ddc1ac1b509dae9e">kDspiGenerateIntReq</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894a3bb79d3c56c6110432d38dddef054344">kDspiGenerateDmaReq</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga3c93ad318e54430c1230fc1dfff06894"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Tx FIFO Fill and Rx FIFO Drain DMA or Interrupt configuration.  <a href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">More...</a><br/></td></tr>
<tr class="separator:ga3c93ad318e54430c1230fc1dfff06894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eede4254ab5c5dcc6455290794df4bb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba1250abd2c9532ec9024d4e4589b15c4e">kDspiTxComplete</a> = BP_SPI_RSER_TCF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba76ae26ce982dc760f34d43ef77aff4df">kDspiTxAndRxStatus</a> = BP_SPI_SR_TXRXS, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bbae26e3bb587466c7075af063a5a342b68">kDspiEndOfQueue</a> = BP_SPI_RSER_EOQF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba9e1094f02be24573437b71f3c64a78cd">kDspiTxFifoUnderflow</a> = BP_SPI_RSER_TFUF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bbac47470dc6b1cd08d73107f4aedb1ffb0">kDspiTxFifoFillRequest</a> = BP_SPI_RSER_TFFF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bbadd17f34827e8e5921d4c121569534239">kDspiRxFifoOverflow</a> = BP_SPI_RSER_RFOF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba573f7989c51c8a6fe6a48dd6388b32d1">kDspiRxFifoDrainRequest</a> = BP_SPI_RSER_RFDF_RE
<br/>
 }</td></tr>
<tr class="memdesc:ga4eede4254ab5c5dcc6455290794df4bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI status flags and interrupt request enable.  <a href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">More...</a><br/></td></tr>
<tr class="separator:ga4eede4254ab5c5dcc6455290794df4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab262d5ca72da94b034fe18d7d84ffa96"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab262d5ca72da94b034fe18d7d84ffa96">dspi_fifo_counter_pointer_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab262d5ca72da94b034fe18d7d84ffa96ac6931fb9e3b476e6fd89401b83ac3067">kDspiRxFifoPointer</a> = BP_SPI_SR_POPNXTPTR, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab262d5ca72da94b034fe18d7d84ffa96acf7633495ed23f4216d761ae1be426a3">kDspiRxFifoCounter</a> = BP_SPI_SR_RXCTR, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab262d5ca72da94b034fe18d7d84ffa96ae0c9617e48e3fb684e9358ada3925af3">kDspiTxFifoPointer</a> = BP_SPI_SR_TXNXTPTR, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab262d5ca72da94b034fe18d7d84ffa96a4f5aa8b944ed48d343f58caf405d4b2c">kDspiTxFifoCounter</a> = BP_SPI_SR_TXCTR
<br/>
 }</td></tr>
<tr class="memdesc:gab262d5ca72da94b034fe18d7d84ffa96"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI FIFO counter or pointer defines based on bit positions.  <a href="group__dspi__hal.html#gab262d5ca72da94b034fe18d7d84ffa96">More...</a><br/></td></tr>
<tr class="separator:gab262d5ca72da94b034fe18d7d84ffa96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca2fbee37b3cb046c075a7e765d64ed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">dspi_delay_type_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1ca2fbee37b3cb046c075a7e765d64eda1b1297e9388df6c83b58ca3bbb3cb267">kDspiPcsToSck</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1ca2fbee37b3cb046c075a7e765d64edae7abf34372d1fd3044103519f52865c8">kDspiLastSckToPcs</a> = 2, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1ca2fbee37b3cb046c075a7e765d64eda0993c646e3ceed8b6a36ae347592813f">kDspiAfterTransfer</a> = 3
<br/>
 }</td></tr>
<tr class="memdesc:ga1ca2fbee37b3cb046c075a7e765d64ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI delay type selection.  <a href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">More...</a><br/></td></tr>
<tr class="separator:ga1ca2fbee37b3cb046c075a7e765d64ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration</div></td></tr>
<tr class="memitem:gacd6eeaedf410e9e1f41b5b33649e2f53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gacd6eeaedf410e9e1f41b5b33649e2f53">DSPI_HAL_Init</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gacd6eeaedf410e9e1f41b5b33649e2f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restores the DSPI to reset the configuration.  <a href="group__dspi__hal.html#gacd6eeaedf410e9e1f41b5b33649e2f53">More...</a><br/></td></tr>
<tr class="separator:gacd6eeaedf410e9e1f41b5b33649e2f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584b151f7cac3dff32ad3ea2443f64c5"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga584b151f7cac3dff32ad3ea2443f64c5">DSPI_HAL_Enable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga584b151f7cac3dff32ad3ea2443f64c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DSPI peripheral and sets the MCR MDIS to 0.  <a href="group__dspi__hal.html#ga584b151f7cac3dff32ad3ea2443f64c5">More...</a><br/></td></tr>
<tr class="separator:ga584b151f7cac3dff32ad3ea2443f64c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7415446346130ae59e919c892e938d7e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga7415446346130ae59e919c892e938d7e">DSPI_HAL_Disable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga7415446346130ae59e919c892e938d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the DSPI peripheral, sets MCR MDIS to 1.  <a href="group__dspi__hal.html#ga7415446346130ae59e919c892e938d7e">More...</a><br/></td></tr>
<tr class="separator:ga7415446346130ae59e919c892e938d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3884240ccf644a9e72baa9bddaf879a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3884240ccf644a9e72baa9bddaf879a9">DSPI_HAL_SetBaudRate</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, uint32_t bitsPerSec, uint32_t sourceClockInHz)</td></tr>
<tr class="memdesc:ga3884240ccf644a9e72baa9bddaf879a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the DSPI baud rate in bits per second.  <a href="group__dspi__hal.html#ga3884240ccf644a9e72baa9bddaf879a9">More...</a><br/></td></tr>
<tr class="separator:ga3884240ccf644a9e72baa9bddaf879a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50dd7a2c010f8075d8781a5f11840687"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga50dd7a2c010f8075d8781a5f11840687">DSPI_HAL_SetBaudDivisors</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, const <a class="el" href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">dspi_baud_rate_divisors_t</a> *divisors)</td></tr>
<tr class="memdesc:ga50dd7a2c010f8075d8781a5f11840687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the baud rate divisors manually.  <a href="group__dspi__hal.html#ga50dd7a2c010f8075d8781a5f11840687">More...</a><br/></td></tr>
<tr class="separator:ga50dd7a2c010f8075d8781a5f11840687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbf146a1f41b2f98a6a6b6bf6a92f5f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaccbf146a1f41b2f98a6a6b6bf6a92f5f">DSPI_HAL_SetMasterSlaveMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#gad7f974015f32db057dafada8b95641aa">dspi_master_slave_mode_t</a> mode)</td></tr>
<tr class="memdesc:gaccbf146a1f41b2f98a6a6b6bf6a92f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI for master or slave.  <a href="group__dspi__hal.html#gaccbf146a1f41b2f98a6a6b6bf6a92f5f">More...</a><br/></td></tr>
<tr class="separator:gaccbf146a1f41b2f98a6a6b6bf6a92f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c73312d54d89851f107da174bbcf00"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga33c73312d54d89851f107da174bbcf00">DSPI_HAL_IsMaster</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga33c73312d54d89851f107da174bbcf00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the DSPI module is in master mode.  <a href="group__dspi__hal.html#ga33c73312d54d89851f107da174bbcf00">More...</a><br/></td></tr>
<tr class="separator:ga33c73312d54d89851f107da174bbcf00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e28abe7e0835cbcf45d7d1619933974"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga5e28abe7e0835cbcf45d7d1619933974">DSPI_HAL_SetContinuousSckCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga5e28abe7e0835cbcf45d7d1619933974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI for the continuous SCK operation.  <a href="group__dspi__hal.html#ga5e28abe7e0835cbcf45d7d1619933974">More...</a><br/></td></tr>
<tr class="separator:ga5e28abe7e0835cbcf45d7d1619933974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea455e047a2083e5d4ed49bbafadb89"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gafea455e047a2083e5d4ed49bbafadb89">DSPI_HAL_SetModifiedTimingFormatCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:gafea455e047a2083e5d4ed49bbafadb89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI to enable modified timing format.  <a href="group__dspi__hal.html#gafea455e047a2083e5d4ed49bbafadb89">More...</a><br/></td></tr>
<tr class="separator:gafea455e047a2083e5d4ed49bbafadb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33aaa13008b3e4f27998d38fa23ce6f1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga33aaa13008b3e4f27998d38fa23ce6f1">DSPI_HAL_SetRxFifoOverwriteCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga33aaa13008b3e4f27998d38fa23ce6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI received FIFO overflow overwrite enable.  <a href="group__dspi__hal.html#ga33aaa13008b3e4f27998d38fa23ce6f1">More...</a><br/></td></tr>
<tr class="separator:ga33aaa13008b3e4f27998d38fa23ce6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6204761965cfc6d7ad5fe88ff4529162"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga6204761965cfc6d7ad5fe88ff4529162">DSPI_HAL_SetPcsPolarityMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a> pcs, <a class="el" href="group__dspi__hal.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a> activeLowOrHigh)</td></tr>
<tr class="memdesc:ga6204761965cfc6d7ad5fe88ff4529162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI peripheral chip select polarity.  <a href="group__dspi__hal.html#ga6204761965cfc6d7ad5fe88ff4529162">More...</a><br/></td></tr>
<tr class="separator:ga6204761965cfc6d7ad5fe88ff4529162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83363cb5c1c771b1dadfbb4e6a5b84f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga83363cb5c1c771b1dadfbb4e6a5b84f9">DSPI_HAL_SetFifoCmd</a> (uint32_t baseAddr, bool enableTxFifo, bool enableRxFifo)</td></tr>
<tr class="memdesc:ga83363cb5c1c771b1dadfbb4e6a5b84f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables (or disables) the DSPI FIFOs.  <a href="group__dspi__hal.html#ga83363cb5c1c771b1dadfbb4e6a5b84f9">More...</a><br/></td></tr>
<tr class="separator:ga83363cb5c1c771b1dadfbb4e6a5b84f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc1d890bdeca0e0dd2b289d124e78b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4cc1d890bdeca0e0dd2b289d124e78b5">DSPI_HAL_SetFlushFifoCmd</a> (uint32_t baseAddr, bool enableFlushTxFifo, bool enableFlushRxFifo)</td></tr>
<tr class="memdesc:ga4cc1d890bdeca0e0dd2b289d124e78b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes the DSPI FIFOs.  <a href="group__dspi__hal.html#ga4cc1d890bdeca0e0dd2b289d124e78b5">More...</a><br/></td></tr>
<tr class="separator:ga4cc1d890bdeca0e0dd2b289d124e78b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca76efc7cba29e69b79f18033b4126d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gacca76efc7cba29e69b79f18033b4126d">DSPI_HAL_SetDatainSamplepointMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a> samplePnt)</td></tr>
<tr class="memdesc:gacca76efc7cba29e69b79f18033b4126d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the time when the DSPI master samples SIN in the Modified Transfer Format.  <a href="group__dspi__hal.html#gacca76efc7cba29e69b79f18033b4126d">More...</a><br/></td></tr>
<tr class="separator:gacca76efc7cba29e69b79f18033b4126d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1253aa52573b11b7711884d82404c9"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1e1253aa52573b11b7711884d82404c9">DSPI_HAL_StartTransfer</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga1e1253aa52573b11b7711884d82404c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts the DSPI transfers, clears HALT bit in MCR.  <a href="group__dspi__hal.html#ga1e1253aa52573b11b7711884d82404c9">More...</a><br/></td></tr>
<tr class="separator:ga1e1253aa52573b11b7711884d82404c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ee51278faa1f58253a2e4c57d40fb3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab7ee51278faa1f58253a2e4c57d40fb3">DSPI_HAL_StopTransfer</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gab7ee51278faa1f58253a2e4c57d40fb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops (halts) DSPI transfers, sets HALT bit in MCR.  <a href="group__dspi__hal.html#gab7ee51278faa1f58253a2e4c57d40fb3">More...</a><br/></td></tr>
<tr class="separator:gab7ee51278faa1f58253a2e4c57d40fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349aed7131a754766b0375ba2028daf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__hal.html#ga34b3b8e88f67e380c7e5f50e2422774c">dspi_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga349aed7131a754766b0375ba2028daf9">DSPI_HAL_SetDataFormat</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, const <a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a> *config)</td></tr>
<tr class="memdesc:ga349aed7131a754766b0375ba2028daf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the data format for a particular CTAR.  <a href="group__dspi__hal.html#ga349aed7131a754766b0375ba2028daf9">More...</a><br/></td></tr>
<tr class="separator:ga349aed7131a754766b0375ba2028daf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777d6d624b0d638b3ec3e4532e26e2ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga777d6d624b0d638b3ec3e4532e26e2ad">DSPI_HAL_SetDelay</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, uint32_t prescaler, uint32_t scaler, <a class="el" href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">dspi_delay_type_t</a> whichDelay)</td></tr>
<tr class="memdesc:ga777d6d624b0d638b3ec3e4532e26e2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually configures the delay prescaler and scaler for a particular CTAR.  <a href="group__dspi__hal.html#ga777d6d624b0d638b3ec3e4532e26e2ad">More...</a><br/></td></tr>
<tr class="separator:ga777d6d624b0d638b3ec3e4532e26e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga93d0ac8aa458b6cce74efd6d7eb7f3c7">DSPI_HAL_CalculateDelay</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, <a class="el" href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">dspi_delay_type_t</a> whichDelay, uint32_t sourceClockInHz, uint32_t delayInNanoSec)</td></tr>
<tr class="memdesc:ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds.  <a href="group__dspi__hal.html#ga93d0ac8aa458b6cce74efd6d7eb7f3c7">More...</a><br/></td></tr>
<tr class="separator:ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a946e271bf2f6bcbed00ccb2bd51143"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3a946e271bf2f6bcbed00ccb2bd51143">DSPI_HAL_GetMasterPushrRegAddr</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga3a946e271bf2f6bcbed00ccb2bd51143"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI master PUSHR data register address for DMA operation.  <a href="group__dspi__hal.html#ga3a946e271bf2f6bcbed00ccb2bd51143">More...</a><br/></td></tr>
<tr class="separator:ga3a946e271bf2f6bcbed00ccb2bd51143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a357a35083644c47d120e045411875"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga68a357a35083644c47d120e045411875">DSPI_HAL_GetSlavePushrRegAddr</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga68a357a35083644c47d120e045411875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI slave PUSHR data register address for DMA operation.  <a href="group__dspi__hal.html#ga68a357a35083644c47d120e045411875">More...</a><br/></td></tr>
<tr class="separator:ga68a357a35083644c47d120e045411875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b29a554501b3d5a3b28079b4b84de7"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaa9b29a554501b3d5a3b28079b4b84de7">DSPI_HAL_GetPoprRegAddr</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaa9b29a554501b3d5a3b28079b4b84de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI POPR data register address for DMA operation.  <a href="group__dspi__hal.html#gaa9b29a554501b3d5a3b28079b4b84de7">More...</a><br/></td></tr>
<tr class="separator:gaa9b29a554501b3d5a3b28079b4b84de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Low power</div></td></tr>
<tr class="memitem:gabc432d90aa9f7fc642b996d536236d39"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gabc432d90aa9f7fc642b996d536236d39">DSPI_HAL_SetDozemodeCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:gabc432d90aa9f7fc642b996d536236d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI operation during doze mode.  <a href="group__dspi__hal.html#gabc432d90aa9f7fc642b996d536236d39">More...</a><br/></td></tr>
<tr class="separator:gabc432d90aa9f7fc642b996d536236d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupts</div></td></tr>
<tr class="memitem:ga39e1c8668d664e897a0eba1efa99a79b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga39e1c8668d664e897a0eba1efa99a79b">DSPI_HAL_SetTxFifoFillDmaIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">dspi_dma_or_int_mode_t</a> mode, bool enable)</td></tr>
<tr class="memdesc:ga39e1c8668d664e897a0eba1efa99a79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI Tx FIFO fill request to generate DMA or interrupt requests.  <a href="group__dspi__hal.html#ga39e1c8668d664e897a0eba1efa99a79b">More...</a><br/></td></tr>
<tr class="separator:ga39e1c8668d664e897a0eba1efa99a79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae755726cfcdb0e1b1dd97124ddf70c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3ae755726cfcdb0e1b1dd97124ddf70c">DSPI_HAL_SetRxFifoDrainDmaIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">dspi_dma_or_int_mode_t</a> mode, bool enable)</td></tr>
<tr class="memdesc:ga3ae755726cfcdb0e1b1dd97124ddf70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI Rx FIFO Drain request to generate DMA or interrupt requests.  <a href="group__dspi__hal.html#ga3ae755726cfcdb0e1b1dd97124ddf70c">More...</a><br/></td></tr>
<tr class="separator:ga3ae755726cfcdb0e1b1dd97124ddf70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33301419ad92394cc238fc4ae5c020b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga33301419ad92394cc238fc4ae5c020b9">DSPI_HAL_SetIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> interruptSrc, bool enable)</td></tr>
<tr class="memdesc:ga33301419ad92394cc238fc4ae5c020b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI interrupts.  <a href="group__dspi__hal.html#ga33301419ad92394cc238fc4ae5c020b9">More...</a><br/></td></tr>
<tr class="separator:ga33301419ad92394cc238fc4ae5c020b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6269adfc55b9491fadc421f9379b09d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gae6269adfc55b9491fadc421f9379b09d">DSPI_HAL_GetIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> interruptSrc)</td></tr>
<tr class="memdesc:gae6269adfc55b9491fadc421f9379b09d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets DSPI interrupt configuration, returns if interrupt request is enabled or disabled.  <a href="group__dspi__hal.html#gae6269adfc55b9491fadc421f9379b09d">More...</a><br/></td></tr>
<tr class="separator:gae6269adfc55b9491fadc421f9379b09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status</div></td></tr>
<tr class="memitem:ga8c42322c55e7d9d318b581fc981c89c6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8c42322c55e7d9d318b581fc981c89c6">DSPI_HAL_GetStatusFlag</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> statusFlag)</td></tr>
<tr class="memdesc:ga8c42322c55e7d9d318b581fc981c89c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI status flag state.  <a href="group__dspi__hal.html#ga8c42322c55e7d9d318b581fc981c89c6">More...</a><br/></td></tr>
<tr class="separator:ga8c42322c55e7d9d318b581fc981c89c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9d325c7fe89f3400c7046e17b87d40"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaae9d325c7fe89f3400c7046e17b87d40">DSPI_HAL_ClearStatusFlag</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> statusFlag)</td></tr>
<tr class="memdesc:gaae9d325c7fe89f3400c7046e17b87d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DSPI status flag.  <a href="group__dspi__hal.html#gaae9d325c7fe89f3400c7046e17b87d40">More...</a><br/></td></tr>
<tr class="separator:gaae9d325c7fe89f3400c7046e17b87d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e7e74f0bd1578ae29db9dd5ca11089"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga43e7e74f0bd1578ae29db9dd5ca11089">DSPI_HAL_GetFifoCountOrPtr</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#gab262d5ca72da94b034fe18d7d84ffa96">dspi_fifo_counter_pointer_t</a> desiredParameter)</td></tr>
<tr class="memdesc:ga43e7e74f0bd1578ae29db9dd5ca11089"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI FIFO counter or pointer.  <a href="group__dspi__hal.html#ga43e7e74f0bd1578ae29db9dd5ca11089">More...</a><br/></td></tr>
<tr class="separator:ga43e7e74f0bd1578ae29db9dd5ca11089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Data transfer</div></td></tr>
<tr class="memitem:ga770e395a5fd02dacb50302d3f02ff19f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga770e395a5fd02dacb50302d3f02ff19f">DSPI_HAL_ReadData</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga770e395a5fd02dacb50302d3f02ff19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the data buffer.  <a href="group__dspi__hal.html#ga770e395a5fd02dacb50302d3f02ff19f">More...</a><br/></td></tr>
<tr class="separator:ga770e395a5fd02dacb50302d3f02ff19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed35722a337d7b03bed85a1875ff7f90"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaed35722a337d7b03bed85a1875ff7f90">DSPI_HAL_WriteDataSlavemode</a> (uint32_t baseAddr, uint32_t data)</td></tr>
<tr class="memdesc:gaed35722a337d7b03bed85a1875ff7f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, slave mode.  <a href="group__dspi__hal.html#gaed35722a337d7b03bed85a1875ff7f90">More...</a><br/></td></tr>
<tr class="separator:gaed35722a337d7b03bed85a1875ff7f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59fd8cb39b575f28e4e245e45b4881d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab59fd8cb39b575f28e4e245e45b4881d">DSPI_HAL_WriteDataSlavemodeBlocking</a> (uint32_t baseAddr, uint32_t data)</td></tr>
<tr class="memdesc:gab59fd8cb39b575f28e4e245e45b4881d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, slave mode and waits till data was transmitted and return .  <a href="group__dspi__hal.html#gab59fd8cb39b575f28e4e245e45b4881d">More...</a><br/></td></tr>
<tr class="separator:gab59fd8cb39b575f28e4e245e45b4881d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c96db580d27200d4afc44383f52d73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab0c96db580d27200d4afc44383f52d73">DSPI_HAL_WriteDataMastermode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> *command, uint16_t data)</td></tr>
<tr class="memdesc:gab0c96db580d27200d4afc44383f52d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, master mode.  <a href="group__dspi__hal.html#gab0c96db580d27200d4afc44383f52d73">More...</a><br/></td></tr>
<tr class="separator:gab0c96db580d27200d4afc44383f52d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b29aae7daf75de09c4a8e6b637bd7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga59b29aae7daf75de09c4a8e6b637bd7c">DSPI_HAL_WriteDataMastermodeBlocking</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> *command, uint16_t data)</td></tr>
<tr class="memdesc:ga59b29aae7daf75de09c4a8e6b637bd7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, master mode and waits till complete to return.  <a href="group__dspi__hal.html#ga59b29aae7daf75de09c4a8e6b637bd7c">More...</a><br/></td></tr>
<tr class="separator:ga59b29aae7daf75de09c4a8e6b637bd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2bccb53a90191f3b2a683e15bb2be7d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaf2bccb53a90191f3b2a683e15bb2be7d">DSPI_HAL_WriteCmdDataMastermode</a> (uint32_t baseAddr, uint32_t data)</td></tr>
<tr class="memdesc:gaf2bccb53a90191f3b2a683e15bb2be7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a 32-bit data word (16-bit command appended with 16-bit data) into the data buffer, master mode.  <a href="group__dspi__hal.html#gaf2bccb53a90191f3b2a683e15bb2be7d">More...</a><br/></td></tr>
<tr class="separator:gaf2bccb53a90191f3b2a683e15bb2be7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798ae83d7a4866fcd1b0bf9f87b82f98"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga798ae83d7a4866fcd1b0bf9f87b82f98">DSPI_HAL_WriteCmdDataMastermodeBlocking</a> (uint32_t baseAddr, uint32_t data)</td></tr>
<tr class="memdesc:ga798ae83d7a4866fcd1b0bf9f87b82f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a 32-bit data word (16-bit command appended with 16-bit data) into the data buffer, master mode and waits till complete to return.  <a href="group__dspi__hal.html#ga798ae83d7a4866fcd1b0bf9f87b82f98">More...</a><br/></td></tr>
<tr class="separator:ga798ae83d7a4866fcd1b0bf9f87b82f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd40267bbafecca951fb100861caf18"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4cd40267bbafecca951fb100861caf18">DSPI_HAL_GetTransferCount</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga4cd40267bbafecca951fb100861caf18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the transfer count.  <a href="group__dspi__hal.html#ga4cd40267bbafecca951fb100861caf18">More...</a><br/></td></tr>
<tr class="separator:ga4cd40267bbafecca951fb100861caf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952a0fe945b922e0866cef728c34bf11"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga952a0fe945b922e0866cef728c34bf11">DSPI_HAL_PresetTransferCount</a> (uint32_t baseAddr, uint16_t presetValue)</td></tr>
<tr class="memdesc:ga952a0fe945b922e0866cef728c34bf11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-sets the transfer count.  <a href="group__dspi__hal.html#ga952a0fe945b922e0866cef728c34bf11">More...</a><br/></td></tr>
<tr class="separator:ga952a0fe945b922e0866cef728c34bf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427da7ba440de1c66e41f13e38d0934b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga427da7ba440de1c66e41f13e38d0934b">DSPI_HAL_GetFormattedCommand</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> *command)</td></tr>
<tr class="memdesc:ga427da7ba440de1c66e41f13e38d0934b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the DSPI command word formatted to the PUSHR data register bit field.  <a href="group__dspi__hal.html#ga427da7ba440de1c66e41f13e38d0934b">More...</a><br/></td></tr>
<tr class="separator:ga427da7ba440de1c66e41f13e38d0934b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Debug</div></td></tr>
<tr class="memitem:ga524e117873f9f93c2118f0175b9f6cc5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga524e117873f9f93c2118f0175b9f6cc5">DSPI_HAL_GetFifoData</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga317e18cc3009527f76f2a2e2fd969073">dspi_fifo_t</a> whichFifo, uint32_t whichFifoEntry)</td></tr>
<tr class="memdesc:ga524e117873f9f93c2118f0175b9f6cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads FIFO registers for debug purposes.  <a href="group__dspi__hal.html#ga524e117873f9f93c2118f0175b9f6cc5">More...</a><br/></td></tr>
<tr class="separator:ga524e117873f9f93c2118f0175b9f6cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da774b2fa7db1ad928a56506bc95259"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1da774b2fa7db1ad928a56506bc95259">DSPI_HAL_SetHaltInDebugmodeCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga1da774b2fa7db1ad928a56506bc95259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI to halt during debug mode.  <a href="group__dspi__hal.html#ga1da774b2fa7db1ad928a56506bc95259">More...</a><br/></td></tr>
<tr class="separator:ga1da774b2fa7db1ad928a56506bc95259"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga993b705647483cd93defcf07c2e1f4a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga993b705647483cd93defcf07c2e1f4a6"></a>
static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_baudratePrescaler</b> [] = { 2, 3, 5, 7 }</td></tr>
<tr class="separator:ga993b705647483cd93defcf07c2e1f4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac380ff31ff30bfa8e44d237b10dbdc0"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_baudrateScaler</b> []</td></tr>
<tr class="separator:gaac380ff31ff30bfa8e44d237b10dbdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ae314d9f533abf022e5c62e9d19e33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87ae314d9f533abf022e5c62e9d19e33"></a>
static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_delayPrescaler</b> [] = { 1, 3, 5, 7 }</td></tr>
<tr class="separator:ga87ae314d9f533abf022e5c62e9d19e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa48ccaa29382bbed121b1940ad6df2"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_delayScaler</b> []</td></tr>
<tr class="separator:ga8aa48ccaa29382bbed121b1940ad6df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd24631b7048622d7cfb8583755a506"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bd24631b7048622d7cfb8583755a506"></a>
const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>spi_base_addr</b> []</td></tr>
<tr class="separator:ga6bd24631b7048622d7cfb8583755a506"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">Fri Dec 12 2014 &copy; 2014 Freescale Semiconductor, Inc. All rights reserved. 
    </li>
  </ul>
</div>
</body>
</html>
