

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Feb  4 14:53:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir2
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      120|      120|  0.600 us|  0.600 us|  121|  121|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_local_loc = alloca i64 1"   --->   Operation 7 'alloca' 'a_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_local_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'a_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_local_2_loc = alloca i64 1"   --->   Operation 9 'alloca' 'a_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_local_3_loc = alloca i64 1"   --->   Operation 10 'alloca' 'a_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_local_4_loc = alloca i64 1"   --->   Operation 11 'alloca' 'a_local_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_local_5_loc = alloca i64 1"   --->   Operation 12 'alloca' 'a_local_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_local_6_loc = alloca i64 1"   --->   Operation 13 'alloca' 'a_local_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_local_7_loc = alloca i64 1"   --->   Operation 14 'alloca' 'a_local_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_local_8_loc = alloca i64 1"   --->   Operation 15 'alloca' 'a_local_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_local_9_loc = alloca i64 1"   --->   Operation 16 'alloca' 'a_local_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_loc = alloca i64 1"   --->   Operation 17 'alloca' 'reg_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_1_loc = alloca i64 1"   --->   Operation 18 'alloca' 'reg_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_2_loc = alloca i64 1"   --->   Operation 19 'alloca' 'reg_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_3_loc = alloca i64 1"   --->   Operation 20 'alloca' 'reg_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_4_loc = alloca i64 1"   --->   Operation 21 'alloca' 'reg_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_5_loc = alloca i64 1"   --->   Operation 22 'alloca' 'reg_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_6_loc = alloca i64 1"   --->   Operation 23 'alloca' 'reg_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_7_loc = alloca i64 1"   --->   Operation 24 'alloca' 'reg_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_8_loc = alloca i64 1"   --->   Operation 25 'alloca' 'reg_8_loc' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_1, i32 %reg_8_loc, i32 %reg_7_loc, i32 %reg_6_loc, i32 %reg_5_loc, i32 %reg_4_loc, i32 %reg_3_loc, i32 %reg_2_loc, i32 %reg_1_loc, i32 %reg_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 27 [2/2] (0.07ns)   --->   "%call_ln0 = call void @fir_Pipeline_read_a, i32 %a, i32 %a_local_9_loc, i32 %a_local_8_loc, i32 %a_local_7_loc, i32 %a_local_6_loc, i32 %a_local_5_loc, i32 %a_local_4_loc, i32 %a_local_3_loc, i32 %a_local_2_loc, i32 %a_local_1_loc, i32 %a_local_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 28 [1/2] (1.65ns)   --->   "%call_ln0 = call void @fir_Pipeline_1, i32 %reg_8_loc, i32 %reg_7_loc, i32 %reg_6_loc, i32 %reg_5_loc, i32 %reg_4_loc, i32 %reg_3_loc, i32 %reg_2_loc, i32 %reg_1_loc, i32 %reg_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 29 [1/2] (1.65ns)   --->   "%call_ln0 = call void @fir_Pipeline_read_a, i32 %a, i32 %a_local_9_loc, i32 %a_local_8_loc, i32 %a_local_7_loc, i32 %a_local_6_loc, i32 %a_local_5_loc, i32 %a_local_4_loc, i32 %a_local_3_loc, i32 %a_local_2_loc, i32 %a_local_1_loc, i32 %a_local_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%reg_8_loc_load = load i32 %reg_8_loc"   --->   Operation 30 'load' 'reg_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%reg_7_loc_load = load i32 %reg_7_loc"   --->   Operation 31 'load' 'reg_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%reg_6_loc_load = load i32 %reg_6_loc"   --->   Operation 32 'load' 'reg_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%reg_5_loc_load = load i32 %reg_5_loc"   --->   Operation 33 'load' 'reg_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%reg_4_loc_load = load i32 %reg_4_loc"   --->   Operation 34 'load' 'reg_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%reg_3_loc_load = load i32 %reg_3_loc"   --->   Operation 35 'load' 'reg_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%reg_2_loc_load = load i32 %reg_2_loc"   --->   Operation 36 'load' 'reg_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%reg_1_loc_load = load i32 %reg_1_loc"   --->   Operation 37 'load' 'reg_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%reg_loc_load = load i32 %reg_loc"   --->   Operation 38 'load' 'reg_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%a_local_9_loc_load = load i32 %a_local_9_loc"   --->   Operation 39 'load' 'a_local_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%a_local_8_loc_load = load i32 %a_local_8_loc"   --->   Operation 40 'load' 'a_local_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%a_local_7_loc_load = load i32 %a_local_7_loc"   --->   Operation 41 'load' 'a_local_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%a_local_6_loc_load = load i32 %a_local_6_loc"   --->   Operation 42 'load' 'a_local_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%a_local_5_loc_load = load i32 %a_local_5_loc"   --->   Operation 43 'load' 'a_local_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%a_local_4_loc_load = load i32 %a_local_4_loc"   --->   Operation 44 'load' 'a_local_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%a_local_3_loc_load = load i32 %a_local_3_loc"   --->   Operation 45 'load' 'a_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%a_local_2_loc_load = load i32 %a_local_2_loc"   --->   Operation 46 'load' 'a_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%a_local_1_loc_load = load i32 %a_local_1_loc"   --->   Operation 47 'load' 'a_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%a_local_loc_load = load i32 %a_local_loc"   --->   Operation 48 'load' 'a_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.49ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %reg_8_loc_load, i32 %reg_7_loc_load, i32 %reg_6_loc_load, i32 %reg_5_loc_load, i32 %reg_4_loc_load, i32 %reg_3_loc_load, i32 %reg_2_loc_load, i32 %reg_1_loc_load, i32 %reg_loc_load, i32 %in_r, i32 %a_local_4_loc_load, i32 %a_local_6_loc_load, i32 %a_local_loc_load, i32 %a_local_9_loc_load, i32 %a_local_7_loc_load, i32 %a_local_8_loc_load, i32 %a_local_2_loc_load, i32 %a_local_1_loc_load, i32 %a_local_5_loc_load, i32 %a_local_3_loc_load, i32 %out_r"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.69>
ST_5 : Operation 50 [1/2] (2.69ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %reg_8_loc_load, i32 %reg_7_loc_load, i32 %reg_6_loc_load, i32 %reg_5_loc_load, i32 %reg_4_loc_load, i32 %reg_3_loc_load, i32 %reg_2_loc_load, i32 %reg_1_loc_load, i32 %reg_loc_load, i32 %in_r, i32 %a_local_4_loc_load, i32 %a_local_6_loc_load, i32 %a_local_loc_load, i32 %a_local_9_loc_load, i32 %a_local_7_loc_load, i32 %a_local_8_loc_load, i32 %a_local_2_loc_load, i32 %a_local_1_loc_load, i32 %a_local_5_loc_load, i32 %a_local_3_loc_load, i32 %out_r"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [fir.cpp:3]   --->   Operation 51 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0" [fir.cpp:3]   --->   Operation 52 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [fir.cpp:31]   --->   Operation 60 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.079ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'fir_Pipeline_read_a' [42]  (0.079 ns)

 <State 3>: 1.651ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'fir_Pipeline_1' [32]  (1.651 ns)

 <State 4>: 3.499ns
The critical path consists of the following:
	'load' operation 32 bit ('reg_8_loc_load') on local variable 'reg_8_loc' [33]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'fir_Pipeline_sample_loop' [53]  (3.499 ns)

 <State 5>: 2.690ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'fir_Pipeline_sample_loop' [53]  (2.690 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
