<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/polar/ECE455_Capstone_Final/impl/gwsynthesis/ECE455_Capstone_Final.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/polar/ECE455_Capstone_Final/src/ECE455_Capstone_Final.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/polar/ECE455_Capstone_Final/src/ECE455_Capstone_Final.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec  9 12:11:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13636</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>17335</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50m</td>
<td>50.000(MHz)</td>
<td>66.339(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.926</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/cur_state_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.001</td>
<td>15.011</td>
</tr>
<tr>
<td>2</td>
<td>5.450</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_19_s1/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/cur_state_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>14.481</td>
</tr>
<tr>
<td>3</td>
<td>5.976</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/bit_cnt_11_s1/Q</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/cur_state_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.026</td>
<td>13.934</td>
</tr>
<tr>
<td>4</td>
<td>6.265</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_12_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>13.674</td>
</tr>
<tr>
<td>5</td>
<td>6.359</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_13_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>13.576</td>
</tr>
<tr>
<td>6</td>
<td>6.360</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_3_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>13.589</td>
</tr>
<tr>
<td>7</td>
<td>6.436</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_13_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>13.502</td>
</tr>
<tr>
<td>8</td>
<td>6.488</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_3_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>13.460</td>
</tr>
<tr>
<td>9</td>
<td>6.510</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/cur_state_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.033</td>
<td>13.459</td>
</tr>
<tr>
<td>10</td>
<td>6.534</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_8_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>13.395</td>
</tr>
<tr>
<td>11</td>
<td>6.543</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_14_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>13.396</td>
</tr>
<tr>
<td>12</td>
<td>6.575</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_10_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>13.364</td>
</tr>
<tr>
<td>13</td>
<td>6.726</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_12_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>13.223</td>
</tr>
<tr>
<td>14</td>
<td>6.728</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_1_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>13.211</td>
</tr>
<tr>
<td>15</td>
<td>6.735</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_4_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>13.211</td>
</tr>
<tr>
<td>16</td>
<td>6.777</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_8_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>13.163</td>
</tr>
<tr>
<td>17</td>
<td>6.783</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_5_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>13.156</td>
</tr>
<tr>
<td>18</td>
<td>6.799</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_4_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>13.148</td>
</tr>
<tr>
<td>19</td>
<td>6.801</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_5_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>13.148</td>
</tr>
<tr>
<td>20</td>
<td>6.803</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>13.136</td>
</tr>
<tr>
<td>21</td>
<td>6.809</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_1_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.010</td>
<td>13.137</td>
</tr>
<tr>
<td>22</td>
<td>6.861</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_9_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.001</td>
<td>13.076</td>
</tr>
<tr>
<td>23</td>
<td>6.882</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_10_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.001</td>
<td>13.055</td>
</tr>
<tr>
<td>24</td>
<td>6.891</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_9_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>13.048</td>
</tr>
<tr>
<td>25</td>
<td>6.917</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_6_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>13.013</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.374</td>
<td>batt0/i2c0/sda_oe_s2/Q</td>
<td>batt0/i2c0/sda_oe_s2/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>batt0/i2c0/bit_cnt_3_s6/Q</td>
<td>batt0/i2c0/bit_cnt_3_s6/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.374</td>
<td>batt0/i2c0/div_cnt_3_s0/Q</td>
<td>batt0/i2c0/div_cnt_3_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>4</td>
<td>0.374</td>
<td>batt0/i2c0/div_cnt_4_s0/Q</td>
<td>batt0/i2c0/div_cnt_4_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>5</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[3].u_channel/u_spi_adc/bit_cntr_reg_0_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_spi_adc/bit_cntr_reg_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>6</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>7</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>8</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_10_s1/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_10_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>9</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_12_s1/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_12_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>10</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_24_s1/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_24_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>11</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>12</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[3].u_channel/output_en_s4/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/output_en_s4/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>13</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[3].u_channel/step_timer_15_s1/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/step_timer_15_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>14</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/state_1_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/state_1_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>15</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/bit_cntr_reg_0_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/bit_cntr_reg_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>16</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_dac/bit_cntr_reg_0_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_dac/bit_cntr_reg_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>17</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>18</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_24_s1/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_24_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>19</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_31_s1/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_31_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>20</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>21</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/i_nco_req_r_s4/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/i_nco_req_r_s4/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>22</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>23</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_6_s1/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_6_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>24</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>25</td>
<td>0.374</td>
<td>execute_cmd/gen_channels[1].u_channel/u_spi_adc/bit_cntr_reg_0_s0/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_spi_adc/bit_cntr_reg_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.992</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/mult_199_s1/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>7.741</td>
</tr>
<tr>
<td>2</td>
<td>12.210</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>7.524</td>
</tr>
<tr>
<td>3</td>
<td>12.211</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/n241_s0/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>7.533</td>
</tr>
<tr>
<td>4</td>
<td>12.922</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/mult_199_s1/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>6.811</td>
</tr>
<tr>
<td>5</td>
<td>13.122</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/n241_s0/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.024</td>
<td>6.603</td>
</tr>
<tr>
<td>6</td>
<td>13.516</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>6.218</td>
</tr>
<tr>
<td>7</td>
<td>14.564</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/mult_199_s1/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>5.170</td>
</tr>
<tr>
<td>8</td>
<td>14.747</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/n241_s0/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.024</td>
<td>4.978</td>
</tr>
<tr>
<td>9</td>
<td>15.170</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>4.564</td>
</tr>
<tr>
<td>10</td>
<td>15.849</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/mult_199_s1/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>3.885</td>
</tr>
<tr>
<td>11</td>
<td>16.051</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/n241_s0/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>3.693</td>
</tr>
<tr>
<td>12</td>
<td>16.455</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>3.279</td>
</tr>
<tr>
<td>13</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>14</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_7_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>15</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>16</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_13_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>17</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_14_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>18</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_12_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>19</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_13_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>20</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_11_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>21</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_12_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>22</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_14_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>23</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_15_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>24</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_2_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
<tr>
<td>25</td>
<td>17.800</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_9_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.038</td>
<td>1.815</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.104</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/reg_target_amp_12_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.908</td>
</tr>
<tr>
<td>2</td>
<td>1.104</td>
<td>rst_bt_n_s0/Q</td>
<td>u_asm/idx_1_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.908</td>
</tr>
<tr>
<td>3</td>
<td>1.104</td>
<td>rst_bt_n_s0/Q</td>
<td>u_asm/idx_2_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.908</td>
</tr>
<tr>
<td>4</td>
<td>1.104</td>
<td>rst_bt_n_s0/Q</td>
<td>u_asm/idx_3_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.908</td>
</tr>
<tr>
<td>5</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_8_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>6</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_4_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>7</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_9_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>8</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_12_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>9</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_14_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>10</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_17_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>11</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_18_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>12</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_19_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>13</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_24_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>14</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_26_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>15</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_27_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>16</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_freq_up_9_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>17</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_freq_up_10_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>18</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/req_s5/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>19</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_1_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>20</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>21</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_5_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>22</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_7_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>23</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_8_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>24</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_13_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
<tr>
<td>25</td>
<td>1.109</td>
<td>rst_bt_n_s0/Q</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.908</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.486</td>
<td>9.486</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/gen_channels[1].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.486</td>
<td>9.486</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.490</td>
<td>9.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.490</td>
<td>9.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/gen_channels[0].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.490</td>
<td>9.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.490</td>
<td>9.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.492</td>
<td>9.492</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/gen_channels[1].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.492</td>
<td>9.492</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.495</td>
<td>9.495</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/mult_39_s1</td>
</tr>
<tr>
<td>10</td>
<td>8.495</td>
<td>9.495</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.403</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n99_s0/I3</td>
</tr>
<tr>
<td>13.901</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n99_s0/F</td>
</tr>
<tr>
<td>14.101</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s24/I0</td>
</tr>
<tr>
<td>14.363</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s24/F</td>
</tr>
<tr>
<td>14.746</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s14/I3</td>
</tr>
<tr>
<td>15.267</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s14/F</td>
</tr>
<tr>
<td>15.270</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s11/I0</td>
</tr>
<tr>
<td>15.685</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s11/F</td>
</tr>
<tr>
<td>16.032</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s10/I1</td>
</tr>
<tr>
<td>16.548</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_state_0_s10/F</td>
</tr>
<tr>
<td>16.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/cur_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>21.474</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/cur_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.771, 51.770%; route: 6.857, 45.682%; tC2Q: 0.382, 2.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.372%; route: 0.856, 55.628%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.544</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[3][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_19_s1/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C50[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_19_s1/Q</td>
</tr>
<tr>
<td>2.697</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[2][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.158</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.296</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.812</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C50[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>3.972</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.498</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>5.373</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[3][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.871</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R11C55[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>6.591</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n67_s0/I3</td>
</tr>
<tr>
<td>7.107</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C57[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n67_s0/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C54[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_7_s/I1</td>
</tr>
<tr>
<td>8.107</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C54[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_7_s/COUT</td>
</tr>
<tr>
<td>8.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C54[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_8_s/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C54[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_8_s/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C54[1][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_9_s/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C54[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_9_s/COUT</td>
</tr>
<tr>
<td>8.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C54[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_10_s/CIN</td>
</tr>
<tr>
<td>8.257</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C54[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_10_s/COUT</td>
</tr>
<tr>
<td>8.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C54[2][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_11_s/CIN</td>
</tr>
<tr>
<td>8.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C54[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_11_s/COUT</td>
</tr>
<tr>
<td>8.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C55[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_12_s/CIN</td>
</tr>
<tr>
<td>8.551</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C55[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_nco_accum_12_s/SUM</td>
</tr>
<tr>
<td>9.038</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C54[2][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n94_s47/I0</td>
</tr>
<tr>
<td>9.594</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C54[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C55[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>9.644</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>9.644</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C55[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>9.694</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C55[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>9.943</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[3][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>10.233</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C55[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>10.238</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s5/I2</td>
</tr>
<tr>
<td>10.764</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n96_s5/F</td>
</tr>
<tr>
<td>11.229</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>11.492</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R12C51[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>12.267</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n96_s0/I3</td>
</tr>
<tr>
<td>12.793</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C55[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n96_s0/F</td>
</tr>
<tr>
<td>13.473</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s31/I0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s31/F</td>
</tr>
<tr>
<td>13.992</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s19/I3</td>
</tr>
<tr>
<td>14.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s19/F</td>
</tr>
<tr>
<td>14.646</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s13/I2</td>
</tr>
<tr>
<td>15.172</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s13/F</td>
</tr>
<tr>
<td>15.499</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s10/I2</td>
</tr>
<tr>
<td>16.026</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/nxt_state_0_s10/F</td>
</tr>
<tr>
<td>16.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/cur_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/cur_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.193%; route: 0.862, 55.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.800, 53.863%; route: 6.299, 43.496%; tC2Q: 0.382, 2.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/bit_cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.566</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/bit_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.948</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C38[2][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[0].u_channel/u_saw/bit_cnt_11_s1/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n59_s11/I1</td>
</tr>
<tr>
<td>2.620</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n59_s11/F</td>
</tr>
<tr>
<td>3.318</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n59_s4/I3</td>
</tr>
<tr>
<td>3.845</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n59_s4/F</td>
</tr>
<tr>
<td>4.195</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n59_s2/I1</td>
</tr>
<tr>
<td>4.721</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.151</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n73_s0/I0</td>
</tr>
<tr>
<td>5.672</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n73_s0/F</td>
</tr>
<tr>
<td>6.190</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_1_s/I1</td>
</tr>
<tr>
<td>6.682</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_1_s/COUT</td>
</tr>
<tr>
<td>6.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[1][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_2_s/CIN</td>
</tr>
<tr>
<td>6.926</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/nxt_nco_accum_2_s/SUM</td>
</tr>
<tr>
<td>7.936</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C43[0][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s37/I0</td>
</tr>
<tr>
<td>8.492</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s37/COUT</td>
</tr>
<tr>
<td>8.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C43[1][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s38/CIN</td>
</tr>
<tr>
<td>8.542</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s38/COUT</td>
</tr>
<tr>
<td>8.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C43[1][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s39/CIN</td>
</tr>
<tr>
<td>8.592</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s39/COUT</td>
</tr>
<tr>
<td>8.592</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s40/CIN</td>
</tr>
<tr>
<td>8.642</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s40/COUT</td>
</tr>
<tr>
<td>8.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C43[2][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s41/CIN</td>
</tr>
<tr>
<td>8.692</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s41/COUT</td>
</tr>
<tr>
<td>8.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[0][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s42/CIN</td>
</tr>
<tr>
<td>8.742</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>8.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[0][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>8.792</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>8.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[1][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>8.842</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[1][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[2][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>8.942</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>8.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C44[2][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>8.992</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>8.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[0][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>9.042</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>9.042</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[0][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>9.092</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>9.873</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n97_s2/I1</td>
</tr>
<tr>
<td>10.400</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R12C42[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n97_s2/F</td>
</tr>
<tr>
<td>11.298</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n104_s1/I0</td>
</tr>
<tr>
<td>11.760</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C44[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n104_s1/F</td>
</tr>
<tr>
<td>11.762</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/n104_s0/I1</td>
</tr>
<tr>
<td>12.278</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C44[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/n104_s0/F</td>
</tr>
<tr>
<td>13.361</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s27/I3</td>
</tr>
<tr>
<td>13.877</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s27/F</td>
</tr>
<tr>
<td>14.035</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s17/I1</td>
</tr>
<tr>
<td>14.551</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s17/F</td>
</tr>
<tr>
<td>14.553</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s13/I0</td>
</tr>
<tr>
<td>14.816</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s13/F</td>
</tr>
<tr>
<td>14.973</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s10/I3</td>
</tr>
<tr>
<td>15.500</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[0].u_channel/u_saw/nxt_state_0_s10/F</td>
</tr>
<tr>
<td>15.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[0].u_channel/u_saw/cur_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_saw/cur_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.584%; route: 0.883, 56.416%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.317, 52.516%; route: 6.234, 44.738%; tC2Q: 0.382, 2.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.403</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n99_s0/I3</td>
</tr>
<tr>
<td>13.901</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n99_s0/F</td>
</tr>
<tr>
<td>15.211</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_12_s0/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.056, 44.291%; route: 7.235, 52.912%; tC2Q: 0.382, 2.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.472</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.543</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n98_s0/I3</td>
</tr>
<tr>
<td>14.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C36[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n98_s0/F</td>
</tr>
<tr>
<td>14.587</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n153_s3/I3</td>
</tr>
<tr>
<td>15.113</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n153_s3/F</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.536</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_13_s1/CLK</td>
</tr>
<tr>
<td>21.472</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.601, 48.624%; route: 6.593, 48.559%; tC2Q: 0.382, 2.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.426%; route: 0.854, 55.574%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.731</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n108_s0/I3</td>
</tr>
<tr>
<td>14.247</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C36[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n108_s0/F</td>
</tr>
<tr>
<td>14.600</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n163_s3/I3</td>
</tr>
<tr>
<td>15.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n163_s3/F</td>
</tr>
<tr>
<td>15.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_3_s1/CLK</td>
</tr>
<tr>
<td>21.486</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.601, 48.579%; route: 6.605, 48.606%; tC2Q: 0.382, 2.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.050%; route: 0.867, 55.950%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.543</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n98_s0/I3</td>
</tr>
<tr>
<td>14.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C36[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n98_s0/F</td>
</tr>
<tr>
<td>15.040</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_13_s0/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.075, 44.992%; route: 7.045, 52.176%; tC2Q: 0.382, 2.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.731</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n108_s0/I3</td>
</tr>
<tr>
<td>14.247</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C36[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n108_s0/F</td>
</tr>
<tr>
<td>14.997</td>
<td>0.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_3_s0/CLK</td>
</tr>
<tr>
<td>21.486</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.075, 45.134%; route: 7.003, 52.025%; tC2Q: 0.382, 2.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.050%; route: 0.867, 55.950%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/cur_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.524</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/CLK</td>
</tr>
<tr>
<td>1.907</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C51[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/Q</td>
</tr>
<tr>
<td>2.049</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s6/I0</td>
</tr>
<tr>
<td>2.547</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C51[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n96_s6/F</td>
</tr>
<tr>
<td>2.894</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C51[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s2/I2</td>
</tr>
<tr>
<td>3.309</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C51[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>3.659</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[3][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.157</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R34C53[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.558</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.084</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R31C53[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.268</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C53[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n62_s0/I3</td>
</tr>
<tr>
<td>5.729</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C53[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n62_s0/F</td>
</tr>
<tr>
<td>7.283</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C56[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_nco_accum_12_s/I1</td>
</tr>
<tr>
<td>7.776</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C56[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/nxt_nco_accum_12_s/COUT</td>
</tr>
<tr>
<td>7.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C56[0][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_nco_accum_13_s/CIN</td>
</tr>
<tr>
<td>8.072</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C56[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/nxt_nco_accum_13_s/SUM</td>
</tr>
<tr>
<td>8.424</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C57[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s48/I0</td>
</tr>
<tr>
<td>8.981</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C57[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>8.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C57[0][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>9.031</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C57[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>9.622</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C56[3][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>10.037</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C56[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>10.219</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s5/I2</td>
</tr>
<tr>
<td>10.509</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C55[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n96_s5/F</td>
</tr>
<tr>
<td>10.836</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C53[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>11.071</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R34C53[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>11.502</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C54[0][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n96_s0/I3</td>
</tr>
<tr>
<td>11.963</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C54[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n96_s0/F</td>
</tr>
<tr>
<td>12.554</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[3][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s23/I2</td>
</tr>
<tr>
<td>12.819</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C54[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s23/F</td>
</tr>
<tr>
<td>13.147</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C54[3][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s17/I3</td>
</tr>
<tr>
<td>13.644</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C54[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s17/F</td>
</tr>
<tr>
<td>13.802</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C54[3][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C54[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>14.457</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s10/I2</td>
</tr>
<tr>
<td>14.983</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C53[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/nxt_state_0_s10/F</td>
</tr>
<tr>
<td>14.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/cur_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.557</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/cur_state_0_s0/CLK</td>
</tr>
<tr>
<td>21.493</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C53[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/cur_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.772%; route: 0.842, 55.228%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.980, 51.862%; route: 6.096, 45.296%; tC2Q: 0.382, 2.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.838%; route: 0.874, 56.162%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n103_s0/I3</td>
</tr>
<tr>
<td>13.935</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C36[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n103_s0/F</td>
</tr>
<tr>
<td>14.932</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_8_s0/CLK</td>
</tr>
<tr>
<td>21.467</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.085, 45.427%; route: 6.927, 51.717%; tC2Q: 0.382, 2.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.203</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n97_s0/I3</td>
</tr>
<tr>
<td>13.730</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C36[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n97_s0/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n152_s3/I3</td>
</tr>
<tr>
<td>14.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n152_s3/F</td>
</tr>
<tr>
<td>14.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_14_s1/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.611, 49.351%; route: 6.403, 47.793%; tC2Q: 0.382, 2.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n101_s0/I3</td>
</tr>
<tr>
<td>13.906</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C36[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n101_s0/F</td>
</tr>
<tr>
<td>14.901</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_10_s0/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.056, 45.318%; route: 6.925, 51.819%; tC2Q: 0.382, 2.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.403</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n99_s0/I3</td>
</tr>
<tr>
<td>13.901</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n99_s0/F</td>
</tr>
<tr>
<td>14.233</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n154_s3/I3</td>
</tr>
<tr>
<td>14.760</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n154_s3/F</td>
</tr>
<tr>
<td>14.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_12_s1/CLK</td>
</tr>
<tr>
<td>21.486</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.582, 49.783%; route: 6.257, 47.325%; tC2Q: 0.382, 2.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.050%; route: 0.867, 55.950%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.543</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n110_s0/I3</td>
</tr>
<tr>
<td>14.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R35C36[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n110_s0/F</td>
</tr>
<tr>
<td>14.222</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n165_s3/I3</td>
</tr>
<tr>
<td>14.748</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n165_s3/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_1_s1/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C35[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.601, 49.967%; route: 6.227, 47.138%; tC2Q: 0.382, 2.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.318%; route: 0.857, 55.682%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n107_s0/I3</td>
</tr>
<tr>
<td>13.935</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C36[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n107_s0/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n162_s3/I3</td>
</tr>
<tr>
<td>14.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n162_s3/F</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.548</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_4_s1/CLK</td>
</tr>
<tr>
<td>21.484</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C34[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.546, 49.551%; route: 6.282, 47.554%; tC2Q: 0.382, 2.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.103%; route: 0.865, 55.897%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n103_s0/I3</td>
</tr>
<tr>
<td>13.935</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C36[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n103_s0/F</td>
</tr>
<tr>
<td>14.285</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n158_s3/I3</td>
</tr>
<tr>
<td>14.700</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n158_s3/F</td>
</tr>
<tr>
<td>14.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_8_s1/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.500, 49.383%; route: 6.280, 47.711%; tC2Q: 0.382, 2.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.318%; route: 0.857, 55.682%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.543</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n106_s0/I3</td>
</tr>
<tr>
<td>13.806</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R35C36[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n106_s0/F</td>
</tr>
<tr>
<td>14.693</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_5_s0/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.821, 44.247%; route: 6.952, 52.846%; tC2Q: 0.382, 2.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n107_s0/I3</td>
</tr>
<tr>
<td>13.935</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C36[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n107_s0/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[2][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.548</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_4_s0/CLK</td>
</tr>
<tr>
<td>21.484</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C34[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.085, 46.283%; route: 6.680, 50.808%; tC2Q: 0.382, 2.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.103%; route: 0.865, 55.897%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.543</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n106_s0/I3</td>
</tr>
<tr>
<td>13.806</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R35C36[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n106_s0/F</td>
</tr>
<tr>
<td>14.158</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n161_s3/I3</td>
</tr>
<tr>
<td>14.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n161_s3/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_5_s1/CLK</td>
</tr>
<tr>
<td>21.486</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.347, 48.279%; route: 6.418, 48.812%; tC2Q: 0.382, 2.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.050%; route: 0.867, 55.950%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.208</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s0/I3</td>
</tr>
<tr>
<td>13.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C35[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s0/F</td>
</tr>
<tr>
<td>14.212</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n151_s3/I3</td>
</tr>
<tr>
<td>14.673</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n151_s3/F</td>
</tr>
<tr>
<td>14.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s1/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.536, 49.757%; route: 6.218, 47.331%; tC2Q: 0.382, 2.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.543</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n110_s0/I3</td>
</tr>
<tr>
<td>14.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R35C36[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n110_s0/F</td>
</tr>
<tr>
<td>14.675</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.548</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_1_s0/CLK</td>
</tr>
<tr>
<td>21.484</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C34[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.075, 46.242%; route: 6.680, 50.847%; tC2Q: 0.382, 2.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.103%; route: 0.865, 55.897%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n102_s0/I3</td>
</tr>
<tr>
<td>13.935</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C36[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n102_s0/F</td>
</tr>
<tr>
<td>14.097</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n157_s3/I3</td>
</tr>
<tr>
<td>14.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n157_s3/F</td>
</tr>
<tr>
<td>14.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_9_s1/CLK</td>
</tr>
<tr>
<td>21.474</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.601, 50.483%; route: 6.092, 46.592%; tC2Q: 0.382, 2.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.372%; route: 0.856, 55.628%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n101_s0/I3</td>
</tr>
<tr>
<td>13.906</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C36[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n101_s0/F</td>
</tr>
<tr>
<td>14.066</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n156_s3/I3</td>
</tr>
<tr>
<td>14.592</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n156_s3/F</td>
</tr>
<tr>
<td>14.592</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_10_s1/CLK</td>
</tr>
<tr>
<td>21.474</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C35[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.582, 50.421%; route: 6.090, 46.649%; tC2Q: 0.382, 2.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.372%; route: 0.856, 55.628%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n102_s0/I3</td>
</tr>
<tr>
<td>13.935</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C36[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n102_s0/F</td>
</tr>
<tr>
<td>14.585</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_9_s0/CLK</td>
</tr>
<tr>
<td>21.476</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.085, 46.637%; route: 6.580, 50.431%; tC2Q: 0.382, 2.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.537</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/CLK</td>
</tr>
<tr>
<td>1.920</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C37[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/bit_cnt_23_s1/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/I3</td>
</tr>
<tr>
<td>3.322</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s7/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/I3</td>
</tr>
<tr>
<td>3.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s2/F</td>
</tr>
<tr>
<td>4.046</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/I2</td>
</tr>
<tr>
<td>4.461</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nco_phase_accum_15_s4/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/I0</td>
</tr>
<tr>
<td>5.113</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n59_s2/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C37[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n69_s0/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/I1</td>
</tr>
<tr>
<td>8.106</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_5_s/COUT</td>
</tr>
<tr>
<td>8.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/CIN</td>
</tr>
<tr>
<td>8.156</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_6_s/COUT</td>
</tr>
<tr>
<td>8.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/CIN</td>
</tr>
<tr>
<td>8.452</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R36C38[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/nxt_nco_accum_7_s/SUM</td>
</tr>
<tr>
<td>9.182</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/I0</td>
</tr>
<tr>
<td>9.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C39[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s42/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/CIN</td>
</tr>
<tr>
<td>9.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s43/COUT</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s44/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/CIN</td>
</tr>
<tr>
<td>9.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s45/COUT</td>
</tr>
<tr>
<td>9.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/CIN</td>
</tr>
<tr>
<td>9.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s46/COUT</td>
</tr>
<tr>
<td>9.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s47/COUT</td>
</tr>
<tr>
<td>9.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/CIN</td>
</tr>
<tr>
<td>10.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s48/COUT</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/CIN</td>
</tr>
<tr>
<td>10.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n94_s49/COUT</td>
</tr>
<tr>
<td>10.930</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/I2</td>
</tr>
<tr>
<td>11.451</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s12/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s14/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/I3</td>
</tr>
<tr>
<td>12.848</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R32C35[1][B]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n96_s1/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/n105_s0/I3</td>
</tr>
<tr>
<td>13.935</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C36[2][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_saw/n105_s0/F</td>
</tr>
<tr>
<td>14.550</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_6_s0/CLK</td>
</tr>
<tr>
<td>21.467</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_saw/wave_accum_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 44.399%; route: 0.855, 55.601%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.085, 46.763%; route: 6.545, 50.298%; tC2Q: 0.382, 2.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>batt0/i2c0/sda_oe_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>batt0/i2c0/sda_oe_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.079</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>batt0/i2c0/sda_oe_s2/CLK</td>
</tr>
<tr>
<td>1.255</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C45[0][A]</td>
<td style=" font-weight:bold;">batt0/i2c0/sda_oe_s2/Q</td>
</tr>
<tr>
<td>1.263</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>batt0/i2c0/n603_s22/I0</td>
</tr>
<tr>
<td>1.454</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">batt0/i2c0/n603_s22/F</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td style=" font-weight:bold;">batt0/i2c0/sda_oe_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.079</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>batt0/i2c0/sda_oe_s2/CLK</td>
</tr>
<tr>
<td>1.080</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>batt0/i2c0/sda_oe_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.608%; route: 0.403, 37.392%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.608%; route: 0.403, 37.392%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>batt0/i2c0/bit_cnt_3_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>batt0/i2c0/bit_cnt_3_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>batt0/i2c0/bit_cnt_3_s6/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C47[0][A]</td>
<td style=" font-weight:bold;">batt0/i2c0/bit_cnt_3_s6/Q</td>
</tr>
<tr>
<td>1.248</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>batt0/i2c0/n664_s33/I3</td>
</tr>
<tr>
<td>1.440</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td style=" background: #97FFFF;">batt0/i2c0/n664_s33/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td style=" font-weight:bold;">batt0/i2c0/bit_cnt_3_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>batt0/i2c0/bit_cnt_3_s6/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>batt0/i2c0/bit_cnt_3_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>batt0/i2c0/div_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>batt0/i2c0/div_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[1][A]</td>
<td>batt0/i2c0/div_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C45[1][A]</td>
<td style=" font-weight:bold;">batt0/i2c0/div_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.254</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45[1][A]</td>
<td>batt0/i2c0/n43_s4/I3</td>
</tr>
<tr>
<td>1.445</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C45[1][A]</td>
<td style=" background: #97FFFF;">batt0/i2c0/n43_s4/F</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45[1][A]</td>
<td style=" font-weight:bold;">batt0/i2c0/div_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[1][A]</td>
<td>batt0/i2c0/div_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C45[1][A]</td>
<td>batt0/i2c0/div_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.120%; route: 0.395, 36.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.120%; route: 0.395, 36.880%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>batt0/i2c0/div_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>batt0/i2c0/div_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.075</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>batt0/i2c0/div_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">batt0/i2c0/div_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.258</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>batt0/i2c0/n42_s4/I2</td>
</tr>
<tr>
<td>1.450</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" background: #97FFFF;">batt0/i2c0/n42_s4/F</td>
</tr>
<tr>
<td>1.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">batt0/i2c0/div_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.075</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>batt0/i2c0/div_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>batt0/i2c0/div_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.863%; route: 0.399, 37.137%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.863%; route: 0.399, 37.137%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/u_spi_adc/bit_cntr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_spi_adc/bit_cntr_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C60[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_spi_adc/bit_cntr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.244</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C60[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_spi_adc/bit_cntr_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.251</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C60[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_spi_adc/n115_s2/I0</td>
</tr>
<tr>
<td>1.442</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C60[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_spi_adc/n115_s2/F</td>
</tr>
<tr>
<td>1.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C60[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_spi_adc/bit_cntr_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C60[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_spi_adc/bit_cntr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.069</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C60[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_spi_adc/bit_cntr_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.286%; route: 0.392, 36.714%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.286%; route: 0.392, 36.714%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C51[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.215</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n322_s2/I1</td>
</tr>
<tr>
<td>1.407</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n322_s2/F</td>
</tr>
<tr>
<td>1.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.471%; route: 0.356, 34.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.471%; route: 0.356, 34.529%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1/Q</td>
</tr>
<tr>
<td>1.215</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n315_s2/I2</td>
</tr>
<tr>
<td>1.407</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n315_s2/F</td>
</tr>
<tr>
<td>1.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.471%; route: 0.356, 34.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.471%; route: 0.356, 34.529%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.037</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C52[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_10_s1/Q</td>
</tr>
<tr>
<td>1.220</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n313_s2/I0</td>
</tr>
<tr>
<td>1.412</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n313_s2/F</td>
</tr>
<tr>
<td>1.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.037</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>1.038</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.156%; route: 0.361, 34.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.156%; route: 0.361, 34.844%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.037</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_12_s1/Q</td>
</tr>
<tr>
<td>1.220</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n311_s2/I3</td>
</tr>
<tr>
<td>1.412</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n311_s2/F</td>
</tr>
<tr>
<td>1.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.037</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>1.038</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.156%; route: 0.361, 34.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.156%; route: 0.361, 34.844%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_24_s1/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C51[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_24_s1/Q</td>
</tr>
<tr>
<td>1.217</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/n299_s2/I3</td>
</tr>
<tr>
<td>1.408</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_saw/n299_s2/F</td>
</tr>
<tr>
<td>1.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_24_s1/CLK</td>
</tr>
<tr>
<td>1.034</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.392%; route: 0.358, 34.608%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.392%; route: 0.358, 34.608%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.038</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C63[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/Q</td>
</tr>
<tr>
<td>1.222</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C63[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/n243_s3/I2</td>
</tr>
<tr>
<td>1.413</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C63[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/n243_s3/F</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C63[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.038</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/CLK</td>
</tr>
<tr>
<td>1.040</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C63[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.057%; route: 0.363, 34.943%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.057%; route: 0.363, 34.943%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/output_en_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/output_en_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/output_en_s4/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R18C54[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/output_en_s4/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C54[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/n1491_s20/I3</td>
</tr>
<tr>
<td>1.421</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C54[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/n1491_s20/F</td>
</tr>
<tr>
<td>1.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C54[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/output_en_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C54[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/output_en_s4/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C54[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/output_en_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.552%; route: 0.371, 35.448%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.552%; route: 0.371, 35.448%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[3].u_channel/step_timer_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/step_timer_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/step_timer_15_s1/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C50[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/step_timer_15_s1/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/n1543_s12/I2</td>
</tr>
<tr>
<td>1.421</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[3].u_channel/n1543_s12/F</td>
</tr>
<tr>
<td>1.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/step_timer_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/step_timer_15_s1/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/step_timer_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.552%; route: 0.371, 35.448%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.552%; route: 0.371, 35.448%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.077</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.253</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_spi_adc/state_1_s0/Q</td>
</tr>
<tr>
<td>1.261</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/next_state_1_s8/I3</td>
</tr>
<tr>
<td>1.452</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_spi_adc/next_state_1_s8/F</td>
</tr>
<tr>
<td>1.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_spi_adc/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.077</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.078</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.735%; route: 0.401, 37.265%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.735%; route: 0.401, 37.265%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/bit_cntr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/bit_cntr_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/bit_cntr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C45[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_spi_adc/bit_cntr_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.254</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/n115_s2/I0</td>
</tr>
<tr>
<td>1.445</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_spi_adc/n115_s2/F</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_spi_adc/bit_cntr_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/bit_cntr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_adc/bit_cntr_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.120%; route: 0.395, 36.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.120%; route: 0.395, 36.880%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_dac/bit_cntr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_dac/bit_cntr_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_dac/bit_cntr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C56[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_spi_dac/bit_cntr_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.227</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C56[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_dac/n115_s2/I0</td>
</tr>
<tr>
<td>1.418</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C56[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_spi_dac/n115_s2/F</td>
</tr>
<tr>
<td>1.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C56[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_spi_dac/bit_cntr_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C56[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_dac/bit_cntr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C56[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_spi_dac/bit_cntr_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.746%; route: 0.368, 35.254%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.746%; route: 0.368, 35.254%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.027</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/CLK</td>
</tr>
<tr>
<td>1.203</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C51[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C51[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n305_s2/I3</td>
</tr>
<tr>
<td>1.402</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C51[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n305_s2/F</td>
</tr>
<tr>
<td>1.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C51[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.027</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1/CLK</td>
</tr>
<tr>
<td>1.028</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C51[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.790%; route: 0.351, 34.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.790%; route: 0.351, 34.210%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.045</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_24_s1/CLK</td>
</tr>
<tr>
<td>1.221</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_24_s1/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n299_s2/I3</td>
</tr>
<tr>
<td>1.420</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n299_s2/F</td>
</tr>
<tr>
<td>1.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.045</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_24_s1/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.649%; route: 0.369, 35.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.649%; route: 0.369, 35.351%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.042</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_31_s1/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C52[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_31_s1/Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/n292_s2/I1</td>
</tr>
<tr>
<td>1.417</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_saw/n292_s2/F</td>
</tr>
<tr>
<td>1.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.042</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_31_s1/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.843%; route: 0.366, 35.157%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.843%; route: 0.366, 35.157%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.037</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C64[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/Q</td>
</tr>
<tr>
<td>1.220</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C64[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/n243_s3/I2</td>
</tr>
<tr>
<td>1.412</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C64[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/n243_s3/F</td>
</tr>
<tr>
<td>1.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C64[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.037</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1/CLK</td>
</tr>
<tr>
<td>1.038</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C64[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/z[1]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.156%; route: 0.361, 34.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.156%; route: 0.361, 34.844%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/i_nco_req_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/i_nco_req_r_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C59[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/i_nco_req_r_s4/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R32C59[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/i_nco_req_r_s4/Q</td>
</tr>
<tr>
<td>1.215</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C59[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/n196_s3/I1</td>
</tr>
<tr>
<td>1.407</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C59[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/n196_s3/F</td>
</tr>
<tr>
<td>1.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C59[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/i_nco_req_r_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C59[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/i_nco_req_r_s4/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C59[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/i_nco_req_r_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.471%; route: 0.356, 34.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.471%; route: 0.356, 34.529%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C49[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_2_s1/Q</td>
</tr>
<tr>
<td>1.227</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/n1556_s13/I0</td>
</tr>
<tr>
<td>1.418</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/n1556_s13/F</td>
</tr>
<tr>
<td>1.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_6_s1/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C49[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_6_s1/Q</td>
</tr>
<tr>
<td>1.215</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/n1552_s12/I2</td>
</tr>
<tr>
<td>1.407</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/n1552_s12/F</td>
</tr>
<tr>
<td>1.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_6_s1/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.471%; route: 0.356, 34.529%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.471%; route: 0.356, 34.529%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_14_s1/Q</td>
</tr>
<tr>
<td>1.227</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/n1544_s12/I2</td>
</tr>
<tr>
<td>1.418</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[2].u_channel/n1544_s12/F</td>
</tr>
<tr>
<td>1.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>execute_cmd/gen_channels[1].u_channel/u_spi_adc/bit_cntr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_spi_adc/bit_cntr_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_spi_adc/bit_cntr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_spi_adc/bit_cntr_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.256</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_spi_adc/n115_s2/I0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">execute_cmd/gen_channels[1].u_channel/u_spi_adc/n115_s2/F</td>
</tr>
<tr>
<td>1.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_spi_adc/bit_cntr_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_spi_adc/bit_cntr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_spi_adc/bit_cntr_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.991%; route: 0.397, 37.009%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.991%; route: 0.397, 37.009%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>9.309</td>
<td>5.269</td>
<td>tNET</td>
<td>FF</td>
<td>24</td>
<td>DSP_R19[24]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/mult_199_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.553</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/mult_199_s1/CLK[0]</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[24]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 4.909%; route: 6.979, 90.150%; tC2Q: 0.382, 4.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.944%; route: 0.871, 56.056%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>9.092</td>
<td>5.051</td>
<td>tNET</td>
<td>FF</td>
<td>22</td>
<td>DSP_R19[22]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.553</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/CLK[0]</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[22]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 5.051%; route: 6.761, 89.865%; tC2Q: 0.382, 5.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.944%; route: 0.871, 56.056%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>9.101</td>
<td>5.060</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[23]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/n241_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.562</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/n241_s0/CLK[0]</td>
</tr>
<tr>
<td>21.311</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[23]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 5.045%; route: 6.770, 89.877%; tC2Q: 0.382, 5.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.680%; route: 0.880, 56.320%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>8.379</td>
<td>4.339</td>
<td>tNET</td>
<td>FF</td>
<td>24</td>
<td>DSP_R19[18]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/mult_199_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.553</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[18]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/mult_199_s1/CLK[0]</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[18]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 5.579%; route: 6.049, 88.805%; tC2Q: 0.382, 5.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.944%; route: 0.871, 56.056%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>8.171</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[17]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/n241_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.544</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[17]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/n241_s0/CLK[0]</td>
</tr>
<tr>
<td>21.292</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[17]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 5.755%; route: 5.840, 88.451%; tC2Q: 0.382, 5.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.211%; route: 0.861, 55.789%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>7.786</td>
<td>3.745</td>
<td>tNET</td>
<td>FF</td>
<td>22</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.553</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/CLK[0]</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[16]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.112%; route: 5.455, 87.736%; tC2Q: 0.382, 6.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.944%; route: 0.871, 56.056%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>6.738</td>
<td>2.697</td>
<td>tNET</td>
<td>FF</td>
<td>24</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/mult_199_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.553</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/mult_199_s1/CLK[0]</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.350%; route: 4.407, 85.251%; tC2Q: 0.382, 7.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.944%; route: 0.871, 56.056%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>6.546</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/n241_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.544</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[9]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/n241_s0/CLK[0]</td>
</tr>
<tr>
<td>21.292</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[9]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 7.634%; route: 4.215, 84.681%; tC2Q: 0.382, 7.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.211%; route: 0.861, 55.789%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>6.132</td>
<td>2.091</td>
<td>tNET</td>
<td>FF</td>
<td>22</td>
<td>DSP_R19[8]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[1].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.553</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[8]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/CLK[0]</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[8]</td>
<td>execute_cmd/gen_channels[1].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 8.326%; route: 3.801, 83.292%; tC2Q: 0.382, 8.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.944%; route: 0.871, 56.056%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>5.453</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>24</td>
<td>DSP_R19[4]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/mult_199_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.553</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/mult_199_s1/CLK[0]</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[4]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 9.781%; route: 3.122, 80.373%; tC2Q: 0.382, 9.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.944%; route: 0.871, 56.056%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>5.261</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[3]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/n241_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.562</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/n241_s0/CLK[0]</td>
</tr>
<tr>
<td>21.311</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 10.291%; route: 2.930, 79.350%; tC2Q: 0.382, 10.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.680%; route: 0.880, 56.320%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.661</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>n26_s2/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s2/F</td>
</tr>
<tr>
<td>4.847</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>22</td>
<td>DSP_R19[2]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[0].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.553</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0/CLK[0]</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2]</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/u_peak_calc/mult_result_q16_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.590%; route: 2.516, 76.744%; tC2Q: 0.382, 11.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.944%; route: 0.871, 56.056%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[3][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[3][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[2][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_13_s1/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_14_s1/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/bit_cnt_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_12_s1/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[2][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_13_s1/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[1][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[1][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_11_s0/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[1][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_12_s0/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/wave_accum_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[1][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[1][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_14_s1/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C51[1][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_15_s1/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C51[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/bit_cnt_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[2][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[2][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_2_s0/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C55[2][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.568</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>3.383</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.530</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_9_s0/CLK</td>
</tr>
<tr>
<td>21.183</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C55[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/wave_accum_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.523%; route: 0.886, 56.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 79.752%; tC2Q: 0.368, 20.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.599%; route: 0.848, 55.401%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/reg_target_amp_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/reg_target_amp_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/reg_target_amp_12_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/reg_target_amp_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.495%; route: 0.372, 35.505%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_asm/idx_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_asm/idx_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_asm/idx_1_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_asm/idx_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.495%; route: 0.372, 35.505%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_asm/idx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u_asm/idx_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_asm/idx_2_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_asm/idx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.495%; route: 0.372, 35.505%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_asm/idx_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">u_asm/idx_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>u_asm/idx_3_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>u_asm/idx_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.495%; route: 0.372, 35.505%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[0][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C53[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_8_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C53[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/u_saw/nco_phase_accum_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[3][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_4_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C61[3][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_9_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_12_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C61[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_14_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C61[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_17_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C61[0][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_18_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_19_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[1][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[2][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_24_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C61[2][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[1][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_26_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C61[1][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_phase_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C61[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_27_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C61[0][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_phase_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_freq_up_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[2][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_freq_up_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[2][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_freq_up_9_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[2][B]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_freq_up_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_freq_up_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[2][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[3].u_channel/reg_freq_up_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_freq_up_10_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[2][A]</td>
<td>execute_cmd/gen_channels[3].u_channel/reg_freq_up_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/req_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/u_saw/req_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/req_s5/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C53[1][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/u_saw/req_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_1_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[0][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[2][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[2][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_5_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[2][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_7_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[1][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[2][B]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[2][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_8_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[2][B]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_13_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[3][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_bt_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>rst_bt_n_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2089</td>
<td>R9C45[0][A]</td>
<td style=" font-weight:bold;">rst_bt_n_s0/Q</td>
</tr>
<tr>
<td>1.963</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">execute_cmd/gen_channels[2].u_channel/step_timer_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5678</td>
<td>IOB12[A]</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>execute_cmd/gen_channels[2].u_channel/step_timer_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.998%; route: 0.380, 36.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 80.165%; tC2Q: 0.180, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.765%; route: 0.368, 35.235%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.486</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/gen_channels[1].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.562</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/gen_channels[1].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/gen_channels[1].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.486</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.562</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.553</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/gen_channels[3].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/gen_channels[0].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.553</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/gen_channels[0].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/gen_channels[0].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.562</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/n241_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.053</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/n241_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/n241_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.562</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/n241_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.053</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/gen_channels[3].u_channel/u_afe/PID_inst/n241_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.492</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/gen_channels[1].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.562</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/gen_channels[1].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.055</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/gen_channels[1].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.492</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>1.562</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.055</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/gen_channels[2].u_channel/u_nco/u_nco_0/u_cordic_dds/x0_full_product_47_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.495</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.495</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/mult_39_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.553</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/mult_39_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/mult_39_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.495</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.495</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/mult_199_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>11.553</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/mult_199_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_ibuf_clk/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>gowin_ibuf_clk/O</td>
</tr>
<tr>
<td>21.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>execute_cmd/gen_channels[0].u_channel/u_afe/PID_inst/mult_199_s1/CLK[0]</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2089</td>
<td>rst_bt</td>
<td>11.992</td>
<td>1.710</td>
</tr>
<tr>
<td>2089</td>
<td>gowin_add_obuf_net_rst_bt</td>
<td>11.992</td>
<td>1.710</td>
</tr>
<tr>
<td>891</td>
<td>nco_phase_ack</td>
<td>15.027</td>
<td>2.605</td>
</tr>
<tr>
<td>891</td>
<td>nco_phase_ack</td>
<td>14.947</td>
<td>3.219</td>
</tr>
<tr>
<td>891</td>
<td>nco_phase_ack</td>
<td>15.519</td>
<td>2.664</td>
</tr>
<tr>
<td>891</td>
<td>nco_phase_ack</td>
<td>15.158</td>
<td>2.509</td>
</tr>
<tr>
<td>58</td>
<td>cur_state[0]</td>
<td>7.004</td>
<td>1.056</td>
</tr>
<tr>
<td>57</td>
<td>cur_state[0]</td>
<td>8.629</td>
<td>0.961</td>
</tr>
<tr>
<td>57</td>
<td>cur_state[0]</td>
<td>7.840</td>
<td>1.499</td>
</tr>
<tr>
<td>56</td>
<td>z[1][16]</td>
<td>16.091</td>
<td>1.731</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C72</td>
<td>61.11%</td>
</tr>
<tr>
<td>R17C36</td>
<td>61.11%</td>
</tr>
<tr>
<td>R5C71</td>
<td>58.33%</td>
</tr>
<tr>
<td>R12C54</td>
<td>55.56%</td>
</tr>
<tr>
<td>R18C20</td>
<td>54.17%</td>
</tr>
<tr>
<td>R4C71</td>
<td>50.00%</td>
</tr>
<tr>
<td>R15C53</td>
<td>50.00%</td>
</tr>
<tr>
<td>R16C39</td>
<td>50.00%</td>
</tr>
<tr>
<td>R11C54</td>
<td>50.00%</td>
</tr>
<tr>
<td>R4C70</td>
<td>50.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_50m -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
