library (pes_brg) {
  comment                        : "";
  delay_model                    : table_lookup;
  simulation                     : false;
  capacitive_load_unit (1,pF);
  leakage_power_unit             : 1pW;
  current_unit                   : "1A";
  pulling_resistance_unit        : "1kohm";
  time_unit                      : "1ns";
  voltage_unit                   : "1v";
  library_features(report_delay_calculation);

  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  slew_lower_threshold_pct_rise : 20;
  slew_lower_threshold_pct_fall : 20;
  slew_upper_threshold_pct_rise : 80;
  slew_upper_threshold_pct_fall : 80;
  slew_derate_from_library : 1.0;


  nom_process                    : 1.0;
  nom_temperature                : 25.0;
  nom_voltage                    : 1.80;

  lu_table_template(template_1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00050,  0.00159,  0.00506,  0.01608,  0.05115,  0.16265,  0.51728");
  }
  type ("sel") {
    base_type : array;
    data_type : bit;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0;
  }

  cell ("pes_brg") {
    interface_timing : true;
    pin("clk") {
      direction : input;
      clock : true;
      capacitance : 0.0079;
      timing() {
        timing_sense : positive_unate;
        timing_type : min_clock_tree_path;
	cell_rise(scalar) {
          values("0.27587");
	}
	cell_fall(scalar) {
          values("0.28549");
	}
      }
      timing() {
        timing_sense : positive_unate;
        timing_type : max_clock_tree_path;
	cell_rise(scalar) {
          values("0.27587");
	}
	cell_fall(scalar) {
          values("0.28549");
	}
      }
    }
    pin("clkout") {
      direction : output;
      capacitance : 0.0000;
      timing() {
        related_pin : "clk";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.56385,0.56818,0.57942,0.60686,0.67992,0.90390,1.61346");
	}
	rise_transition(template_1) {
          values("0.02226,0.02555,0.03530,0.06463,0.16186,0.48270,1.50649");
	}
	cell_fall(template_1) {
          values("0.52654,0.53045,0.54056,0.56371,0.61789,0.77010,1.24986");
	}
	fall_transition(template_1) {
          values("0.02067,0.02330,0.03049,0.04996,0.10913,0.30679,0.95021");
	}
      }
    }
    pin("reset") {
      direction : input;
      capacitance : 0.0018;
      timing() {
        related_pin : "clk";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.45026");
	}
	fall_constraint(scalar) {
          values("-0.49303");
	}
      }
      timing() {
        related_pin : "clk";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.86020");
	}
	fall_constraint(scalar) {
          values("0.89477");
	}
      }
    }
    pin("VPWR") {
      direction : input;
      capacitance : 0.0000;
    }
    pin("VGND") {
      direction : input;
      capacitance : 0.0000;
    }
    bus("sel") {
      bus_type : sel;
      direction : input;
      capacitance : 0.0000;
    pin("sel[1]") {
      direction : input;
      capacitance : 0.0022;
      timing() {
        related_pin : "clk";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.47749");
	}
	fall_constraint(scalar) {
          values("-0.51333");
	}
      }
      timing() {
        related_pin : "clk";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("1.05347");
	}
	fall_constraint(scalar) {
          values("1.06494");
	}
      }
    }
    pin("sel[0]") {
      direction : input;
      capacitance : 0.0023;
      timing() {
        related_pin : "clk";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.40529");
	}
	fall_constraint(scalar) {
          values("-0.38867");
	}
      }
      timing() {
        related_pin : "clk";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.93217");
	}
	fall_constraint(scalar) {
          values("0.98284");
	}
      }
    }
    }
  }

}
