## PROGRAM:
```python
module skillassessment2(a,b,c,t1,t2);
input a,b,c;
output t1,t2;
assign t1=(~a&~b)|(~a&~c);
assign t2=a|(b&c);
endmodule
```
## LOGIC DIAGRAM:
![image](https://github.com/kanishka2305/Simulation-project--Digital-Electronics/assets/113497357/c4dcd4e8-ba84-4bac-8aae-738e3c5e76f9)
## TIMING DIAGRAM:
![image](https://github.com/kanishka2305/Simulation-project--Digital-Electronics/assets/113497357/3019a1de-f009-4845-92ce-ea6ca0524ba8)




