#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8a20b041c0 .scope module, "SerialTopTxTb" "SerialTopTxTb" 2 1;
 .timescale 0 0;
v0x7f8a20b15580_0 .net "TXD", 0 0, v0x7f8a20b14ff0_0;  1 drivers
v0x7f8a20b15610_0 .var "clk", 0 0;
v0x7f8a20b156a0_0 .var "delay_counter", 31 0;
v0x7f8a20b15750_0 .net "o_Tx_Active", 0 0, L_0x7f8a20b15ac0;  1 drivers
v0x7f8a20b15800_0 .var "outgoing_tx_byte", 7 0;
v0x7f8a20b158d0_0 .var "reset", 0 0;
v0x7f8a20b15960_0 .var "senddata", 0 0;
v0x7f8a20b15a10_0 .net "txdone", 0 0, L_0x7f8a20b15b70;  1 drivers
E_0x7f8a20b04330 .event posedge, v0x7f8a20b158d0_0, v0x7f8a20b04c60_0;
S_0x7f8a20b04780 .scope module, "serial_data_tx" "uart_tx2" 2 24, 3 14 0, S_0x7f8a20b041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Tx_DV";
    .port_info 2 /INPUT 8 "i_Tx_Byte";
    .port_info 3 /OUTPUT 1 "o_Tx_Active";
    .port_info 4 /OUTPUT 1 "o_Tx_Serial";
    .port_info 5 /OUTPUT 1 "o_Tx_Done";
P_0x7f8a20b048f0 .param/l "CLKS_PER_BIT" 0 3 15, +C4<00000000000000000000000001010111>;
P_0x7f8a20b04930 .param/l "s_CLEANUP" 1 3 29, C4<100>;
P_0x7f8a20b04970 .param/l "s_IDLE" 1 3 25, C4<000>;
P_0x7f8a20b049b0 .param/l "s_TX_DATA_BITS" 1 3 27, C4<010>;
P_0x7f8a20b049f0 .param/l "s_TX_START_BIT" 1 3 26, C4<001>;
P_0x7f8a20b04a30 .param/l "s_TX_STOP_BIT" 1 3 28, C4<011>;
L_0x7f8a20b15ac0 .functor BUFZ 1, v0x7f8a20b15300_0, C4<0>, C4<0>, C4<0>;
L_0x7f8a20b15b70 .functor BUFZ 1, v0x7f8a20b15450_0, C4<0>, C4<0>, C4<0>;
v0x7f8a20b04c60_0 .net "i_Clock", 0 0, v0x7f8a20b15610_0;  1 drivers
v0x7f8a20b14d10_0 .net "i_Tx_Byte", 7 0, v0x7f8a20b15800_0;  1 drivers
v0x7f8a20b14dc0_0 .net "i_Tx_DV", 0 0, v0x7f8a20b15960_0;  1 drivers
v0x7f8a20b14e70_0 .net "o_Tx_Active", 0 0, L_0x7f8a20b15ac0;  alias, 1 drivers
v0x7f8a20b14f10_0 .net "o_Tx_Done", 0 0, L_0x7f8a20b15b70;  alias, 1 drivers
v0x7f8a20b14ff0_0 .var "o_Tx_Serial", 0 0;
v0x7f8a20b15090_0 .var "r_Bit_Index", 2 0;
v0x7f8a20b15140_0 .var "r_Clock_Count", 7 0;
v0x7f8a20b151f0_0 .var "r_SM_Main", 2 0;
v0x7f8a20b15300_0 .var "r_Tx_Active", 0 0;
v0x7f8a20b153a0_0 .var "r_Tx_Data", 7 0;
v0x7f8a20b15450_0 .var "r_Tx_Done", 0 0;
E_0x7f8a20b04c10 .event posedge, v0x7f8a20b04c60_0;
    .scope S_0x7f8a20b04780;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8a20b151f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8a20b15140_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8a20b15090_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8a20b153a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a20b15450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a20b15300_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f8a20b04780;
T_1 ;
    %wait E_0x7f8a20b04c10;
    %load/vec4 v0x7f8a20b151f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a20b14ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a20b15450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8a20b15140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8a20b15090_0, 0;
    %load/vec4 v0x7f8a20b14dc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a20b15300_0, 0;
    %load/vec4 v0x7f8a20b14d10_0;
    %assign/vec4 v0x7f8a20b153a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a20b14ff0_0, 0;
    %load/vec4 v0x7f8a20b15140_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_1.9, 5;
    %load/vec4 v0x7f8a20b15140_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8a20b15140_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8a20b15140_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
T_1.10 ;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x7f8a20b153a0_0;
    %load/vec4 v0x7f8a20b15090_0;
    %part/u 1;
    %assign/vec4 v0x7f8a20b14ff0_0, 0;
    %load/vec4 v0x7f8a20b15140_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_1.11, 5;
    %load/vec4 v0x7f8a20b15140_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8a20b15140_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8a20b15140_0, 0;
    %load/vec4 v0x7f8a20b15090_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.13, 5;
    %load/vec4 v0x7f8a20b15090_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7f8a20b15090_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8a20b15090_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
T_1.14 ;
T_1.12 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a20b14ff0_0, 0;
    %load/vec4 v0x7f8a20b15140_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v0x7f8a20b15140_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8a20b15140_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a20b15450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8a20b15140_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a20b15300_0, 0;
T_1.16 ;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a20b15450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8a20b151f0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8a20b041c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a20b158d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a20b15610_0, 0, 1;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x7f8a20b15800_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x7f8a20b041c0;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a20b158d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a20b158d0_0, 0, 1;
    %vpi_call 2 15 "$dumpfile", "serialTopTx.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8a20b041c0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f8a20b041c0;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7f8a20b15610_0;
    %nor/r;
    %store/vec4 v0x7f8a20b15610_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8a20b041c0;
T_5 ;
    %wait E_0x7f8a20b04330;
    %load/vec4 v0x7f8a20b158d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a20b15960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a20b156a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8a20b156a0_0;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8a20b15960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a20b156a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a20b15960_0, 0;
    %load/vec4 v0x7f8a20b156a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f8a20b156a0_0, 0;
T_5.3 ;
    %load/vec4 v0x7f8a20b15a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a20b156a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8a20b15960_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SerialTopTxTb.v";
    "uart_tx2.v";
