$date
	Wed Feb  7 15:22:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ll1 $end
$var wire 1 ! f $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
#20
1!
1$
#30
0!
0"
#40
