 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline
Version: D-2010.03-SP5
Date   : Thu Mar 17 22:57:23 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11021/Z (MUX2_X1)                       0.13       0.44 f
  U11020/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[22]/D (DFF_X2)       0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[22]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11081/Z (MUX2_X1)                       0.13       0.44 f
  U11080/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[5]/D (DFF_X2)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[5]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11083/Z (MUX2_X1)                       0.13       0.44 f
  U11082/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[6]/D (DFF_X2)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[6]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11026/Z (MUX2_X1)                       0.13       0.44 f
  U11025/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[19]/D (DFF_X2)       0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[19]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11076/Z (MUX2_X1)                       0.13       0.44 f
  U11075/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[2]/D (DFF_X2)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[2]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11085/Z (MUX2_X1)                       0.13       0.44 f
  U11084/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[14]/D (DFF_X2)       0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[14]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11118/Z (MUX2_X1)                       0.13       0.44 f
  U11117/ZN (INV_X1)                       0.03       0.47 r
  mem_wb/aluRes_q_reg[3]/D (DFF_X2)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[3]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11023/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/aluRes_q_reg[25]/D (DFF_X2)       0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[25]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11024/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/aluRes_q_reg[27]/D (DFF_X2)       0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[27]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5186/ZN (INV_X4)                                       0.15       0.31 r
  U11115/Z (MUX2_X1)                                      0.14       0.45 f
  mem_wb/reg31Val_q_reg[28]/D (DFF_X2)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[28]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11022/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/aluRes_q_reg[17]/D (DFF_X2)       0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[17]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U10939/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/rd_q_reg[1]/D (DFF_X2)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/rd_q_reg[1]/CK (DFF_X2)           0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U10940/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/rd_q_reg[2]/D (DFF_X2)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/rd_q_reg[2]/CK (DFF_X2)           0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U10942/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/rd_q_reg[3]/D (DFF_X2)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/rd_q_reg[3]/CK (DFF_X2)           0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U10941/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/rd_q_reg[4]/D (DFF_X2)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/rd_q_reg[4]/CK (DFF_X2)           0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U10977/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/reg31Val_q_reg[0]/D (DFF_X2)      0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[0]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11079/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/reg31Val_q_reg[2]/D (DFF_X2)      0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[2]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11131/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/reg31Val_q_reg[4]/D (DFF_X2)      0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[4]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5186/ZN (INV_X4)                                       0.15       0.31 r
  U11113/Z (MUX2_X1)                                      0.14       0.45 f
  mem_wb/reg31Val_q_reg[29]/D (DFF_X2)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[29]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U11124/Z (MUX2_X1)                       0.14       0.45 f
  mem_wb/reg31Val_q_reg[3]/D (DFF_X2)      0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[3]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5186/ZN (INV_X4)                                       0.15       0.31 r
  U11073/Z (MUX2_X1)                                      0.14       0.45 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X2)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5186/ZN (INV_X4)                        0.15       0.31 r
  U8243/Z (MUX2_X2)                        0.13       0.44 f
  mem_wb/reg31Val_q_reg[1]/D (DFF_X2)      0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[1]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5177/ZN (INV_X4)                        0.12       0.28 r
  U10915/Z (MUX2_X1)                       0.13       0.41 f
  U10914/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[0]/D (DFF_X2)        0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[0]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U11267/Z (MUX2_X1)                       0.13       0.41 f
  U11266/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[21]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[21]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10932/Z (MUX2_X1)                       0.13       0.41 f
  U10931/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[26]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[26]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10925/Z (MUX2_X1)                       0.13       0.41 f
  U10924/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[16]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[16]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10927/Z (MUX2_X1)                       0.13       0.41 f
  U10926/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[20]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[20]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10934/Z (MUX2_X1)                       0.13       0.41 f
  U10933/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[28]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[28]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10929/Z (MUX2_X1)                       0.13       0.41 f
  U10928/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[23]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[23]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10917/Z (MUX2_X1)                       0.13       0.41 f
  U10916/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[1]/D (DFF_X2)        0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[1]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10919/Z (MUX2_X1)                       0.13       0.41 f
  U10918/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[7]/D (DFF_X2)        0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[7]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10921/Z (MUX2_X1)                       0.13       0.41 f
  U10920/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[13]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[13]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10923/Z (MUX2_X1)                       0.13       0.41 f
  U10922/ZN (INV_X1)                       0.03       0.44 r
  mem_wb/aluRes_q_reg[15]/D (DFF_X2)       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[15]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.04       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10764/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[0]/D (DFF_X2)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[0]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10763/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[10]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[10]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10762/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[11]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[11]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10761/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[12]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[12]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10760/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[13]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[13]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10759/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[14]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[14]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10758/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[15]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[15]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10757/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[16]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[16]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10756/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[17]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[17]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U10755/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/memRdData_q_reg[18]/D (DFF_X2)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[18]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5177/ZN (INV_X4)                                       0.12       0.28 r
  U11232/Z (MUX2_X1)                                      0.14       0.42 f
  mem_wb/reg31Val_q_reg[22]/D (DFF_X2)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[22]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5177/ZN (INV_X4)                        0.12       0.28 r
  U8494/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/aluRes_q_reg[10]/D (DFF_X2)       0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[10]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5177/ZN (INV_X4)                        0.12       0.28 r
  U8493/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/aluRes_q_reg[11]/D (DFF_X2)       0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[11]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5177/ZN (INV_X4)                        0.12       0.28 r
  U8491/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/aluRes_q_reg[31]/D (DFF_X2)       0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[31]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/link_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5177/ZN (INV_X4)                        0.12       0.28 r
  U6083/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/link_q_reg/D (DFF_X2)             0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5177/ZN (INV_X4)                        0.12       0.28 r
  U8490/Z (MUX2_X2)                        0.14       0.42 f
  mem_wb/dSize_q_reg[0]/D (DFF_X2)         0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/dSize_q_reg[0]/CK (DFF_X2)        0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10930/Z (MUX2_X1)                       0.14       0.41 f
  mem_wb/aluRes_q_reg[24]/D (DFF_X2)       0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[24]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U10938/Z (MUX2_X1)                       0.14       0.41 f
  mem_wb/rd_q_reg[0]/D (DFF_X2)            0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/rd_q_reg[0]/CK (DFF_X2)           0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5176/ZN (INV_X4)                                       0.11       0.27 r
  U11236/Z (MUX2_X1)                                      0.14       0.41 f
  mem_wb/reg31Val_q_reg[31]/D (DFF_X2)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[31]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U8492/Z (MUX2_X2)                        0.14       0.41 f
  mem_wb/aluRes_q_reg[30]/D (DFF_X2)       0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[30]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/fp_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U8487/Z (MUX2_X2)                        0.14       0.41 f
  mem_wb/fp_q_reg/D (DFF_X2)               0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5176/ZN (INV_X4)                        0.11       0.27 r
  U8489/Z (MUX2_X2)                        0.14       0.41 f
  mem_wb/dSize_q_reg[1]/D (DFF_X2)         0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5481/ZN (INV_X4)                                       0.09       0.25 r
  U10738/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[4]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[4]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U10737/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[5]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[5]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5481/ZN (INV_X4)                                       0.09       0.25 r
  U10734/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[8]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[8]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U10733/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[9]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[9]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5481/ZN (INV_X4)                                       0.09       0.25 r
  U11207/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[20]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[20]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11227/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[24]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[24]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11223/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[26]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[26]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11211/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[18]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[18]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11225/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[25]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[25]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5481/ZN (INV_X4)                        0.09       0.25 r
  U11146/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[6]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[6]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5481/ZN (INV_X4)                        0.09       0.25 r
  U11161/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[8]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[8]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5481/ZN (INV_X4)                                       0.09       0.25 r
  U11175/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[10]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[10]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5481/ZN (INV_X4)                                       0.09       0.25 r
  U11190/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[12]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[12]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11219/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[14]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[14]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11215/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[16]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[16]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5481/ZN (INV_X4)                        0.09       0.25 r
  U11138/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[5]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[5]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5481/ZN (INV_X4)                        0.09       0.25 r
  U11153/Z (MUX2_X1)                       0.14       0.39 f
  mem_wb/reg31Val_q_reg[7]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[7]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5481/ZN (INV_X4)                        0.09       0.25 r
  U5672/Z (MUX2_X1)                        0.14       0.39 f
  mem_wb/reg31Val_q_reg[9]/D (DFF_X2)      0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/reg31Val_q_reg[9]/CK (DFF_X2)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5481/ZN (INV_X4)                                       0.09       0.25 r
  U11182/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[11]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[11]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5481/ZN (INV_X4)                                       0.09       0.25 r
  U11197/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[13]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[13]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11217/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[15]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[15]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11213/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[17]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[17]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11209/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[19]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[19]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5481/ZN (INV_X4)                                       0.09       0.25 r
  U11205/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[21]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[21]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11230/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[23]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[23]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5482/ZN (INV_X4)                                       0.09       0.25 r
  U11221/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/reg31Val_q_reg[27]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[27]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5480/ZN (INV_X4)                                       0.09       0.25 r
  U10742/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[2]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[2]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5480/ZN (INV_X4)                                       0.09       0.25 r
  U10739/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[3]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[3]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5480/ZN (INV_X4)                                       0.09       0.25 r
  U10735/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[7]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[7]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5480/ZN (INV_X4)                                       0.09       0.25 r
  U10743/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[29]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[29]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5480/ZN (INV_X4)                                       0.09       0.25 r
  U10741/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[30]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[30]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5480/ZN (INV_X4)                                       0.09       0.25 r
  U10740/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[31]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[31]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5480/ZN (INV_X4)                        0.09       0.25 r
  U8466/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[29]/D (DFF_X2)       0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[29]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5480/ZN (INV_X4)                        0.09       0.25 r
  U8465/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[8]/D (DFF_X2)        0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[8]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5480/ZN (INV_X4)                        0.09       0.25 r
  U8468/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[9]/D (DFF_X2)        0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[9]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5480/ZN (INV_X4)                        0.09       0.25 r
  U8467/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[12]/D (DFF_X2)       0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[12]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5480/ZN (INV_X4)                        0.09       0.25 r
  U8464/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[18]/D (DFF_X2)       0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[18]/CK (DFF_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5480/ZN (INV_X4)                        0.09       0.25 r
  U8463/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/aluRes_q_reg[4]/D (DFF_X2)        0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/aluRes_q_reg[4]/CK (DFF_X2)       0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4796/ZN (INV_X4)                        0.02       0.02 f
  U4877/ZN (INV_X4)                        0.06       0.09 r
  U5164/ZN (NAND2_X2)                      0.07       0.16 f
  U5480/ZN (INV_X4)                        0.09       0.25 r
  U8485/Z (MUX2_X2)                        0.14       0.39 f
  mem_wb/memRd_q_reg/D (DFF_X2)            0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5483/ZN (INV_X4)                                       0.09       0.25 r
  U10753/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[1]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[1]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5483/ZN (INV_X4)                                       0.09       0.25 r
  U10736/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[6]/D (DFF_X2)                    0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[6]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5483/ZN (INV_X4)                                       0.09       0.25 r
  U10754/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[19]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[19]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5483/ZN (INV_X4)                                       0.09       0.25 r
  U10752/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[20]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[20]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5483/ZN (INV_X4)                                       0.09       0.25 r
  U10751/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[21]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[21]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4796/ZN (INV_X4)                                       0.02       0.02 f
  U4877/ZN (INV_X4)                                       0.06       0.09 r
  U5164/ZN (NAND2_X2)                                     0.07       0.16 f
  U5483/ZN (INV_X4)                                       0.09       0.25 r
  U10750/Z (MUX2_X1)                                      0.14       0.39 f
  mem_wb/memRdData_q_reg[22]/D (DFF_X2)                   0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/memRdData_q_reg[22]/CK (DFF_X2)                  0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8440/ZN (OAI21_X4)                      0.04       2.03 r
  U4317/ZN (AOI22_X4)                      0.04       2.07 f
  U4316/ZN (OAI22_X4)                      0.05       2.11 r
  U8441/ZN (XNOR2_X2)                      0.07       2.18 r
  U8443/ZN (OAI221_X2)                     0.04       2.22 f
  iAddr[31] (out)                          0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8440/ZN (OAI21_X4)                      0.04       2.03 r
  U4317/ZN (AOI22_X4)                      0.04       2.07 f
  U5067/ZN (INV_X4)                        0.02       2.09 r
  U6580/Z (XOR2_X2)                        0.07       2.16 r
  U8451/ZN (OAI221_X2)                     0.04       2.20 f
  iAddr[30] (out)                          0.00       2.20 f
  data arrival time                                   2.20

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -2.20
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8440/ZN (OAI21_X4)                      0.04       2.03 r
  U4247/ZN (INV_X2)                        0.02       2.05 f
  U8446/ZN (XNOR2_X2)                      0.06       2.11 f
  U8449/ZN (OAI211_X2)                     0.07       2.17 r
  iAddr[29] (out)                          0.00       2.17 r
  data arrival time                                   2.17

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8252/ZN (OAI211_X1)                     0.06       2.05 r
  U4998/ZN (NAND3_X2)                      0.04       2.09 f
  iAddr[28] (out)                          0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U6655/Z (XOR2_X1)                        0.10       1.99 r
  U8417/ZN (OAI221_X2)                     0.04       2.03 f
  iAddr[27] (out)                          0.00       2.03 f
  data arrival time                                   2.03

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U7041/ZN (NAND2_X1)                      0.02       1.86 f
  U8237/ZN (OAI211_X1)                     0.07       1.93 r
  U4875/ZN (NAND3_X2)                      0.04       1.96 f
  iAddr[26] (out)                          0.00       1.96 f
  data arrival time                                   1.96

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4238/ZN (INV_X1)                        0.03       1.81 f
  U8405/ZN (XNOR2_X2)                      0.06       1.87 f
  U8408/ZN (OAI211_X2)                     0.06       1.93 r
  iAddr[25] (out)                          0.00       1.93 r
  data arrival time                                   1.93

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U8251/ZN (OAI211_X1)                     0.06       1.80 r
  U4874/ZN (NAND3_X2)                      0.04       1.84 f
  iAddr[24] (out)                          0.00       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U8254/Z (XOR2_X1)                        0.10       1.74 r
  U8397/ZN (OAI221_X2)                     0.04       1.79 f
  iAddr[23] (out)                          0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8238/ZN (OAI211_X1)                     0.07       1.67 r
  U4873/ZN (NAND3_X2)                      0.04       1.71 f
  iAddr[22] (out)                          0.00       1.71 f
  data arrival time                                   1.71

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U8386/ZN (XNOR2_X2)                      0.06       1.58 f
  U8389/ZN (OAI211_X2)                     0.06       1.64 r
  iAddr[21] (out)                          0.00       1.64 r
  data arrival time                                   1.64

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8253/ZN (OAI211_X1)                     0.06       1.53 r
  U4872/ZN (NAND3_X2)                      0.04       1.57 f
  iAddr[20] (out)                          0.00       1.57 f
  data arrival time                                   1.57

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U8246/Z (XOR2_X1)                        0.09       1.47 r
  U8377/ZN (OAI221_X2)                     0.05       1.51 f
  iAddr[19] (out)                          0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U8256/ZN (OAI211_X1)                     0.07       1.40 r
  U4871/ZN (NAND3_X2)                      0.04       1.44 f
  iAddr[18] (out)                          0.00       1.44 f
  data arrival time                                   1.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8244/ZN (XNOR2_X1)                      0.06       1.32 f
  U8369/ZN (OAI221_X2)                     0.07       1.39 r
  iAddr[17] (out)                          0.00       1.39 r
  data arrival time                                   1.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U8247/Z (XOR2_X1)                        0.09       1.28 r
  U8362/ZN (OAI221_X2)                     0.05       1.33 f
  iAddr[16] (out)                          0.00       1.33 f
  data arrival time                                   1.33

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U7476/ZN (OAI211_X1)                     0.07       1.22 r
  U4870/ZN (NAND3_X2)                      0.04       1.26 f
  iAddr[15] (out)                          0.00       1.26 f
  data arrival time                                   1.26

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8350/ZN (XNOR2_X2)                      0.05       1.13 f
  U8353/ZN (OAI211_X2)                     0.06       1.19 r
  iAddr[14] (out)                          0.00       1.19 r
  data arrival time                                   1.19

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         1.27


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U8239/ZN (OAI211_X1)                     0.06       1.09 r
  U4869/ZN (NAND3_X2)                      0.04       1.13 f
  iAddr[13] (out)                          0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         1.34


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.07       0.25 f
  U8295/ZN (NAND3_X2)                      0.04       0.30 r
  U4234/ZN (NAND2_X4)                      0.02       0.32 f
  U8296/ZN (INV_X4)                        0.02       0.34 r
  U8297/ZN (AOI21_X4)                      0.02       0.36 f
  U8299/ZN (NOR2_X4)                       0.03       0.39 r
  U8300/ZN (INV_X4)                        0.01       0.40 f
  U7445/ZN (NAND2_X4)                      0.02       0.43 r
  U4314/ZN (NAND2_X4)                      0.02       0.45 f
  U4313/ZN (AOI22_X4)                      0.07       0.52 r
  U6427/ZN (INV_X8)                        0.01       0.53 f
  U8264/ZN (NAND2_X4)                      0.02       0.55 r
  U7045/ZN (NAND2_X4)                      0.02       0.57 f
  U4312/ZN (INV_X8)                        0.02       0.59 r
  U8242/ZN (OAI22_X4)                      0.03       0.62 f
  U8268/ZN (NAND2_X4)                      0.03       0.65 r
  U4303/ZN (OAI21_X4)                      0.03       0.68 f
  U6143/ZN (AOI22_X2)                      0.08       0.75 r
  U6142/ZN (INV_X4)                        0.02       0.77 f
  U8263/ZN (NAND2_X4)                      0.03       0.80 r
  U8329/ZN (OAI21_X4)                      0.03       0.82 f
  U8273/ZN (INV_X8)                        0.02       0.85 r
  U8272/ZN (OAI22_X4)                      0.03       0.87 f
  U8266/ZN (NAND2_X4)                      0.03       0.90 r
  U4777/ZN (NAND2_X2)                      0.03       0.93 f
  U7424/Z (XOR2_X1)                        0.08       1.01 f
  U8343/ZN (OAI221_X2)                     0.07       1.08 r
  iAddr[12] (out)                          0.00       1.08 r
  data arrival time                                   1.08

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.08
  -----------------------------------------------------------
  slack (MET)                                         1.39


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.07       0.25 f
  U8295/ZN (NAND3_X2)                      0.04       0.30 r
  U4234/ZN (NAND2_X4)                      0.02       0.32 f
  U8296/ZN (INV_X4)                        0.02       0.34 r
  U8297/ZN (AOI21_X4)                      0.02       0.36 f
  U8299/ZN (NOR2_X4)                       0.03       0.39 r
  U8300/ZN (INV_X4)                        0.01       0.40 f
  U7445/ZN (NAND2_X4)                      0.02       0.43 r
  U4314/ZN (NAND2_X4)                      0.02       0.45 f
  U4313/ZN (AOI22_X4)                      0.07       0.52 r
  U6427/ZN (INV_X8)                        0.01       0.53 f
  U8264/ZN (NAND2_X4)                      0.02       0.55 r
  U7045/ZN (NAND2_X4)                      0.02       0.57 f
  U4312/ZN (INV_X8)                        0.02       0.59 r
  U8242/ZN (OAI22_X4)                      0.03       0.62 f
  U8268/ZN (NAND2_X4)                      0.03       0.65 r
  U4303/ZN (OAI21_X4)                      0.03       0.68 f
  U6143/ZN (AOI22_X2)                      0.08       0.75 r
  U6142/ZN (INV_X4)                        0.02       0.77 f
  U8263/ZN (NAND2_X4)                      0.03       0.80 r
  U8329/ZN (OAI21_X4)                      0.03       0.82 f
  U8273/ZN (INV_X8)                        0.02       0.85 r
  U8272/ZN (OAI22_X4)                      0.03       0.87 f
  U8266/ZN (NAND2_X4)                      0.03       0.90 r
  U8240/ZN (OAI211_X1)                     0.04       0.95 f
  U4868/ZN (NAND3_X2)                      0.05       1.00 r
  iAddr[11] (out)                          0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.07       0.25 f
  U8295/ZN (NAND3_X2)                      0.04       0.30 r
  U4234/ZN (NAND2_X4)                      0.02       0.32 f
  U8296/ZN (INV_X4)                        0.02       0.34 r
  U8297/ZN (AOI21_X4)                      0.02       0.36 f
  U8299/ZN (NOR2_X4)                       0.03       0.39 r
  U8300/ZN (INV_X4)                        0.01       0.40 f
  U7445/ZN (NAND2_X4)                      0.02       0.43 r
  U4314/ZN (NAND2_X4)                      0.02       0.45 f
  U4313/ZN (AOI22_X4)                      0.07       0.52 r
  U6427/ZN (INV_X8)                        0.01       0.53 f
  U8264/ZN (NAND2_X4)                      0.02       0.55 r
  U7045/ZN (NAND2_X4)                      0.02       0.57 f
  U4312/ZN (INV_X8)                        0.02       0.59 r
  U8242/ZN (OAI22_X4)                      0.03       0.62 f
  U8268/ZN (NAND2_X4)                      0.03       0.65 r
  U4303/ZN (OAI21_X4)                      0.03       0.68 f
  U6143/ZN (AOI22_X2)                      0.08       0.75 r
  U6142/ZN (INV_X4)                        0.02       0.77 f
  U8263/ZN (NAND2_X4)                      0.03       0.80 r
  U8329/ZN (OAI21_X4)                      0.03       0.82 f
  U8273/ZN (INV_X8)                        0.02       0.85 r
  U8331/ZN (XNOR2_X2)                      0.06       0.90 r
  U8334/ZN (OAI211_X2)                     0.03       0.94 f
  iAddr[10] (out)                          0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         1.53


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.07       0.25 f
  U8295/ZN (NAND3_X2)                      0.04       0.30 r
  U4234/ZN (NAND2_X4)                      0.02       0.32 f
  U8296/ZN (INV_X4)                        0.02       0.34 r
  U8297/ZN (AOI21_X4)                      0.02       0.36 f
  U8299/ZN (NOR2_X4)                       0.03       0.39 r
  U8300/ZN (INV_X4)                        0.01       0.40 f
  U7445/ZN (NAND2_X4)                      0.02       0.43 r
  U4314/ZN (NAND2_X4)                      0.02       0.45 f
  U4313/ZN (AOI22_X4)                      0.07       0.52 r
  U6427/ZN (INV_X8)                        0.01       0.53 f
  U8264/ZN (NAND2_X4)                      0.02       0.55 r
  U7045/ZN (NAND2_X4)                      0.02       0.57 f
  U4312/ZN (INV_X8)                        0.02       0.59 r
  U8242/ZN (OAI22_X4)                      0.03       0.62 f
  U8268/ZN (NAND2_X4)                      0.03       0.65 r
  U4303/ZN (OAI21_X4)                      0.03       0.68 f
  U6143/ZN (AOI22_X2)                      0.08       0.75 r
  U6142/ZN (INV_X4)                        0.02       0.77 f
  U8263/ZN (NAND2_X4)                      0.03       0.80 r
  U8259/ZN (OAI211_X1)                     0.04       0.84 f
  U4867/ZN (NAND3_X2)                      0.05       0.89 r
  iAddr[9] (out)                           0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         1.58


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U8261/ZN (OAI211_X1)                     0.09       0.80 r
  U4865/ZN (NAND3_X2)                      0.04       0.84 f
  iAddr[5] (out)                           0.00       0.84 f
  data arrival time                                   0.84

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U8472/ZN (NAND2_X2)                      0.04       0.75 r
  U5475/ZN (OAI21_X2)                      0.03       0.78 f
  U10188/ZN (INV_X4)                       0.03       0.81 r
  U4566/ZN (OAI21_X2)                      0.03       0.83 f
  iAddr[0] (out)                           0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  iAddr[3] (out)                           0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U8241/ZN (OAI211_X1)                     0.09       0.79 r
  U4866/ZN (NAND3_X2)                      0.04       0.83 f
  iAddr[7] (out)                           0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.07       0.25 f
  U8295/ZN (NAND3_X2)                      0.04       0.30 r
  U4234/ZN (NAND2_X4)                      0.02       0.32 f
  U8296/ZN (INV_X4)                        0.02       0.34 r
  U8297/ZN (AOI21_X4)                      0.02       0.36 f
  U8299/ZN (NOR2_X4)                       0.03       0.39 r
  U8300/ZN (INV_X4)                        0.01       0.40 f
  U7445/ZN (NAND2_X4)                      0.02       0.43 r
  U4314/ZN (NAND2_X4)                      0.02       0.45 f
  U4313/ZN (AOI22_X4)                      0.07       0.52 r
  U6427/ZN (INV_X8)                        0.01       0.53 f
  U8264/ZN (NAND2_X4)                      0.02       0.55 r
  U7045/ZN (NAND2_X4)                      0.02       0.57 f
  U4312/ZN (INV_X8)                        0.02       0.59 r
  U8242/ZN (OAI22_X4)                      0.03       0.62 f
  U8268/ZN (NAND2_X4)                      0.03       0.65 r
  U4303/ZN (OAI21_X4)                      0.03       0.68 f
  U8248/Z (XOR2_X1)                        0.09       0.76 f
  U8323/ZN (OAI221_X2)                     0.07       0.83 r
  iAddr[8] (out)                           0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U5317/ZN (AOI211_X2)                     0.10       0.81 r
  U8302/ZN (INV_X4)                        0.02       0.82 f
  iAddr[2] (out)                           0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11470/ZN (NOR2_X1)                      0.04       0.68 f
  U11469/ZN (INV_X1)                       0.06       0.74 r
  rs2[1] (out)                             0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         1.73


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  rs2[0] (out)                             0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         1.73


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U5218/ZN (NAND2_X1)                      0.11       0.53 r
  U5418/ZN (INV_X4)                        0.07       0.61 f
  U8469/ZN (NAND2_X2)                      0.04       0.65 r
  U5473/ZN (OAI21_X2)                      0.03       0.67 f
  U10158/ZN (INV_X4)                       0.03       0.71 r
  U4567/ZN (OAI21_X2)                      0.03       0.73 f
  iAddr[1] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.73


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U8305/ZN (OAI221_X2)                     0.07       0.71 f
  iAddr[4] (out)                           0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         1.76


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U8311/ZN (OAI211_X2)                     0.06       0.70 f
  iAddr[6] (out)                           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         1.77


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11468/ZN (NAND2_X1)                     0.07       0.64 r
  rs2[2] (out)                             0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11467/ZN (NAND2_X1)                     0.07       0.64 r
  rs2[3] (out)                             0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11466/ZN (NAND2_X1)                     0.07       0.64 r
  rs2[4] (out)                             0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         1.82


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6455/ZN (OAI222_X2)                     0.10       0.37 r
  U7382/ZN (INV_X1)                        0.03       0.40 f
  U8544/ZN (NAND2_X2)                      0.06       0.46 r
  regWrData[6] (out)                       0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6231/ZN (INV_X8)                        0.02       0.30 r
  U7617/ZN (NAND2_X4)                      0.02       0.31 f
  U5443/ZN (INV_X4)                        0.02       0.34 r
  U7589/ZN (NOR2_X1)                       0.02       0.36 f
  U7721/ZN (NAND3_X1)                      0.08       0.44 r
  regWrData[2] (out)                       0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6080/ZN (NAND4_X2)                      0.03       0.18 f
  U7727/ZN (OAI22_X2)                      0.06       0.24 r
  U7726/ZN (INV_X4)                        0.02       0.26 f
  U6691/Z (BUF_X16)                        0.09       0.35 f
  U7415/ZN (INV_X4)                        0.02       0.37 r
  U7414/ZN (NAND2_X4)                      0.02       0.39 f
  U8568/ZN (NAND3_X4)                      0.03       0.42 r
  regWrData[0] (out)                       0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         2.05


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6229/ZN (INV_X8)                        0.02       0.29 r
  U7164/ZN (NAND2_X1)                      0.02       0.32 f
  U8091/ZN (NAND3_X1)                      0.10       0.41 r
  regWrData[24] (out)                      0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         2.06


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6078/ZN (INV_X2)                        0.02       0.16 r
  U6073/ZN (NAND2_X4)                      0.02       0.17 f
  U6071/ZN (INV_X8)                        0.02       0.19 r
  U6072/ZN (NAND2_X4)                      0.02       0.21 f
  U7279/ZN (INV_X8)                        0.03       0.23 r
  U5107/ZN (INV_X32)                       0.02       0.25 f
  U5108/ZN (INV_X32)                       0.02       0.27 r
  U4775/ZN (NAND2_X2)                      0.02       0.29 f
  U7590/ZN (OAI211_X1)                     0.10       0.40 r
  regWrData[16] (out)                      0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         2.07


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U5024/ZN (NAND2_X4)                      0.02       0.24 f
  U6451/ZN (NOR2_X2)                       0.04       0.27 r
  U6164/ZN (INV_X4)                        0.02       0.29 f
  U7431/ZN (NAND3_X2)                      0.04       0.33 r
  U8524/ZN (INV_X4)                        0.01       0.34 f
  U8525/ZN (NAND2_X2)                      0.06       0.39 r
  regWrData[1] (out)                       0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11397/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[1] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11396/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[2] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11395/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[3] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11394/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[4] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11393/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[5] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11392/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[6] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11391/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[7] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11390/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[8] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11389/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[9] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11403/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[10] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11402/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[11] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11401/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[12] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11400/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[13] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11399/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[14] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U11398/ZN (OAI222_X1)                                   0.07       0.39 f
  memWrData[15] (out)                                     0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5229/ZN (AND2_X4)                                      0.07       0.25 f
  U5326/ZN (INV_X4)                                       0.08       0.33 r
  U11404/ZN (OAI222_X1)                                   0.06       0.39 f
  memWrData[0] (out)                                      0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6078/ZN (INV_X2)                        0.02       0.16 r
  U6073/ZN (NAND2_X4)                      0.02       0.17 f
  U6071/ZN (INV_X8)                        0.02       0.19 r
  U6072/ZN (NAND2_X4)                      0.02       0.21 f
  U7279/ZN (INV_X8)                        0.03       0.23 r
  U5107/ZN (INV_X32)                       0.02       0.25 f
  U4488/ZN (NOR2_X1)                       0.05       0.30 r
  U4850/ZN (AOI21_X1)                      0.04       0.34 f
  U4849/ZN (NAND3_X2)                      0.06       0.39 r
  regWrData[15] (out)                      0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.08


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6078/ZN (INV_X2)                        0.02       0.16 r
  U6073/ZN (NAND2_X4)                      0.02       0.17 f
  U6071/ZN (INV_X8)                        0.02       0.19 r
  U6072/ZN (NAND2_X4)                      0.02       0.21 f
  U7279/ZN (INV_X8)                        0.03       0.23 r
  U5107/ZN (INV_X32)                       0.02       0.25 f
  U4772/ZN (NOR2_X1)                       0.07       0.32 r
  U8530/ZN (NOR2_X4)                       0.03       0.35 f
  U8531/ZN (NAND3_X4)                      0.03       0.39 r
  regWrData[3] (out)                       0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         2.08


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U8507/ZN (OAI22_X2)                      0.06       0.34 r
  U8508/ZN (INV_X4)                        0.01       0.35 f
  U7987/ZN (NAND2_X4)                      0.03       0.38 r
  regWrData[10] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6230/ZN (INV_X8)                        0.03       0.30 r
  U7171/ZN (NAND2_X1)                      0.02       0.32 f
  U4859/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[27] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6230/ZN (INV_X8)                        0.03       0.30 r
  U7165/ZN (NAND2_X1)                      0.02       0.32 f
  U4855/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[22] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6230/ZN (INV_X8)                        0.03       0.30 r
  U7168/ZN (NAND2_X1)                      0.02       0.32 f
  U4860/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[28] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.12       0.12 r
  U8488/ZN (INV_X4)                        0.02       0.14 f
  U8502/ZN (NOR3_X4)                       0.07       0.21 r
  U8174/ZN (NAND2_X4)                      0.04       0.25 f
  U6912/ZN (OAI22_X2)                      0.07       0.32 r
  U6780/ZN (INV_X4)                        0.03       0.35 f
  U8528/ZN (NAND3_X4)                      0.03       0.38 r
  regWrData[4] (out)                       0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6229/ZN (INV_X8)                        0.02       0.29 r
  U7172/ZN (NAND2_X1)                      0.02       0.32 f
  U4852/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[19] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6231/ZN (INV_X8)                        0.02       0.30 r
  U7166/ZN (NAND2_X1)                      0.02       0.32 f
  U4861/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[29] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6231/ZN (INV_X8)                        0.02       0.30 r
  U7167/ZN (NAND2_X1)                      0.02       0.32 f
  U4853/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[20] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6231/ZN (INV_X8)                        0.02       0.30 r
  U7163/ZN (NAND2_X1)                      0.02       0.32 f
  U4856/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[23] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6231/ZN (INV_X8)                        0.02       0.30 r
  U7160/ZN (NAND2_X1)                      0.02       0.32 f
  U4863/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[31] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6229/ZN (INV_X8)                        0.02       0.29 r
  U7169/ZN (NAND2_X1)                      0.02       0.32 f
  U4854/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[21] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6229/ZN (INV_X8)                        0.02       0.29 r
  U7161/ZN (NAND2_X1)                      0.02       0.32 f
  U4862/ZN (NAND3_X2)                      0.06       0.38 r
  regWrData[30] (out)                      0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/dSize_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       0.00 r
  mem_wb/dSize_q_reg[1]/QN (DFF_X2)        0.12       0.12 r
  U8488/ZN (INV_X4)                        0.02       0.14 f
  U8502/ZN (NOR3_X4)                       0.07       0.21 r
  U8174/ZN (NAND2_X4)                      0.04       0.25 f
  U6913/ZN (NOR2_X1)                       0.07       0.33 r
  U8546/ZN (NOR2_X4)                       0.02       0.35 f
  U8548/ZN (NAND3_X4)                      0.03       0.38 r
  regWrData[5] (out)                       0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U10728/ZN (OAI222_X2)                                   0.05       0.38 f
  memWrData[27] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U10730/ZN (OAI222_X2)                                   0.05       0.38 f
  memWrData[29] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5230/ZN (AND2_X4)                                      0.07       0.25 f
  U5323/ZN (INV_X4)                                       0.08       0.33 r
  U10732/ZN (OAI222_X2)                                   0.05       0.38 f
  memWrData[31] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6812/ZN (NOR2_X1)                       0.04       0.31 r
  U4969/ZN (NOR2_X2)                       0.02       0.34 f
  U7717/ZN (NAND2_X4)                      0.04       0.38 r
  regWrData[8] (out)                       0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6081/ZN (NAND2_X4)                      0.03       0.17 r
  U7607/ZN (INV_X4)                        0.01       0.18 f
  U7500/ZN (NAND2_X4)                      0.02       0.20 r
  U7401/ZN (INV_X8)                        0.01       0.21 f
  U8277/ZN (NAND2_X4)                      0.02       0.24 r
  U7898/ZN (INV_X8)                        0.02       0.25 f
  U8276/ZN (INV_X32)                       0.02       0.28 r
  U6230/ZN (INV_X8)                        0.02       0.29 f
  U8535/ZN (NAND2_X2)                      0.04       0.33 r
  U8536/ZN (NAND3_X4)                      0.04       0.37 f
  regWrData[13] (out)                      0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6230/ZN (INV_X8)                        0.03       0.30 r
  U7162/ZN (NAND2_X1)                      0.02       0.32 f
  U4857/ZN (NAND3_X2)                      0.05       0.37 r
  regWrData[25] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6081/ZN (NAND2_X4)                      0.03       0.17 r
  U7607/ZN (INV_X4)                        0.01       0.18 f
  U7500/ZN (NAND2_X4)                      0.02       0.20 r
  U7401/ZN (INV_X8)                        0.01       0.21 f
  U8277/ZN (NAND2_X4)                      0.02       0.24 r
  U7898/ZN (INV_X8)                        0.02       0.25 f
  U8276/ZN (INV_X32)                       0.02       0.28 r
  U6231/ZN (INV_X8)                        0.02       0.29 f
  U8562/ZN (NAND2_X2)                      0.04       0.33 r
  U8563/ZN (NAND3_X4)                      0.04       0.37 f
  regWrData[9] (out)                       0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10717/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[16] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10718/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[17] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10719/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[18] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10720/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[19] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10721/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[20] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10722/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[21] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10723/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[22] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10724/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[23] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10725/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[24] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10726/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[25] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5499/ZN (INV_X4)                                       0.08       0.33 r
  U10727/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[26] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5498/ZN (INV_X4)                                       0.08       0.33 r
  U10729/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[28] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: ex_mem/memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U5322/ZN (AND2_X4)                                      0.07       0.25 f
  U5498/ZN (INV_X4)                                       0.08       0.33 r
  U10731/ZN (OAI222_X2)                                   0.05       0.37 f
  memWrData[30] (out)                                     0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  output external delay                                   0.00       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U8277/ZN (NAND2_X4)                      0.02       0.23 f
  U7898/ZN (INV_X8)                        0.03       0.25 r
  U8276/ZN (INV_X32)                       0.02       0.27 f
  U6231/ZN (INV_X8)                        0.02       0.30 r
  U7170/ZN (NAND2_X1)                      0.02       0.32 f
  U4851/ZN (NAND3_X2)                      0.05       0.37 r
  regWrData[17] (out)                      0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.10


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6081/ZN (NAND2_X4)                      0.03       0.17 r
  U7607/ZN (INV_X4)                        0.01       0.18 f
  U7500/ZN (NAND2_X4)                      0.02       0.20 r
  U7401/ZN (INV_X8)                        0.01       0.21 f
  U8277/ZN (NAND2_X4)                      0.02       0.24 r
  U7898/ZN (INV_X8)                        0.02       0.25 f
  U8276/ZN (INV_X32)                       0.02       0.28 r
  U6229/ZN (INV_X8)                        0.02       0.29 f
  U8533/ZN (NAND2_X2)                      0.04       0.33 r
  U8534/ZN (NAND3_X4)                      0.04       0.37 f
  regWrData[14] (out)                      0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.10


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6081/ZN (NAND2_X4)                      0.03       0.17 r
  U7607/ZN (INV_X4)                        0.01       0.18 f
  U7500/ZN (NAND2_X4)                      0.02       0.20 r
  U7401/ZN (INV_X8)                        0.01       0.21 f
  U8277/ZN (NAND2_X4)                      0.02       0.24 r
  U7898/ZN (INV_X8)                        0.02       0.25 f
  U8276/ZN (INV_X32)                       0.02       0.28 r
  U6231/ZN (INV_X8)                        0.02       0.29 f
  U8554/ZN (NAND2_X2)                      0.04       0.33 r
  U8555/ZN (NAND3_X4)                      0.04       0.37 f
  regWrData[18] (out)                      0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         2.10


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6081/ZN (NAND2_X4)                      0.03       0.17 r
  U7607/ZN (INV_X4)                        0.01       0.18 f
  U7500/ZN (NAND2_X4)                      0.02       0.20 r
  U7401/ZN (INV_X8)                        0.01       0.21 f
  U8277/ZN (NAND2_X4)                      0.02       0.24 r
  U7898/ZN (INV_X8)                        0.02       0.25 f
  U8276/ZN (INV_X32)                       0.02       0.28 r
  U7386/ZN (INV_X2)                        0.01       0.29 f
  U8538/ZN (NAND2_X2)                      0.04       0.33 r
  U8541/ZN (NAND3_X4)                      0.04       0.36 f
  regWrData[7] (out)                       0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         2.10


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6081/ZN (NAND2_X4)                      0.03       0.17 r
  U7607/ZN (INV_X4)                        0.01       0.18 f
  U7500/ZN (NAND2_X4)                      0.02       0.20 r
  U7401/ZN (INV_X8)                        0.01       0.21 f
  U8277/ZN (NAND2_X4)                      0.02       0.24 r
  U7898/ZN (INV_X8)                        0.02       0.25 f
  U8276/ZN (INV_X32)                       0.02       0.28 r
  U6229/ZN (INV_X8)                        0.02       0.29 f
  U7313/ZN (NAND2_X4)                      0.03       0.32 r
  U8557/ZN (NAND3_X4)                      0.04       0.36 f
  regWrData[12] (out)                      0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         2.11


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6081/ZN (NAND2_X4)                      0.03       0.17 r
  U7607/ZN (INV_X4)                        0.01       0.18 f
  U7500/ZN (NAND2_X4)                      0.02       0.20 r
  U7401/ZN (INV_X8)                        0.01       0.21 f
  U8277/ZN (NAND2_X4)                      0.02       0.24 r
  U7898/ZN (INV_X8)                        0.02       0.25 f
  U8276/ZN (INV_X32)                       0.02       0.28 r
  U6230/ZN (INV_X8)                        0.02       0.29 f
  U6940/ZN (NAND2_X4)                      0.03       0.32 r
  U8559/ZN (NAND3_X4)                      0.04       0.36 f
  regWrData[11] (out)                      0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  output external delay                    0.00       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         2.11


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)                           0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)                           0.11       0.11 r
  U6076/ZN (INV_X4)                                       0.02       0.13 f
  U6077/ZN (INV_X8)                                       0.02       0.15 r
  U6081/ZN (NAND2_X4)                                     0.02       0.16 f
  U7607/ZN (INV_X4)                                       0.02       0.18 r
  U7500/ZN (NAND2_X4)                                     0.02       0.20 f
  U7401/ZN (INV_X8)                                       0.02       0.21 r
  U5024/ZN (NAND2_X4)                                     0.02       0.24 f
  U7749/ZN (OAI222_X4)                                    0.10       0.33 r
  U8724/ZN (OAI21_X4)                                     0.03       0.36 f
  U7351/ZN (OAI211_X2)                                    0.06       0.43 r
  U7349/ZN (AOI21_X4)                                     0.03       0.46 f
  U5533/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5121/ZN (INV_X4)                                       0.03       0.55 r
  U5639/ZN (NAND2_X4)                                     0.02       0.57 f
  U5641/ZN (INV_X4)                                       0.02       0.59 r
  U5862/ZN (OAI21_X4)                                     0.02       0.61 f
  U5863/ZN (XNOR2_X2)                                     0.06       0.67 f
  U5858/ZN (NAND2_X4)                                     0.03       0.70 r
  U5855/ZN (NAND2_X2)                                     0.02       0.72 f
  U5991/ZN (OAI21_X2)                                     0.05       0.76 r
  U8847/ZN (XNOR2_X2)                                     0.07       0.84 r
  U8857/ZN (INV_X4)                                       0.02       0.86 f
  U7902/ZN (NAND2_X4)                                     0.03       0.89 r
  U8858/ZN (NAND3_X2)                                     0.03       0.92 f
  U8925/ZN (INV_X4)                                       0.02       0.94 r
  U7502/ZN (NOR2_X4)                                      0.02       0.95 f
  U6458/ZN (AOI22_X4)                                     0.04       1.00 r
  U8939/ZN (XNOR2_X2)                                     0.07       1.06 r
  U6194/ZN (NAND2_X4)                                     0.02       1.09 f
  U8044/ZN (OAI211_X4)                                    0.05       1.14 r
  U8098/ZN (NAND2_X4)                                     0.02       1.16 f
  U7886/ZN (OAI211_X4)                                    0.05       1.20 r
  U8990/ZN (XNOR2_X2)                                     0.07       1.27 r
  U7899/ZN (NAND2_X4)                                     0.02       1.30 f
  U4232/ZN (INV_X8)                                       0.02       1.31 r
  U8991/ZN (NOR2_X4)                                      0.01       1.33 f
  U6533/ZN (OAI21_X4)                                     0.04       1.36 r
  U6767/ZN (AND2_X2)                                      0.05       1.41 r
  U6765/ZN (XNOR2_X2)                                     0.07       1.48 r
  U6821/ZN (NAND2_X4)                                     0.02       1.50 f
  U6807/ZN (INV_X8)                                       0.02       1.52 r
  U9031/ZN (OAI21_X4)                                     0.02       1.54 f
  U9068/ZN (NAND3_X2)                                     0.04       1.59 r
  U7922/ZN (AOI21_X4)                                     0.02       1.61 f
  U7887/ZN (NOR2_X4)                                      0.03       1.64 r
  U7020/ZN (INV_X4)                                       0.01       1.65 f
  U7018/ZN (NAND2_X4)                                     0.02       1.67 r
  U7019/ZN (NAND2_X4)                                     0.02       1.70 f
  U8227/ZN (NAND2_X4)                                     0.02       1.72 r
  U8005/ZN (OAI21_X4)                                     0.03       1.75 f
  U6818/ZN (INV_X8)                                       0.02       1.77 r
  U9100/ZN (NAND3_X4)                                     0.03       1.79 f
  U9101/ZN (NAND3_X4)                                     0.03       1.82 r
  U7222/ZN (NAND3_X4)                                     0.03       1.85 f
  U8228/ZN (NAND2_X4)                                     0.03       1.87 r
  U7228/ZN (INV_X4)                                       0.01       1.88 f
  U7946/ZN (OAI21_X4)                                     0.03       1.92 r
  U6674/ZN (INV_X4)                                       0.01       1.93 f
  U6672/ZN (NAND2_X4)                                     0.02       1.95 r
  U6673/ZN (NAND2_X4)                                     0.02       1.97 f
  U8175/ZN (NAND2_X4)                                     0.03       2.00 r
  U7652/ZN (NAND2_X4)                                     0.02       2.02 f
  U7846/ZN (NOR2_X4)                                      0.03       2.05 r
  U7239/ZN (INV_X8)                                       0.01       2.06 f
  U7921/ZN (NOR2_X4)                                      0.02       2.08 r
  U7979/ZN (OAI21_X4)                                     0.03       2.11 f
  U6567/ZN (NAND2_X2)                                     0.03       2.14 r
  U6509/ZN (NAND2_X4)                                     0.02       2.16 f
  U4115/ZN (INV_X4)                                       0.02       2.18 r
  U8053/ZN (OAI21_X4)                                     0.02       2.20 f
  U8151/ZN (OAI211_X4)                                    0.05       2.24 r
  U8143/ZN (INV_X8)                                       0.01       2.26 f
  U8084/ZN (NOR2_X4)                                      0.03       2.28 r
  U5734/ZN (NOR2_X4)                                      0.02       2.30 f
  U5636/ZN (NAND2_X1)                                     0.04       2.34 r
  U5732/ZN (NAND2_X2)                                     0.03       2.37 f
  U5117/ZN (INV_X8)                                       0.02       2.39 r
  U5827/ZN (OAI21_X4)                                     0.01       2.40 f
  ex_mem/product_in_q_reg[31]/D (DFFR_X1)                 0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[31]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U5848/ZN (OAI21_X4)                                     0.03       0.76 f
  U5969/ZN (INV_X8)                                       0.02       0.78 r
  U5759/ZN (OAI21_X4)                                     0.02       0.80 f
  U5718/ZN (NAND2_X4)                                     0.03       0.83 r
  U6316/ZN (INV_X4)                                       0.01       0.84 f
  U8180/ZN (OAI211_X4)                                    0.04       0.89 r
  U7449/ZN (INV_X8)                                       0.02       0.90 f
  U6174/ZN (NAND2_X4)                                     0.03       0.93 r
  U6173/ZN (INV_X4)                                       0.01       0.94 f
  U8831/ZN (OAI21_X4)                                     0.03       0.97 r
  U8832/ZN (XNOR2_X2)                                     0.07       1.04 r
  U7998/ZN (NAND2_X4)                                     0.02       1.07 f
  U5897/ZN (OAI211_X4)                                    0.05       1.12 r
  U6798/ZN (INV_X8)                                       0.01       1.13 f
  U8865/ZN (OAI21_X4)                                     0.03       1.17 r
  U8133/ZN (NAND2_X4)                                     0.02       1.19 f
  U8168/ZN (NAND2_X4)                                     0.03       1.21 r
  U7201/ZN (INV_X4)                                       0.01       1.23 f
  U8220/ZN (OAI22_X4)                                     0.04       1.27 r
  U8003/ZN (INV_X8)                                       0.01       1.28 f
  U8131/ZN (NAND2_X4)                                     0.03       1.31 r
  U7810/ZN (INV_X4)                                       0.01       1.32 f
  U9749/ZN (OAI21_X4)                                     0.04       1.35 r
  U9760/ZN (INV_X4)                                       0.01       1.37 f
  U9761/ZN (OAI21_X4)                                     0.03       1.40 r
  U8202/ZN (NAND2_X4)                                     0.02       1.42 f
  U7941/ZN (NAND3_X4)                                     0.02       1.45 r
  U5082/ZN (NAND2_X4)                                     0.02       1.47 f
  U6741/ZN (NAND2_X4)                                     0.02       1.49 r
  U7359/ZN (NAND2_X2)                                     0.02       1.51 f
  U5071/ZN (NAND2_X4)                                     0.03       1.54 r
  U10035/ZN (XNOR2_X2)                                    0.06       1.61 r
  U10038/ZN (INV_X4)                                      0.01       1.62 f
  U8219/ZN (NAND2_X4)                                     0.04       1.66 r
  U7938/ZN (NAND3_X2)                                     0.03       1.69 f
  U6457/ZN (NAND2_X4)                                     0.03       1.71 r
  U10075/ZN (XNOR2_X2)                                    0.06       1.78 r
  U5092/ZN (INV_X4)                                       0.02       1.80 f
  U6295/ZN (NAND2_X4)                                     0.02       1.82 r
  U6624/ZN (NAND2_X4)                                     0.02       1.84 f
  U10076/ZN (XNOR2_X2)                                    0.06       1.91 f
  U6284/ZN (INV_X4)                                       0.03       1.93 r
  U7904/ZN (NAND2_X4)                                     0.02       1.95 f
  U5116/ZN (NAND2_X2)                                     0.04       1.99 r
  U5559/ZN (XNOR2_X2)                                     0.07       2.06 r
  U5555/ZN (NAND2_X4)                                     0.02       2.08 f
  U5028/ZN (INV_X8)                                       0.02       2.10 r
  U5679/ZN (NOR2_X4)                                      0.01       2.12 f
  U5680/ZN (NAND2_X4)                                     0.03       2.15 r
  U5723/ZN (INV_X4)                                       0.01       2.16 f
  U10561/ZN (NOR2_X4)                                     0.03       2.18 r
  U5637/ZN (AOI21_X4)                                     0.02       2.20 f
  U5628/ZN (NOR3_X4)                                      0.05       2.26 r
  U5623/ZN (INV_X4)                                       0.01       2.27 f
  U5620/ZN (NAND2_X4)                                     0.02       2.29 r
  U5621/ZN (NAND2_X4)                                     0.02       2.31 f
  U5635/ZN (INV_X4)                                       0.02       2.32 r
  U4246/ZN (NAND2_X4)                                     0.01       2.33 f
  U5732/ZN (NAND2_X2)                                     0.04       2.37 r
  U5117/ZN (INV_X8)                                       0.01       2.39 f
  U5821/ZN (AOI21_X4)                                     0.03       2.41 r
  ex_mem/aluRes_q_reg[31]/D (DFFR_X1)                     0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[31]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_ex/busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[1]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[1]/QN (DFFR_X2)                    0.12       0.12 r
  U5600/ZN (INV_X4)                                       0.02       0.14 f
  U5599/ZN (INV_X4)                                       0.02       0.16 r
  U5598/ZN (NAND2_X4)                                     0.02       0.18 f
  U5594/ZN (INV_X8)                                       0.02       0.20 r
  U5597/ZN (NAND2_X4)                                     0.02       0.22 f
  U7553/ZN (INV_X8)                                       0.02       0.24 r
  U7779/ZN (NAND2_X4)                                     0.01       0.25 f
  U4239/ZN (NAND2_X2)                                     0.03       0.28 r
  U7173/ZN (INV_X4)                                       0.02       0.29 f
  U8730/ZN (AOI21_X4)                                     0.03       0.32 r
  U8731/ZN (OAI21_X4)                                     0.03       0.35 f
  U8732/ZN (OAI21_X4)                                     0.05       0.40 r
  U6338/ZN (INV_X16)                                      0.02       0.42 f
  U7561/ZN (NAND2_X4)                                     0.03       0.45 r
  U6576/ZN (INV_X4)                                       0.02       0.47 f
  U7507/ZN (NOR2_X4)                                      0.03       0.50 r
  U7663/ZN (OAI21_X4)                                     0.02       0.53 f
  U7857/ZN (INV_X8)                                       0.02       0.55 r
  U8776/ZN (NAND3_X4)                                     0.04       0.58 f
  U7061/ZN (INV_X4)                                       0.02       0.60 r
  U7917/ZN (NAND2_X4)                                     0.01       0.62 f
  U8780/ZN (OAI21_X4)                                     0.04       0.66 r
  U7859/ZN (NAND2_X4)                                     0.02       0.68 f
  U6525/ZN (INV_X4)                                       0.02       0.70 r
  U6747/ZN (NAND2_X4)                                     0.01       0.71 f
  U6748/ZN (NAND2_X4)                                     0.03       0.75 r
  U6750/ZN (NAND2_X4)                                     0.02       0.77 f
  U7358/ZN (INV_X2)                                       0.03       0.80 r
  U8134/ZN (NAND3_X4)                                     0.04       0.84 f
  U5868/ZN (NAND3_X4)                                     0.03       0.87 r
  U5869/ZN (INV_X4)                                       0.01       0.89 f
  U8153/ZN (NAND2_X4)                                     0.02       0.91 r
  U8197/ZN (NAND2_X4)                                     0.02       0.93 f
  U6969/ZN (INV_X8)                                       0.01       0.94 r
  U6967/ZN (NAND2_X4)                                     0.02       0.96 f
  U6158/ZN (NAND2_X2)                                     0.03       0.99 r
  U6885/ZN (INV_X4)                                       0.02       1.01 f
  U8067/ZN (NAND2_X4)                                     0.02       1.03 r
  U8157/ZN (NAND2_X4)                                     0.02       1.05 f
  U6436/ZN (INV_X8)                                       0.02       1.07 r
  U8066/ZN (NAND3_X2)                                     0.02       1.09 f
  U6182/ZN (OAI221_X4)                                    0.06       1.14 r
  U5579/ZN (XNOR2_X2)                                     0.07       1.22 r
  U5578/ZN (NAND2_X4)                                     0.02       1.24 f
  U5573/ZN (INV_X8)                                       0.02       1.26 r
  U5572/ZN (NAND2_X4)                                     0.02       1.28 f
  U5115/ZN (INV_X8)                                       0.01       1.29 r
  U5926/ZN (NOR3_X4)                                      0.02       1.31 f
  U5686/ZN (OAI21_X4)                                     0.04       1.35 r
  U5684/ZN (NAND2_X4)                                     0.02       1.37 f
  U5655/ZN (XNOR2_X2)                                     0.06       1.43 f
  U5653/ZN (INV_X4)                                       0.02       1.45 r
  U5651/ZN (NOR2_X2)                                      0.02       1.47 f
  U5647/ZN (NOR2_X4)                                      0.03       1.50 r
  U5648/ZN (NOR2_X4)                                      0.02       1.52 f
  U5727/ZN (AOI21_X4)                                     0.03       1.55 r
  U5803/ZN (NAND3_X4)                                     0.04       1.59 f
  U5615/ZN (NAND2_X2)                                     0.04       1.63 r
  U9007/ZN (XNOR2_X2)                                     0.07       1.70 r
  U8173/ZN (NAND2_X4)                                     0.02       1.72 f
  U5038/ZN (INV_X2)                                       0.04       1.76 r
  U7672/ZN (NOR3_X2)                                      0.03       1.78 f
  U9695/ZN (NAND2_X2)                                     0.02       1.81 r
  U9696/ZN (NAND3_X2)                                     0.03       1.83 f
  U6199/ZN (NAND2_X4)                                     0.03       1.86 r
  U9729/ZN (XNOR2_X2)                                     0.06       1.93 r
  U6384/ZN (NAND2_X4)                                     0.02       1.95 f
  U8002/ZN (OAI211_X4)                                    0.05       2.00 r
  U5096/ZN (NAND2_X2)                                     0.03       2.03 f
  U7237/ZN (NAND2_X4)                                     0.03       2.06 r
  U6630/ZN (INV_X4)                                       0.01       2.07 f
  U7795/ZN (OAI21_X2)                                     0.04       2.11 r
  U10082/ZN (INV_X4)                                      0.02       2.13 f
  U10083/ZN (NOR2_X4)                                     0.03       2.16 r
  U6493/ZN (OAI21_X4)                                     0.02       2.18 f
  U6492/ZN (NAND2_X4)                                     0.03       2.20 r
  U8123/ZN (NAND2_X4)                                     0.02       2.22 f
  U10086/ZN (AOI21_X4)                                    0.05       2.27 r
  U5741/ZN (OAI21_X2)                                     0.02       2.29 f
  U10087/ZN (XNOR2_X2)                                    0.06       2.36 f
  U10102/ZN (OAI221_X2)                                   0.05       2.40 r
  ex_mem/aluRes_q_reg[29]/D (DFFR_X1)                     0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[29]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.07       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6939/ZN (NAND2_X4)                                     0.02       1.38 f
  U6709/ZN (INV_X8)                                       0.02       1.40 r
  U7055/ZN (NAND2_X4)                                     0.02       1.42 f
  U4968/ZN (NAND2_X1)                                     0.05       1.47 r
  U9086/ZN (XNOR2_X2)                                     0.07       1.54 r
  U9087/ZN (INV_X4)                                       0.01       1.56 f
  U4240/ZN (NAND2_X4)                                     0.03       1.58 r
  U7769/ZN (NAND3_X2)                                     0.03       1.61 f
  U9090/ZN (NAND3_X2)                                     0.04       1.65 r
  U7648/ZN (NAND2_X4)                                     0.02       1.67 f
  U6956/ZN (INV_X8)                                       0.02       1.69 r
  U9096/ZN (OAI21_X4)                                     0.02       1.71 f
  U8191/ZN (NAND2_X4)                                     0.03       1.74 r
  U9099/ZN (NAND3_X4)                                     0.03       1.77 f
  U7746/ZN (NAND2_X2)                                     0.03       1.80 r
  U5529/ZN (XNOR2_X2)                                     0.07       1.86 r
  U9155/ZN (INV_X4)                                       0.01       1.88 f
  U7601/Z (MUX2_X2)                                       0.10       1.97 f
  U9157/ZN (OAI21_X4)                                     0.05       2.02 r
  U9162/ZN (OAI21_X4)                                     0.03       2.05 f
  U8193/ZN (NAND3_X4)                                     0.02       2.07 r
  U8192/ZN (NAND2_X4)                                     0.02       2.09 f
  U8076/ZN (NAND2_X4)                                     0.03       2.12 r
  U6368/ZN (INV_X8)                                       0.01       2.13 f
  U9867/ZN (OAI21_X4)                                     0.04       2.17 r
  U8062/ZN (INV_X8)                                       0.02       2.18 f
  U8089/ZN (NAND2_X4)                                     0.03       2.21 r
  U9964/ZN (NAND3_X2)                                     0.02       2.24 f
  U9965/ZN (NAND3_X2)                                     0.04       2.28 r
  U7258/ZN (OAI211_X4)                                    0.04       2.32 f
  U7245/ZN (INV_X8)                                       0.02       2.34 r
  U7474/ZN (NAND3_X4)                                     0.02       2.36 f
  U7429/ZN (OAI221_X4)                                    0.05       2.40 r
  ex_mem/aluRes_q_reg[25]/D (DFFR_X1)                     0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[25]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.07       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8440/ZN (OAI21_X4)                      0.04       2.03 r
  U4317/ZN (AOI22_X4)                      0.04       2.07 f
  U4316/ZN (OAI22_X4)                      0.05       2.11 r
  U8441/ZN (XNOR2_X2)                      0.07       2.18 r
  U8443/ZN (OAI221_X2)                     0.04       2.22 f
  U7662/ZN (XNOR2_X2)                      0.08       2.30 f
  U8454/Z (MUX2_X2)                        0.12       2.41 f
  ifetch/dffa/q_reg[31]/D (DFFRS_X2)       0.00       2.41 f
  data arrival time                                   2.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[31]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8440/ZN (OAI21_X4)                      0.04       2.03 r
  U4317/ZN (AOI22_X4)                      0.04       2.07 f
  U5067/ZN (INV_X4)                        0.02       2.09 r
  U6580/Z (XOR2_X2)                        0.07       2.16 r
  U8451/ZN (OAI221_X2)                     0.04       2.20 f
  U4315/ZN (NAND2_X4)                      0.05       2.25 r
  U7662/ZN (XNOR2_X2)                      0.07       2.32 r
  U7453/ZN (NAND2_X1)                      0.03       2.35 f
  U4999/ZN (OAI21_X2)                      0.06       2.41 r
  if_id/incPC_q_reg[31]/D (DFFR_X1)        0.00       2.41 r
  data arrival time                                   2.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[31]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.41
  data required time                                  2.41
  -----------------------------------------------------------
  data required time                                  2.41
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U5024/ZN (NAND2_X4)                      0.02       0.24 f
  U7749/ZN (OAI222_X4)                     0.10       0.33 r
  U8724/ZN (OAI21_X4)                      0.03       0.36 f
  U7351/ZN (OAI211_X2)                     0.06       0.43 r
  U7349/ZN (AOI21_X4)                      0.03       0.46 f
  U5533/ZN (XNOR2_X2)                      0.07       0.52 f
  U5121/ZN (INV_X4)                        0.03       0.55 r
  U5639/ZN (NAND2_X4)                      0.02       0.57 f
  U5641/ZN (INV_X4)                        0.02       0.59 r
  U5862/ZN (OAI21_X4)                      0.02       0.61 f
  U5863/ZN (XNOR2_X2)                      0.06       0.67 f
  U5858/ZN (NAND2_X4)                      0.03       0.70 r
  U5855/ZN (NAND2_X2)                      0.02       0.72 f
  U5991/ZN (OAI21_X2)                      0.05       0.76 r
  U8847/ZN (XNOR2_X2)                      0.07       0.84 r
  U8857/ZN (INV_X4)                        0.02       0.86 f
  U7902/ZN (NAND2_X4)                      0.03       0.89 r
  U8858/ZN (NAND3_X2)                      0.03       0.92 f
  U8925/ZN (INV_X4)                        0.02       0.94 r
  U7502/ZN (NOR2_X4)                       0.02       0.95 f
  U6458/ZN (AOI22_X4)                      0.04       1.00 r
  U8939/ZN (XNOR2_X2)                      0.07       1.06 r
  U6194/ZN (NAND2_X4)                      0.02       1.09 f
  U8044/ZN (OAI211_X4)                     0.05       1.14 r
  U8098/ZN (NAND2_X4)                      0.02       1.16 f
  U7886/ZN (OAI211_X4)                     0.05       1.20 r
  U8990/ZN (XNOR2_X2)                      0.07       1.27 r
  U7899/ZN (NAND2_X4)                      0.02       1.30 f
  U4232/ZN (INV_X8)                        0.02       1.31 r
  U8991/ZN (NOR2_X4)                       0.01       1.33 f
  U6533/ZN (OAI21_X4)                      0.04       1.36 r
  U6767/ZN (AND2_X2)                       0.05       1.41 r
  U6765/ZN (XNOR2_X2)                      0.07       1.48 r
  U6821/ZN (NAND2_X4)                      0.02       1.50 f
  U6807/ZN (INV_X8)                        0.02       1.52 r
  U9031/ZN (OAI21_X4)                      0.02       1.54 f
  U9068/ZN (NAND3_X2)                      0.04       1.59 r
  U7922/ZN (AOI21_X4)                      0.02       1.61 f
  U7887/ZN (NOR2_X4)                       0.03       1.64 r
  U7020/ZN (INV_X4)                        0.01       1.65 f
  U7018/ZN (NAND2_X4)                      0.02       1.67 r
  U7019/ZN (NAND2_X4)                      0.02       1.70 f
  U8227/ZN (NAND2_X4)                      0.02       1.72 r
  U8005/ZN (OAI21_X4)                      0.03       1.75 f
  U6818/ZN (INV_X8)                        0.02       1.77 r
  U9100/ZN (NAND3_X4)                      0.03       1.79 f
  U9101/ZN (NAND3_X4)                      0.03       1.82 r
  U7222/ZN (NAND3_X4)                      0.03       1.85 f
  U8228/ZN (NAND2_X4)                      0.03       1.87 r
  U7228/ZN (INV_X4)                        0.01       1.88 f
  U7946/ZN (OAI21_X4)                      0.03       1.92 r
  U6674/ZN (INV_X4)                        0.01       1.93 f
  U6672/ZN (NAND2_X4)                      0.02       1.95 r
  U6673/ZN (NAND2_X4)                      0.02       1.97 f
  U8175/ZN (NAND2_X4)                      0.03       2.00 r
  U7652/ZN (NAND2_X4)                      0.02       2.02 f
  U7846/ZN (NOR2_X4)                       0.03       2.05 r
  U7239/ZN (INV_X8)                        0.01       2.06 f
  U7921/ZN (NOR2_X4)                       0.02       2.08 r
  U7979/ZN (OAI21_X4)                      0.03       2.11 f
  U6670/ZN (INV_X4)                        0.02       2.13 r
  U6510/ZN (NAND2_X4)                      0.02       2.14 f
  U6508/ZN (NAND2_X1)                      0.04       2.18 r
  U9858/ZN (NAND2_X2)                      0.03       2.21 f
  U4974/ZN (INV_X1)                        0.03       2.24 r
  U7320/ZN (INV_X2)                        0.02       2.26 f
  U10519/ZN (XNOR2_X2)                     0.06       2.32 f
  U8102/ZN (NAND2_X4)                      0.03       2.35 r
  U10520/ZN (INV_X4)                       0.01       2.36 f
  U8233/ZN (NAND2_X4)                      0.02       2.38 r
  U7252/ZN (NAND3_X4)                      0.02       2.41 f
  ex_mem/aluRes_q_reg[26]/D (DFFR_X1)      0.00       2.41 f
  data arrival time                                   2.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ex_mem/aluRes_q_reg[26]/CK (DFFR_X1)     0.00       2.47 r
  library setup time                      -0.06       2.41
  data required time                                  2.41
  -----------------------------------------------------------
  data required time                                  2.41
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: id_ex/busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[1]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[1]/QN (DFFR_X2)                    0.12       0.12 r
  U5600/ZN (INV_X4)                                       0.02       0.14 f
  U5599/ZN (INV_X4)                                       0.02       0.16 r
  U5598/ZN (NAND2_X4)                                     0.02       0.18 f
  U5594/ZN (INV_X8)                                       0.02       0.20 r
  U5597/ZN (NAND2_X4)                                     0.02       0.22 f
  U7553/ZN (INV_X8)                                       0.02       0.24 r
  U7779/ZN (NAND2_X4)                                     0.01       0.25 f
  U4239/ZN (NAND2_X2)                                     0.03       0.28 r
  U7173/ZN (INV_X4)                                       0.02       0.29 f
  U8730/ZN (AOI21_X4)                                     0.03       0.32 r
  U8731/ZN (OAI21_X4)                                     0.03       0.35 f
  U8732/ZN (OAI21_X4)                                     0.05       0.40 r
  U6338/ZN (INV_X16)                                      0.02       0.42 f
  U8283/ZN (NAND2_X4)                                     0.03       0.45 r
  U6830/ZN (INV_X8)                                       0.01       0.46 f
  U8236/ZN (NAND2_X4)                                     0.03       0.49 r
  U7996/ZN (INV_X8)                                       0.01       0.51 f
  U7997/ZN (INV_X16)                                      0.02       0.53 r
  U8213/ZN (NAND3_X2)                                     0.02       0.55 f
  U6922/ZN (INV_X8)                                       0.02       0.58 r
  U6156/ZN (NAND2_X4)                                     0.02       0.60 f
  U6361/ZN (NOR3_X4)                                      0.06       0.65 r
  U6313/ZN (NAND4_X2)                                     0.04       0.69 f
  U6494/ZN (NAND2_X4)                                     0.03       0.71 r
  U8770/ZN (OAI21_X4)                                     0.02       0.74 f
  U6104/ZN (XNOR2_X2)                                     0.06       0.80 f
  U7311/ZN (INV_X2)                                       0.03       0.83 r
  U5722/ZN (NAND3_X4)                                     0.03       0.86 f
  U5132/ZN (NAND2_X4)                                     0.04       0.91 r
  U4185/ZN (INV_X8)                                       0.01       0.92 f
  U5938/ZN (INV_X1)                                       0.04       0.96 r
  U4192/ZN (NOR2_X4)                                      0.02       0.98 f
  U5937/ZN (XNOR2_X2)                                     0.06       1.05 f
  U4197/ZN (NAND2_X4)                                     0.02       1.07 r
  U5898/ZN (NAND3_X2)                                     0.02       1.09 f
  U4198/ZN (NAND2_X2)                                     0.03       1.12 r
  U5894/ZN (OAI21_X4)                                     0.03       1.15 f
  U5582/ZN (XNOR2_X2)                                     0.07       1.22 f
  U5581/ZN (NOR2_X4)                                      0.05       1.26 r
  U6035/ZN (INV_X2)                                       0.02       1.28 f
  U5576/ZN (NAND2_X2)                                     0.04       1.32 r
  U6819/ZN (INV_X4)                                       0.01       1.33 f
  U6124/ZN (NAND2_X2)                                     0.03       1.35 r
  U7633/ZN (NAND2_X4)                                     0.02       1.38 f
  U5020/ZN (INV_X2)                                       0.02       1.40 r
  U6282/ZN (NAND2_X2)                                     0.02       1.42 f
  U7363/ZN (NAND2_X4)                                     0.03       1.44 r
  U4205/ZN (NAND2_X2)                                     0.02       1.47 f
  U8158/ZN (OAI211_X4)                                    0.05       1.52 r
  U9012/ZN (XNOR2_X2)                                     0.07       1.58 r
  U6094/ZN (INV_X4)                                       0.02       1.60 f
  U8226/ZN (NAND2_X4)                                     0.02       1.63 r
  U8225/ZN (NAND2_X4)                                     0.02       1.65 f
  U8223/ZN (NAND3_X2)                                     0.03       1.68 r
  U5087/ZN (INV_X1)                                       0.02       1.70 f
  U7738/ZN (INV_X2)                                       0.03       1.73 r
  U6549/ZN (NAND2_X4)                                     0.02       1.75 f
  U4154/ZN (OAI21_X4)                                     0.05       1.79 r
  U6946/ZN (INV_X4)                                       0.01       1.81 f
  U6944/ZN (NAND2_X4)                                     0.02       1.83 r
  U6945/ZN (NAND2_X4)                                     0.02       1.85 f
  U6306/ZN (NOR2_X2)                                      0.05       1.90 r
  U7086/ZN (INV_X4)                                       0.01       1.91 f
  U7115/ZN (NAND2_X2)                                     0.04       1.95 r
  U9051/ZN (INV_X4)                                       0.01       1.96 f
  U9102/ZN (AOI21_X2)                                     0.05       2.01 r
  U9103/ZN (XNOR2_X2)                                     0.03       2.04 f
  U9104/Z (MUX2_X2)                                       0.12       2.16 f
  U4738/ZN (OAI21_X2)                                     0.06       2.22 r
  U9185/ZN (XNOR2_X2)                                     0.07       2.29 r
  U9186/ZN (NAND2_X2)                                     0.02       2.31 f
  U9323/ZN (NAND4_X2)                                     0.05       2.36 r
  U9324/ZN (NAND2_X2)                                     0.02       2.38 f
  U9325/ZN (NAND2_X2)                                     0.03       2.41 r
  ex_mem/aluRes_q_reg[21]/D (DFFR_X1)                     0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[21]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)                           0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)                           0.11       0.11 r
  U6076/ZN (INV_X4)                                       0.02       0.13 f
  U6077/ZN (INV_X8)                                       0.02       0.15 r
  U6081/ZN (NAND2_X4)                                     0.02       0.16 f
  U7607/ZN (INV_X4)                                       0.02       0.18 r
  U7500/ZN (NAND2_X4)                                     0.02       0.20 f
  U7401/ZN (INV_X8)                                       0.02       0.21 r
  U5024/ZN (NAND2_X4)                                     0.02       0.24 f
  U7749/ZN (OAI222_X4)                                    0.10       0.33 r
  U8724/ZN (OAI21_X4)                                     0.03       0.36 f
  U7351/ZN (OAI211_X2)                                    0.06       0.43 r
  U7349/ZN (AOI21_X4)                                     0.03       0.46 f
  U5533/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5121/ZN (INV_X4)                                       0.03       0.55 r
  U5639/ZN (NAND2_X4)                                     0.02       0.57 f
  U5641/ZN (INV_X4)                                       0.02       0.59 r
  U5862/ZN (OAI21_X4)                                     0.02       0.61 f
  U5863/ZN (XNOR2_X2)                                     0.06       0.67 f
  U5858/ZN (NAND2_X4)                                     0.03       0.70 r
  U5855/ZN (NAND2_X2)                                     0.02       0.72 f
  U5991/ZN (OAI21_X2)                                     0.05       0.76 r
  U8847/ZN (XNOR2_X2)                                     0.07       0.84 r
  U8857/ZN (INV_X4)                                       0.02       0.86 f
  U7902/ZN (NAND2_X4)                                     0.03       0.89 r
  U8858/ZN (NAND3_X2)                                     0.03       0.92 f
  U8925/ZN (INV_X4)                                       0.02       0.94 r
  U7502/ZN (NOR2_X4)                                      0.02       0.95 f
  U6458/ZN (AOI22_X4)                                     0.04       1.00 r
  U8939/ZN (XNOR2_X2)                                     0.07       1.06 r
  U6194/ZN (NAND2_X4)                                     0.02       1.09 f
  U8044/ZN (OAI211_X4)                                    0.05       1.14 r
  U8098/ZN (NAND2_X4)                                     0.02       1.16 f
  U7886/ZN (OAI211_X4)                                    0.05       1.20 r
  U8990/ZN (XNOR2_X2)                                     0.07       1.27 r
  U7899/ZN (NAND2_X4)                                     0.02       1.30 f
  U4232/ZN (INV_X8)                                       0.02       1.31 r
  U8991/ZN (NOR2_X4)                                      0.01       1.33 f
  U6533/ZN (OAI21_X4)                                     0.04       1.36 r
  U6767/ZN (AND2_X2)                                      0.05       1.41 r
  U6765/ZN (XNOR2_X2)                                     0.07       1.48 r
  U6821/ZN (NAND2_X4)                                     0.02       1.50 f
  U6807/ZN (INV_X8)                                       0.02       1.52 r
  U9031/ZN (OAI21_X4)                                     0.02       1.54 f
  U9068/ZN (NAND3_X2)                                     0.04       1.59 r
  U7922/ZN (AOI21_X4)                                     0.02       1.61 f
  U7887/ZN (NOR2_X4)                                      0.03       1.64 r
  U7020/ZN (INV_X4)                                       0.01       1.65 f
  U7018/ZN (NAND2_X4)                                     0.02       1.67 r
  U7019/ZN (NAND2_X4)                                     0.02       1.70 f
  U8227/ZN (NAND2_X4)                                     0.02       1.72 r
  U8005/ZN (OAI21_X4)                                     0.03       1.75 f
  U6818/ZN (INV_X8)                                       0.02       1.77 r
  U9100/ZN (NAND3_X4)                                     0.03       1.79 f
  U9101/ZN (NAND3_X4)                                     0.03       1.82 r
  U7222/ZN (NAND3_X4)                                     0.03       1.85 f
  U8228/ZN (NAND2_X4)                                     0.03       1.87 r
  U7228/ZN (INV_X4)                                       0.01       1.88 f
  U7946/ZN (OAI21_X4)                                     0.03       1.92 r
  U6674/ZN (INV_X4)                                       0.01       1.93 f
  U6672/ZN (NAND2_X4)                                     0.02       1.95 r
  U6673/ZN (NAND2_X4)                                     0.02       1.97 f
  U8175/ZN (NAND2_X4)                                     0.03       2.00 r
  U7652/ZN (NAND2_X4)                                     0.02       2.02 f
  U7846/ZN (NOR2_X4)                                      0.03       2.05 r
  U7239/ZN (INV_X8)                                       0.01       2.06 f
  U7921/ZN (NOR2_X4)                                      0.02       2.08 r
  U7979/ZN (OAI21_X4)                                     0.03       2.11 f
  U6670/ZN (INV_X4)                                       0.02       2.13 r
  U6510/ZN (NAND2_X4)                                     0.02       2.14 f
  U6508/ZN (NAND2_X1)                                     0.04       2.18 r
  U9858/ZN (NAND2_X2)                                     0.03       2.21 f
  U8231/ZN (NAND2_X4)                                     0.03       2.25 r
  U7321/ZN (NAND3_X2)                                     0.02       2.27 f
  U6846/ZN (NAND3_X2)                                     0.04       2.31 r
  U6954/ZN (XNOR2_X2)                                     0.07       2.38 r
  U8051/ZN (OAI21_X2)                                     0.02       2.40 f
  ex_mem/product_in_q_reg[28]/D (DFFR_X1)                 0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[28]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.07       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: id_ex/busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[1]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[1]/QN (DFFR_X2)                    0.12       0.12 r
  U5600/ZN (INV_X4)                                       0.02       0.14 f
  U5599/ZN (INV_X4)                                       0.02       0.16 r
  U5598/ZN (NAND2_X4)                                     0.02       0.18 f
  U5594/ZN (INV_X8)                                       0.02       0.20 r
  U5597/ZN (NAND2_X4)                                     0.02       0.22 f
  U7553/ZN (INV_X8)                                       0.02       0.24 r
  U7779/ZN (NAND2_X4)                                     0.01       0.25 f
  U4239/ZN (NAND2_X2)                                     0.03       0.28 r
  U7173/ZN (INV_X4)                                       0.02       0.29 f
  U8730/ZN (AOI21_X4)                                     0.03       0.32 r
  U8731/ZN (OAI21_X4)                                     0.03       0.35 f
  U8732/ZN (OAI21_X4)                                     0.05       0.40 r
  U6338/ZN (INV_X16)                                      0.02       0.42 f
  U8283/ZN (NAND2_X4)                                     0.03       0.45 r
  U6830/ZN (INV_X8)                                       0.01       0.46 f
  U8236/ZN (NAND2_X4)                                     0.03       0.49 r
  U7996/ZN (INV_X8)                                       0.01       0.51 f
  U7997/ZN (INV_X16)                                      0.02       0.53 r
  U8213/ZN (NAND3_X2)                                     0.02       0.55 f
  U6922/ZN (INV_X8)                                       0.02       0.58 r
  U6156/ZN (NAND2_X4)                                     0.02       0.60 f
  U6361/ZN (NOR3_X4)                                      0.06       0.65 r
  U6313/ZN (NAND4_X2)                                     0.04       0.69 f
  U6494/ZN (NAND2_X4)                                     0.03       0.71 r
  U8770/ZN (OAI21_X4)                                     0.02       0.74 f
  U6104/ZN (XNOR2_X2)                                     0.06       0.80 f
  U7311/ZN (INV_X2)                                       0.03       0.83 r
  U5722/ZN (NAND3_X4)                                     0.03       0.86 f
  U5132/ZN (NAND2_X4)                                     0.04       0.91 r
  U4185/ZN (INV_X8)                                       0.01       0.92 f
  U5938/ZN (INV_X1)                                       0.04       0.96 r
  U4192/ZN (NOR2_X4)                                      0.02       0.98 f
  U5937/ZN (XNOR2_X2)                                     0.06       1.05 f
  U4197/ZN (NAND2_X4)                                     0.02       1.07 r
  U5898/ZN (NAND3_X2)                                     0.02       1.09 f
  U4198/ZN (NAND2_X2)                                     0.03       1.12 r
  U5894/ZN (OAI21_X4)                                     0.03       1.15 f
  U5582/ZN (XNOR2_X2)                                     0.07       1.22 f
  U5581/ZN (NOR2_X4)                                      0.05       1.26 r
  U6035/ZN (INV_X2)                                       0.02       1.28 f
  U5576/ZN (NAND2_X2)                                     0.04       1.32 r
  U6819/ZN (INV_X4)                                       0.01       1.33 f
  U6124/ZN (NAND2_X2)                                     0.03       1.35 r
  U7633/ZN (NAND2_X4)                                     0.02       1.38 f
  U5020/ZN (INV_X2)                                       0.02       1.40 r
  U6282/ZN (NAND2_X2)                                     0.02       1.42 f
  U7363/ZN (NAND2_X4)                                     0.03       1.44 r
  U4205/ZN (NAND2_X2)                                     0.02       1.47 f
  U8158/ZN (OAI211_X4)                                    0.05       1.52 r
  U9012/ZN (XNOR2_X2)                                     0.07       1.58 r
  U6094/ZN (INV_X4)                                       0.02       1.60 f
  U8226/ZN (NAND2_X4)                                     0.02       1.63 r
  U8225/ZN (NAND2_X4)                                     0.02       1.65 f
  U8223/ZN (NAND3_X2)                                     0.03       1.68 r
  U5089/ZN (OAI211_X2)                                    0.04       1.72 f
  U9054/ZN (OAI21_X4)                                     0.04       1.76 r
  U6881/ZN (NAND2_X2)                                     0.03       1.79 f
  U6321/ZN (NAND2_X2)                                     0.04       1.83 r
  U6402/ZN (NOR2_X4)                                      0.02       1.85 f
  U4153/ZN (NOR2_X4)                                      0.03       1.87 r
  U8110/ZN (NAND3_X2)                                     0.02       1.90 f
  U8222/ZN (NAND2_X4)                                     0.03       1.93 r
  U8221/ZN (NAND2_X4)                                     0.02       1.95 f
  U7822/ZN (NAND3_X2)                                     0.04       1.99 r
  U7259/ZN (NAND3_X4)                                     0.03       2.03 f
  U5061/ZN (INV_X8)                                       0.02       2.04 r
  U6869/ZN (NAND2_X4)                                     0.02       2.06 f
  U4245/ZN (NAND2_X4)                                     0.03       2.09 r
  U5163/ZN (OAI221_X2)                                    0.03       2.12 f
  U8198/ZN (NAND2_X4)                                     0.04       2.16 r
  U7549/ZN (INV_X4)                                       0.01       2.18 f
  U9888/ZN (OAI21_X4)                                     0.05       2.22 r
  U6491/ZN (INV_X4)                                       0.02       2.24 f
  U9889/ZN (NAND3_X4)                                     0.03       2.27 r
  U4987/ZN (INV_X8)                                       0.01       2.28 f
  U8147/ZN (OAI21_X2)                                     0.04       2.31 r
  U10660/ZN (XNOR2_X2)                                    0.06       2.38 r
  U5822/ZN (OAI21_X2)                                     0.02       2.40 f
  ex_mem/product_in_q_reg[27]/D (DFFR_X1)                 0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[27]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.07       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8440/ZN (OAI21_X4)                      0.04       2.03 r
  U4317/ZN (AOI22_X4)                      0.04       2.07 f
  U5067/ZN (INV_X4)                        0.02       2.09 r
  U6580/Z (XOR2_X2)                        0.07       2.16 r
  U8451/ZN (OAI221_X2)                     0.04       2.20 f
  U4994/ZN (XNOR2_X1)                      0.09       2.29 f
  U8456/Z (MUX2_X2)                        0.12       2.41 f
  ifetch/dffa/q_reg[30]/D (DFFRS_X2)       0.00       2.41 f
  data arrival time                                   2.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[30]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U5848/ZN (OAI21_X4)                                     0.03       0.76 f
  U5969/ZN (INV_X8)                                       0.02       0.78 r
  U5759/ZN (OAI21_X4)                                     0.02       0.80 f
  U5718/ZN (NAND2_X4)                                     0.03       0.83 r
  U6316/ZN (INV_X4)                                       0.01       0.84 f
  U8180/ZN (OAI211_X4)                                    0.04       0.89 r
  U7449/ZN (INV_X8)                                       0.02       0.90 f
  U6174/ZN (NAND2_X4)                                     0.03       0.93 r
  U6173/ZN (INV_X4)                                       0.01       0.94 f
  U8831/ZN (OAI21_X4)                                     0.03       0.97 r
  U8832/ZN (XNOR2_X2)                                     0.07       1.04 r
  U7998/ZN (NAND2_X4)                                     0.02       1.07 f
  U5897/ZN (OAI211_X4)                                    0.05       1.12 r
  U6798/ZN (INV_X8)                                       0.01       1.13 f
  U8865/ZN (OAI21_X4)                                     0.03       1.17 r
  U8133/ZN (NAND2_X4)                                     0.02       1.19 f
  U8896/ZN (NAND3_X2)                                     0.03       1.22 r
  U8958/ZN (NAND2_X2)                                     0.03       1.25 f
  U8059/ZN (AOI21_X4)                                     0.04       1.28 r
  U7620/ZN (XNOR2_X2)                                     0.07       1.36 r
  U4214/ZN (INV_X8)                                       0.01       1.37 f
  U8058/ZN (NAND2_X4)                                     0.03       1.40 r
  U6300/ZN (NAND2_X4)                                     0.02       1.42 f
  U4605/ZN (NAND2_X2)                                     0.03       1.45 r
  U6917/ZN (AOI21_X4)                                     0.02       1.47 f
  U7451/ZN (OAI21_X2)                                     0.05       1.52 r
  U7621/ZN (INV_X4)                                       0.01       1.53 f
  U7504/ZN (NAND2_X4)                                     0.03       1.56 r
  U6025/ZN (NAND2_X4)                                     0.02       1.58 f
  U6023/ZN (INV_X8)                                       0.02       1.60 r
  U6022/ZN (NAND2_X4)                                     0.02       1.61 f
  U6019/ZN (INV_X8)                                       0.02       1.64 r
  U6018/ZN (INV_X4)                                       0.02       1.65 f
  U6042/ZN (NAND2_X4)                                     0.03       1.68 r
  U9757/ZN (NOR2_X4)                                      0.02       1.70 f
  U9758/ZN (OAI21_X4)                                     0.04       1.73 r
  U6275/ZN (INV_X4)                                       0.01       1.75 f
  U6999/ZN (NAND2_X4)                                     0.03       1.77 r
  U6388/ZN (NAND2_X4)                                     0.02       1.79 f
  U6699/ZN (INV_X8)                                       0.02       1.81 r
  U6545/ZN (NAND2_X4)                                     0.02       1.83 f
  U6220/ZN (AND2_X4)                                      0.07       1.90 f
  U4394/ZN (INV_X4)                                       0.02       1.92 r
  U9783/ZN (XNOR2_X2)                                     0.06       1.99 r
  U4166/ZN (NAND2_X4)                                     0.03       2.02 f
  U7516/ZN (NAND2_X4)                                     0.04       2.06 r
  U4991/ZN (INV_X8)                                       0.01       2.07 f
  U6831/ZN (NAND3_X2)                                     0.04       2.11 r
  U9786/ZN (INV_X4)                                       0.01       2.12 f
  U9820/ZN (OAI22_X2)                                     0.04       2.16 r
  U9850/ZN (NAND3_X2)                                     0.03       2.19 f
  U8029/ZN (NAND3_X4)                                     0.03       2.22 r
  U4976/ZN (INV_X4)                                       0.02       2.24 f
  U7321/ZN (NAND3_X2)                                     0.04       2.28 r
  U6846/ZN (NAND3_X2)                                     0.03       2.31 f
  U6954/ZN (XNOR2_X2)                                     0.06       2.37 f
  U6752/ZN (AOI21_X2)                                     0.04       2.41 r
  ex_mem/aluRes_q_reg[28]/D (DFFR_X1)                     0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[28]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U5024/ZN (NAND2_X4)                      0.02       0.24 f
  U7749/ZN (OAI222_X4)                     0.10       0.33 r
  U8724/ZN (OAI21_X4)                      0.03       0.36 f
  U7351/ZN (OAI211_X2)                     0.06       0.43 r
  U7349/ZN (AOI21_X4)                      0.03       0.46 f
  U5533/ZN (XNOR2_X2)                      0.07       0.52 f
  U5121/ZN (INV_X4)                        0.03       0.55 r
  U5639/ZN (NAND2_X4)                      0.02       0.57 f
  U5641/ZN (INV_X4)                        0.02       0.59 r
  U5862/ZN (OAI21_X4)                      0.02       0.61 f
  U5863/ZN (XNOR2_X2)                      0.06       0.67 f
  U5858/ZN (NAND2_X4)                      0.03       0.70 r
  U5855/ZN (NAND2_X2)                      0.02       0.72 f
  U5991/ZN (OAI21_X2)                      0.05       0.76 r
  U8847/ZN (XNOR2_X2)                      0.07       0.84 r
  U8857/ZN (INV_X4)                        0.02       0.86 f
  U7902/ZN (NAND2_X4)                      0.03       0.89 r
  U8858/ZN (NAND3_X2)                      0.03       0.92 f
  U8925/ZN (INV_X4)                        0.02       0.94 r
  U7502/ZN (NOR2_X4)                       0.02       0.95 f
  U6458/ZN (AOI22_X4)                      0.04       1.00 r
  U8939/ZN (XNOR2_X2)                      0.07       1.06 r
  U6194/ZN (NAND2_X4)                      0.02       1.09 f
  U8044/ZN (OAI211_X4)                     0.05       1.14 r
  U8098/ZN (NAND2_X4)                      0.02       1.16 f
  U7886/ZN (OAI211_X4)                     0.05       1.20 r
  U8990/ZN (XNOR2_X2)                      0.07       1.27 r
  U7899/ZN (NAND2_X4)                      0.02       1.30 f
  U4232/ZN (INV_X8)                        0.02       1.31 r
  U8991/ZN (NOR2_X4)                       0.01       1.33 f
  U6533/ZN (OAI21_X4)                      0.04       1.36 r
  U6767/ZN (AND2_X2)                       0.05       1.41 r
  U6765/ZN (XNOR2_X2)                      0.07       1.48 r
  U6821/ZN (NAND2_X4)                      0.02       1.50 f
  U6807/ZN (INV_X8)                        0.02       1.52 r
  U9031/ZN (OAI21_X4)                      0.02       1.54 f
  U9068/ZN (NAND3_X2)                      0.04       1.59 r
  U7922/ZN (AOI21_X4)                      0.02       1.61 f
  U7887/ZN (NOR2_X4)                       0.03       1.64 r
  U7020/ZN (INV_X4)                        0.01       1.65 f
  U7018/ZN (NAND2_X4)                      0.02       1.67 r
  U7019/ZN (NAND2_X4)                      0.02       1.70 f
  U8227/ZN (NAND2_X4)                      0.02       1.72 r
  U8005/ZN (OAI21_X4)                      0.03       1.75 f
  U6818/ZN (INV_X8)                        0.02       1.77 r
  U9100/ZN (NAND3_X4)                      0.03       1.79 f
  U7328/ZN (NAND2_X4)                      0.02       1.82 r
  U4662/ZN (INV_X4)                        0.02       1.84 f
  U9163/ZN (XNOR2_X2)                      0.05       1.89 f
  U9164/Z (MUX2_X2)                        0.12       2.01 f
  U8052/ZN (NAND2_X4)                      0.03       2.05 r
  U8193/ZN (NAND3_X4)                      0.03       2.08 f
  U8192/ZN (NAND2_X4)                      0.03       2.10 r
  U8076/ZN (NAND2_X4)                      0.02       2.12 f
  U6368/ZN (INV_X8)                        0.02       2.14 r
  U9867/ZN (OAI21_X4)                      0.02       2.16 f
  U8062/ZN (INV_X8)                        0.02       2.18 r
  U8089/ZN (NAND2_X4)                      0.02       2.20 f
  U7915/ZN (NAND2_X4)                      0.03       2.22 r
  U4484/ZN (INV_X4)                        0.01       2.23 f
  U4840/ZN (OAI21_X2)                      0.04       2.27 r
  U10599/ZN (XNOR2_X2)                     0.07       2.34 r
  U10600/ZN (INV_X4)                       0.01       2.35 f
  U6322/ZN (NAND3_X2)                      0.03       2.38 r
  U10601/ZN (NAND2_X2)                     0.02       2.40 f
  ex_mem/aluRes_q_reg[24]/D (DFFR_X1)      0.00       2.40 f
  data arrival time                                   2.40

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ex_mem/aluRes_q_reg[24]/CK (DFFR_X1)     0.00       2.47 r
  library setup time                      -0.06       2.41
  data required time                                  2.41
  -----------------------------------------------------------
  data required time                                  2.41
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U5024/ZN (NAND2_X4)                      0.02       0.24 f
  U7749/ZN (OAI222_X4)                     0.10       0.33 r
  U8724/ZN (OAI21_X4)                      0.03       0.36 f
  U7351/ZN (OAI211_X2)                     0.06       0.43 r
  U7349/ZN (AOI21_X4)                      0.03       0.46 f
  U5533/ZN (XNOR2_X2)                      0.07       0.52 f
  U5121/ZN (INV_X4)                        0.03       0.55 r
  U5639/ZN (NAND2_X4)                      0.02       0.57 f
  U5641/ZN (INV_X4)                        0.02       0.59 r
  U5862/ZN (OAI21_X4)                      0.02       0.61 f
  U5863/ZN (XNOR2_X2)                      0.06       0.67 f
  U5858/ZN (NAND2_X4)                      0.03       0.70 r
  U5855/ZN (NAND2_X2)                      0.02       0.72 f
  U5991/ZN (OAI21_X2)                      0.05       0.76 r
  U8847/ZN (XNOR2_X2)                      0.07       0.84 r
  U8857/ZN (INV_X4)                        0.02       0.86 f
  U7902/ZN (NAND2_X4)                      0.03       0.89 r
  U8858/ZN (NAND3_X2)                      0.03       0.92 f
  U8925/ZN (INV_X4)                        0.02       0.94 r
  U7502/ZN (NOR2_X4)                       0.02       0.95 f
  U6458/ZN (AOI22_X4)                      0.04       1.00 r
  U8939/ZN (XNOR2_X2)                      0.07       1.06 r
  U6194/ZN (NAND2_X4)                      0.02       1.09 f
  U8044/ZN (OAI211_X4)                     0.05       1.14 r
  U8098/ZN (NAND2_X4)                      0.02       1.16 f
  U7886/ZN (OAI211_X4)                     0.05       1.20 r
  U8990/ZN (XNOR2_X2)                      0.07       1.27 r
  U7899/ZN (NAND2_X4)                      0.02       1.30 f
  U4232/ZN (INV_X8)                        0.02       1.31 r
  U8991/ZN (NOR2_X4)                       0.01       1.33 f
  U6533/ZN (OAI21_X4)                      0.04       1.36 r
  U6767/ZN (AND2_X2)                       0.05       1.41 r
  U6765/ZN (XNOR2_X2)                      0.07       1.48 r
  U6821/ZN (NAND2_X4)                      0.02       1.50 f
  U6807/ZN (INV_X8)                        0.02       1.52 r
  U9031/ZN (OAI21_X4)                      0.02       1.54 f
  U9068/ZN (NAND3_X2)                      0.04       1.59 r
  U7922/ZN (AOI21_X4)                      0.02       1.61 f
  U7887/ZN (NOR2_X4)                       0.03       1.64 r
  U7020/ZN (INV_X4)                        0.01       1.65 f
  U7018/ZN (NAND2_X4)                      0.02       1.67 r
  U7019/ZN (NAND2_X4)                      0.02       1.70 f
  U8227/ZN (NAND2_X4)                      0.02       1.72 r
  U8005/ZN (OAI21_X4)                      0.03       1.75 f
  U6818/ZN (INV_X8)                        0.02       1.77 r
  U9100/ZN (NAND3_X4)                      0.03       1.79 f
  U7328/ZN (NAND2_X4)                      0.02       1.82 r
  U4662/ZN (INV_X4)                        0.02       1.84 f
  U9163/ZN (XNOR2_X2)                      0.05       1.89 f
  U9164/Z (MUX2_X2)                        0.12       2.01 f
  U8052/ZN (NAND2_X4)                      0.03       2.05 r
  U8193/ZN (NAND3_X4)                      0.03       2.08 f
  U4985/ZN (NAND2_X4)                      0.03       2.11 r
  U5106/ZN (INV_X2)                        0.02       2.13 f
  U4272/ZN (OAI21_X4)                      0.04       2.17 r
  U4271/ZN (AOI21_X4)                      0.02       2.19 f
  U4363/ZN (OAI21_X2)                      0.04       2.23 r
  U10349/ZN (XNOR2_X2)                     0.07       2.30 r
  U6387/ZN (NAND2_X4)                      0.02       2.32 f
  U4170/ZN (NAND4_X2)                      0.04       2.36 r
  U4929/ZN (NAND2_X2)                      0.02       2.38 f
  U10356/ZN (NAND2_X2)                     0.03       2.41 r
  ex_mem/aluRes_q_reg[20]/D (DFFR_X1)      0.00       2.41 r
  data arrival time                                   2.41

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ex_mem/aluRes_q_reg[20]/CK (DFFR_X1)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)                          0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)                          0.11       0.11 r
  U6079/ZN (INV_X4)                                       0.02       0.13 f
  U6081/ZN (NAND2_X4)                                     0.03       0.17 r
  U7607/ZN (INV_X4)                                       0.01       0.18 f
  U7500/ZN (NAND2_X4)                                     0.02       0.20 r
  U7401/ZN (INV_X8)                                       0.01       0.21 f
  U8277/ZN (NAND2_X4)                                     0.02       0.24 r
  U7898/ZN (INV_X8)                                       0.02       0.25 f
  U8276/ZN (INV_X32)                                      0.02       0.28 r
  U6231/ZN (INV_X8)                                       0.02       0.29 f
  U7617/ZN (NAND2_X4)                                     0.03       0.32 r
  U5443/ZN (INV_X4)                                       0.02       0.33 f
  U6466/ZN (NAND2_X2)                                     0.03       0.37 r
  U6339/ZN (OAI21_X4)                                     0.03       0.40 f
  U8619/ZN (NOR2_X4)                                      0.04       0.43 r
  U8620/ZN (XNOR2_X2)                                     0.07       0.50 r
  U8626/ZN (INV_X4)                                       0.02       0.52 f
  U6614/ZN (XNOR2_X2)                                     0.06       0.58 f
  U8628/ZN (NAND2_X2)                                     0.03       0.61 r
  U9655/ZN (NAND2_X2)                                     0.02       0.63 f
  U4720/ZN (AOI21_X2)                                     0.05       0.68 r
  U8661/ZN (AOI21_X4)                                     0.03       0.71 f
  U8019/ZN (OAI22_X4)                                     0.06       0.76 r
  U7255/ZN (AOI22_X4)                                     0.03       0.79 f
  U8016/ZN (OAI22_X4)                                     0.06       0.85 r
  U7471/ZN (NAND2_X4)                                     0.02       0.87 f
  U8676/ZN (INV_X4)                                       0.02       0.89 r
  U8677/ZN (NOR2_X4)                                      0.01       0.91 f
  U8021/ZN (OAI22_X4)                                     0.05       0.96 r
  U7470/ZN (NAND3_X2)                                     0.03       0.99 f
  U4244/ZN (NAND2_X4)                                     0.04       1.03 r
  U8020/ZN (AOI22_X4)                                     0.02       1.05 f
  U6236/ZN (OAI22_X4)                                     0.06       1.11 r
  U8684/ZN (NAND3_X2)                                     0.03       1.14 f
  U6760/ZN (NAND2_X4)                                     0.04       1.18 r
  U8017/ZN (AOI22_X4)                                     0.03       1.20 f
  U4988/ZN (OAI22_X4)                                     0.06       1.26 r
  U7593/ZN (AOI22_X4)                                     0.03       1.29 f
  U8018/ZN (OAI22_X4)                                     0.07       1.36 r
  U7254/ZN (AOI22_X4)                                     0.03       1.39 f
  U7594/ZN (OAI22_X4)                                     0.06       1.45 r
  U7469/ZN (NAND2_X4)                                     0.02       1.47 f
  U9905/ZN (OAI21_X4)                                     0.04       1.51 r
  U7067/ZN (NAND2_X4)                                     0.02       1.54 f
  U9906/ZN (INV_X4)                                       0.02       1.56 r
  U9914/ZN (NOR2_X4)                                      0.01       1.57 f
  U9922/ZN (OAI21_X4)                                     0.04       1.61 r
  U7218/ZN (NAND2_X4)                                     0.02       1.63 f
  U10092/ZN (OAI21_X4)                                    0.04       1.67 r
  U6776/ZN (NAND2_X4)                                     0.02       1.69 f
  U6639/ZN (NAND2_X4)                                     0.03       1.72 r
  U4978/ZN (AOI21_X4)                                     0.02       1.74 f
  U10573/ZN (OAI21_X4)                                    0.03       1.77 r
  U10574/ZN (XNOR2_X2)                                    0.07       1.84 r
  U8015/ZN (NAND2_X4)                                     0.02       1.87 f
  U10619/ZN (INV_X4)                                      0.02       1.89 r
  U10620/Z (MUX2_X2)                                      0.14       2.03 f
  U10621/ZN (NAND2_X2)                                    0.03       2.06 r
  U10622/Z (MUX2_X2)                                      0.05       2.11 r
  U7592/ZN (NAND3_X2)                                     0.02       2.13 f
  U10624/Z (MUX2_X2)                                      0.10       2.24 f
  U10632/ZN (NAND3_X4)                                    0.03       2.26 r
  U10713/ZN (INV_X4)                                      0.01       2.27 f
  U10714/Z (MUX2_X2)                                      0.11       2.38 f
  U10716/ZN (NAND2_X2)                                    0.03       2.41 r
  ex_mem/product_in_q_reg[0]/D (DFFR_X1)                  0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[0]/CK (DFFR_X1)                 0.00       2.47 r
  library setup time                                     -0.05       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)                           0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)                           0.11       0.11 r
  U6076/ZN (INV_X4)                                       0.02       0.13 f
  U6077/ZN (INV_X8)                                       0.02       0.15 r
  U6081/ZN (NAND2_X4)                                     0.02       0.16 f
  U7607/ZN (INV_X4)                                       0.02       0.18 r
  U7500/ZN (NAND2_X4)                                     0.02       0.20 f
  U7401/ZN (INV_X8)                                       0.02       0.21 r
  U5024/ZN (NAND2_X4)                                     0.02       0.24 f
  U7749/ZN (OAI222_X4)                                    0.10       0.33 r
  U8724/ZN (OAI21_X4)                                     0.03       0.36 f
  U7351/ZN (OAI211_X2)                                    0.06       0.43 r
  U7349/ZN (AOI21_X4)                                     0.03       0.46 f
  U5533/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5121/ZN (INV_X4)                                       0.03       0.55 r
  U5639/ZN (NAND2_X4)                                     0.02       0.57 f
  U5641/ZN (INV_X4)                                       0.02       0.59 r
  U5862/ZN (OAI21_X4)                                     0.02       0.61 f
  U5863/ZN (XNOR2_X2)                                     0.06       0.67 f
  U5858/ZN (NAND2_X4)                                     0.03       0.70 r
  U5855/ZN (NAND2_X2)                                     0.02       0.72 f
  U5991/ZN (OAI21_X2)                                     0.05       0.76 r
  U8847/ZN (XNOR2_X2)                                     0.07       0.84 r
  U8857/ZN (INV_X4)                                       0.02       0.86 f
  U7902/ZN (NAND2_X4)                                     0.03       0.89 r
  U8858/ZN (NAND3_X2)                                     0.03       0.92 f
  U8925/ZN (INV_X4)                                       0.02       0.94 r
  U7502/ZN (NOR2_X4)                                      0.02       0.95 f
  U6458/ZN (AOI22_X4)                                     0.04       1.00 r
  U8939/ZN (XNOR2_X2)                                     0.07       1.06 r
  U6194/ZN (NAND2_X4)                                     0.02       1.09 f
  U8044/ZN (OAI211_X4)                                    0.05       1.14 r
  U8098/ZN (NAND2_X4)                                     0.02       1.16 f
  U7886/ZN (OAI211_X4)                                    0.05       1.20 r
  U8990/ZN (XNOR2_X2)                                     0.07       1.27 r
  U7899/ZN (NAND2_X4)                                     0.02       1.30 f
  U4232/ZN (INV_X8)                                       0.02       1.31 r
  U8991/ZN (NOR2_X4)                                      0.01       1.33 f
  U6533/ZN (OAI21_X4)                                     0.04       1.36 r
  U6767/ZN (AND2_X2)                                      0.05       1.41 r
  U6765/ZN (XNOR2_X2)                                     0.07       1.48 r
  U6821/ZN (NAND2_X4)                                     0.02       1.50 f
  U6807/ZN (INV_X8)                                       0.02       1.52 r
  U9031/ZN (OAI21_X4)                                     0.02       1.54 f
  U9068/ZN (NAND3_X2)                                     0.04       1.59 r
  U7922/ZN (AOI21_X4)                                     0.02       1.61 f
  U7887/ZN (NOR2_X4)                                      0.03       1.64 r
  U7020/ZN (INV_X4)                                       0.01       1.65 f
  U7018/ZN (NAND2_X4)                                     0.02       1.67 r
  U7019/ZN (NAND2_X4)                                     0.02       1.70 f
  U8227/ZN (NAND2_X4)                                     0.02       1.72 r
  U8005/ZN (OAI21_X4)                                     0.03       1.75 f
  U6818/ZN (INV_X8)                                       0.02       1.77 r
  U9100/ZN (NAND3_X4)                                     0.03       1.79 f
  U9101/ZN (NAND3_X4)                                     0.03       1.82 r
  U7222/ZN (NAND3_X4)                                     0.03       1.85 f
  U8228/ZN (NAND2_X4)                                     0.03       1.87 r
  U7228/ZN (INV_X4)                                       0.01       1.88 f
  U7946/ZN (OAI21_X4)                                     0.03       1.92 r
  U6674/ZN (INV_X4)                                       0.01       1.93 f
  U6672/ZN (NAND2_X4)                                     0.02       1.95 r
  U6673/ZN (NAND2_X4)                                     0.02       1.97 f
  U8175/ZN (NAND2_X4)                                     0.03       2.00 r
  U7652/ZN (NAND2_X4)                                     0.02       2.02 f
  U7846/ZN (NOR2_X4)                                      0.03       2.05 r
  U7239/ZN (INV_X8)                                       0.01       2.06 f
  U7921/ZN (NOR2_X4)                                      0.02       2.08 r
  U7979/ZN (OAI21_X4)                                     0.03       2.11 f
  U6567/ZN (NAND2_X2)                                     0.03       2.14 r
  U6509/ZN (NAND2_X4)                                     0.02       2.16 f
  U4115/ZN (INV_X4)                                       0.02       2.18 r
  U8053/ZN (OAI21_X4)                                     0.02       2.20 f
  U8151/ZN (OAI211_X4)                                    0.05       2.24 r
  U8143/ZN (INV_X8)                                       0.01       2.26 f
  U8085/ZN (OAI21_X2)                                     0.04       2.30 r
  U10452/ZN (XNOR2_X2)                                    0.07       2.37 r
  U7200/ZN (OAI21_X2)                                     0.02       2.40 f
  ex_mem/product_in_q_reg[30]/D (DFFR_X1)                 0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[30]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.07       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_ex/busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[1]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[1]/QN (DFFR_X2)                    0.12       0.12 r
  U5600/ZN (INV_X4)                                       0.02       0.14 f
  U5599/ZN (INV_X4)                                       0.02       0.16 r
  U5598/ZN (NAND2_X4)                                     0.02       0.18 f
  U5594/ZN (INV_X8)                                       0.02       0.20 r
  U5597/ZN (NAND2_X4)                                     0.02       0.22 f
  U7553/ZN (INV_X8)                                       0.02       0.24 r
  U7779/ZN (NAND2_X4)                                     0.01       0.25 f
  U4239/ZN (NAND2_X2)                                     0.03       0.28 r
  U7173/ZN (INV_X4)                                       0.02       0.29 f
  U8730/ZN (AOI21_X4)                                     0.03       0.32 r
  U8731/ZN (OAI21_X4)                                     0.03       0.35 f
  U8732/ZN (OAI21_X4)                                     0.05       0.40 r
  U6338/ZN (INV_X16)                                      0.02       0.42 f
  U8283/ZN (NAND2_X4)                                     0.03       0.45 r
  U6830/ZN (INV_X8)                                       0.01       0.46 f
  U8236/ZN (NAND2_X4)                                     0.03       0.49 r
  U7996/ZN (INV_X8)                                       0.01       0.51 f
  U7997/ZN (INV_X16)                                      0.02       0.53 r
  U8213/ZN (NAND3_X2)                                     0.02       0.55 f
  U6922/ZN (INV_X8)                                       0.02       0.58 r
  U6156/ZN (NAND2_X4)                                     0.02       0.60 f
  U6361/ZN (NOR3_X4)                                      0.06       0.65 r
  U6313/ZN (NAND4_X2)                                     0.04       0.69 f
  U6494/ZN (NAND2_X4)                                     0.03       0.71 r
  U8770/ZN (OAI21_X4)                                     0.02       0.74 f
  U6104/ZN (XNOR2_X2)                                     0.06       0.80 f
  U7311/ZN (INV_X2)                                       0.03       0.83 r
  U5722/ZN (NAND3_X4)                                     0.03       0.86 f
  U5132/ZN (NAND2_X4)                                     0.04       0.91 r
  U4185/ZN (INV_X8)                                       0.01       0.92 f
  U5938/ZN (INV_X1)                                       0.04       0.96 r
  U4192/ZN (NOR2_X4)                                      0.02       0.98 f
  U5937/ZN (XNOR2_X2)                                     0.06       1.05 f
  U4197/ZN (NAND2_X4)                                     0.02       1.07 r
  U5898/ZN (NAND3_X2)                                     0.02       1.09 f
  U4198/ZN (NAND2_X2)                                     0.03       1.12 r
  U5894/ZN (OAI21_X4)                                     0.03       1.15 f
  U5582/ZN (XNOR2_X2)                                     0.07       1.22 f
  U5581/ZN (NOR2_X4)                                      0.05       1.26 r
  U6035/ZN (INV_X2)                                       0.02       1.28 f
  U5576/ZN (NAND2_X2)                                     0.04       1.32 r
  U6819/ZN (INV_X4)                                       0.01       1.33 f
  U6124/ZN (NAND2_X2)                                     0.03       1.35 r
  U7633/ZN (NAND2_X4)                                     0.02       1.38 f
  U5020/ZN (INV_X2)                                       0.02       1.40 r
  U6282/ZN (NAND2_X2)                                     0.02       1.42 f
  U7363/ZN (NAND2_X4)                                     0.03       1.44 r
  U4205/ZN (NAND2_X2)                                     0.02       1.47 f
  U8158/ZN (OAI211_X4)                                    0.05       1.52 r
  U9012/ZN (XNOR2_X2)                                     0.07       1.58 r
  U6094/ZN (INV_X4)                                       0.02       1.60 f
  U8226/ZN (NAND2_X4)                                     0.02       1.63 r
  U8225/ZN (NAND2_X4)                                     0.02       1.65 f
  U8223/ZN (NAND3_X2)                                     0.03       1.68 r
  U5087/ZN (INV_X1)                                       0.02       1.70 f
  U7738/ZN (INV_X2)                                       0.03       1.73 r
  U6549/ZN (NAND2_X4)                                     0.02       1.75 f
  U4154/ZN (OAI21_X4)                                     0.05       1.79 r
  U6946/ZN (INV_X4)                                       0.01       1.81 f
  U6944/ZN (NAND2_X4)                                     0.02       1.83 r
  U6945/ZN (NAND2_X4)                                     0.02       1.85 f
  U6306/ZN (NOR2_X2)                                      0.05       1.90 r
  U7086/ZN (INV_X4)                                       0.01       1.91 f
  U7115/ZN (NAND2_X2)                                     0.04       1.95 r
  U9051/ZN (INV_X4)                                       0.01       1.96 f
  U9102/ZN (AOI21_X2)                                     0.05       2.01 r
  U9103/ZN (XNOR2_X2)                                     0.03       2.04 f
  U9104/Z (MUX2_X2)                                       0.12       2.16 f
  U4738/ZN (OAI21_X2)                                     0.06       2.22 r
  U10147/ZN (INV_X4)                                      0.01       2.24 f
  U10149/ZN (AOI21_X4)                                    0.03       2.27 r
  U7325/ZN (XNOR2_X2)                                     0.06       2.33 r
  U7814/ZN (OAI21_X2)                                     0.03       2.36 f
  U7324/ZN (NAND2_X2)                                     0.03       2.38 r
  U10154/ZN (NAND2_X2)                                    0.02       2.40 f
  ex_mem/aluRes_q_reg[22]/D (DFFR_X1)                     0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[22]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6939/ZN (NAND2_X4)                                     0.02       1.38 f
  U6709/ZN (INV_X8)                                       0.02       1.40 r
  U7055/ZN (NAND2_X4)                                     0.02       1.42 f
  U7862/ZN (NAND2_X4)                                     0.03       1.45 r
  U9026/ZN (INV_X4)                                       0.01       1.46 f
  U7740/ZN (NAND2_X4)                                     0.02       1.48 r
  U7856/ZN (NAND2_X4)                                     0.02       1.50 f
  U8063/ZN (INV_X8)                                       0.02       1.52 r
  U6496/ZN (INV_X1)                                       0.02       1.55 f
  U6129/ZN (AOI21_X4)                                     0.04       1.59 r
  U9072/ZN (XNOR2_X2)                                     0.07       1.66 r
  U7159/ZN (INV_X2)                                       0.02       1.67 f
  U9098/ZN (NAND2_X2)                                     0.04       1.71 r
  U6467/ZN (NAND2_X2)                                     0.02       1.73 f
  U9150/ZN (XNOR2_X2)                                     0.06       1.79 f
  U9151/ZN (INV_X4)                                       0.03       1.82 r
  U7853/ZN (OAI22_X4)                                     0.03       1.85 f
  U7763/ZN (NAND3_X2)                                     0.05       1.90 r
  U7119/ZN (OAI21_X4)                                     0.03       1.93 f
  U9152/ZN (OAI21_X4)                                     0.05       1.98 r
  U7249/ZN (INV_X1)                                       0.03       2.01 f
  U7767/ZN (OAI21_X1)                                     0.06       2.08 r
  U9488/ZN (INV_X4)                                       0.02       2.09 f
  U7943/ZN (OAI21_X1)                                     0.09       2.18 r
  U10399/ZN (INV_X4)                                      0.02       2.20 f
  U10400/ZN (OAI21_X4)                                    0.03       2.23 r
  U10401/ZN (XNOR2_X2)                                    0.07       2.30 r
  U10402/ZN (AOI21_X4)                                    0.03       2.33 f
  U10403/ZN (NAND3_X4)                                    0.03       2.36 r
  U10405/ZN (NAND2_X2)                                    0.02       2.38 f
  U10406/ZN (NAND2_X2)                                    0.03       2.41 r
  ex_mem/aluRes_q_reg[16]/D (DFFR_X1)                     0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[16]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_ex/busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[1]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[1]/QN (DFFR_X2)                    0.12       0.12 r
  U5600/ZN (INV_X4)                                       0.02       0.14 f
  U5599/ZN (INV_X4)                                       0.02       0.16 r
  U5598/ZN (NAND2_X4)                                     0.02       0.18 f
  U5594/ZN (INV_X8)                                       0.02       0.20 r
  U5597/ZN (NAND2_X4)                                     0.02       0.22 f
  U7553/ZN (INV_X8)                                       0.02       0.24 r
  U7779/ZN (NAND2_X4)                                     0.01       0.25 f
  U4239/ZN (NAND2_X2)                                     0.03       0.28 r
  U7173/ZN (INV_X4)                                       0.02       0.29 f
  U8730/ZN (AOI21_X4)                                     0.03       0.32 r
  U8731/ZN (OAI21_X4)                                     0.03       0.35 f
  U8732/ZN (OAI21_X4)                                     0.05       0.40 r
  U6338/ZN (INV_X16)                                      0.02       0.42 f
  U7561/ZN (NAND2_X4)                                     0.03       0.45 r
  U6576/ZN (INV_X4)                                       0.02       0.47 f
  U7507/ZN (NOR2_X4)                                      0.03       0.50 r
  U7663/ZN (OAI21_X4)                                     0.02       0.53 f
  U7857/ZN (INV_X8)                                       0.02       0.55 r
  U8776/ZN (NAND3_X4)                                     0.04       0.58 f
  U7061/ZN (INV_X4)                                       0.02       0.60 r
  U7917/ZN (NAND2_X4)                                     0.01       0.62 f
  U8780/ZN (OAI21_X4)                                     0.04       0.66 r
  U7859/ZN (NAND2_X4)                                     0.02       0.68 f
  U6525/ZN (INV_X4)                                       0.02       0.70 r
  U6747/ZN (NAND2_X4)                                     0.01       0.71 f
  U6748/ZN (NAND2_X4)                                     0.03       0.75 r
  U6750/ZN (NAND2_X4)                                     0.02       0.77 f
  U7358/ZN (INV_X2)                                       0.03       0.80 r
  U8134/ZN (NAND3_X4)                                     0.04       0.84 f
  U5868/ZN (NAND3_X4)                                     0.03       0.87 r
  U5869/ZN (INV_X4)                                       0.01       0.89 f
  U8153/ZN (NAND2_X4)                                     0.02       0.91 r
  U8197/ZN (NAND2_X4)                                     0.02       0.93 f
  U6969/ZN (INV_X8)                                       0.01       0.94 r
  U6967/ZN (NAND2_X4)                                     0.02       0.96 f
  U6158/ZN (NAND2_X2)                                     0.03       0.99 r
  U6885/ZN (INV_X4)                                       0.02       1.01 f
  U8067/ZN (NAND2_X4)                                     0.02       1.03 r
  U8157/ZN (NAND2_X4)                                     0.02       1.05 f
  U6436/ZN (INV_X8)                                       0.02       1.07 r
  U8066/ZN (NAND3_X2)                                     0.02       1.09 f
  U6182/ZN (OAI221_X4)                                    0.06       1.14 r
  U5579/ZN (XNOR2_X2)                                     0.07       1.22 r
  U5578/ZN (NAND2_X4)                                     0.02       1.24 f
  U5573/ZN (INV_X8)                                       0.02       1.26 r
  U5572/ZN (NAND2_X4)                                     0.02       1.28 f
  U5115/ZN (INV_X8)                                       0.01       1.29 r
  U5926/ZN (NOR3_X4)                                      0.02       1.31 f
  U5686/ZN (OAI21_X4)                                     0.04       1.35 r
  U5684/ZN (NAND2_X4)                                     0.02       1.37 f
  U5655/ZN (XNOR2_X2)                                     0.06       1.43 f
  U5653/ZN (INV_X4)                                       0.02       1.45 r
  U5651/ZN (NOR2_X2)                                      0.02       1.47 f
  U5647/ZN (NOR2_X4)                                      0.03       1.50 r
  U5648/ZN (NOR2_X4)                                      0.02       1.52 f
  U5727/ZN (AOI21_X4)                                     0.03       1.55 r
  U5803/ZN (NAND3_X4)                                     0.04       1.59 f
  U5615/ZN (NAND2_X2)                                     0.04       1.63 r
  U9007/ZN (XNOR2_X2)                                     0.07       1.70 r
  U8173/ZN (NAND2_X4)                                     0.02       1.72 f
  U9008/ZN (NAND2_X2)                                     0.03       1.75 r
  U6621/ZN (INV_X4)                                       0.02       1.77 f
  U9048/ZN (AOI21_X4)                                     0.04       1.81 r
  U9049/ZN (XNOR2_X2)                                     0.07       1.88 r
  U9050/ZN (INV_X4)                                       0.02       1.90 f
  U4633/ZN (NAND2_X2)                                     0.03       1.93 r
  U6547/ZN (INV_X4)                                       0.01       1.94 f
  U9692/ZN (AOI21_X4)                                     0.04       1.98 r
  U8002/ZN (OAI211_X4)                                    0.04       2.01 f
  U5096/ZN (NAND2_X2)                                     0.04       2.06 r
  U6772/ZN (NAND2_X1)                                     0.03       2.09 f
  U9958/ZN (XNOR2_X2)                                     0.07       2.15 f
  U9959/ZN (OAI211_X2)                                    0.05       2.20 r
  U6483/ZN (NAND2_X4)                                     0.03       2.24 f
  U4992/ZN (INV_X4)                                       0.02       2.26 r
  U9965/ZN (NAND3_X2)                                     0.03       2.28 f
  U7258/ZN (OAI211_X4)                                    0.05       2.33 r
  U7245/ZN (INV_X8)                                       0.01       2.35 f
  U6111/ZN (INV_X1)                                       0.03       2.38 r
  U6110/ZN (OAI21_X2)                                     0.02       2.40 f
  ex_mem/product_in_q_reg[25]/D (DFFR_X1)                 0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[25]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)                           0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)                           0.11       0.11 r
  U6076/ZN (INV_X4)                                       0.02       0.13 f
  U6077/ZN (INV_X8)                                       0.02       0.15 r
  U6081/ZN (NAND2_X4)                                     0.02       0.16 f
  U7607/ZN (INV_X4)                                       0.02       0.18 r
  U7500/ZN (NAND2_X4)                                     0.02       0.20 f
  U7401/ZN (INV_X8)                                       0.02       0.21 r
  U5024/ZN (NAND2_X4)                                     0.02       0.24 f
  U7749/ZN (OAI222_X4)                                    0.10       0.33 r
  U8724/ZN (OAI21_X4)                                     0.03       0.36 f
  U7351/ZN (OAI211_X2)                                    0.06       0.43 r
  U7349/ZN (AOI21_X4)                                     0.03       0.46 f
  U5533/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5121/ZN (INV_X4)                                       0.03       0.55 r
  U5639/ZN (NAND2_X4)                                     0.02       0.57 f
  U5641/ZN (INV_X4)                                       0.02       0.59 r
  U5862/ZN (OAI21_X4)                                     0.02       0.61 f
  U5863/ZN (XNOR2_X2)                                     0.06       0.67 f
  U5858/ZN (NAND2_X4)                                     0.03       0.70 r
  U5855/ZN (NAND2_X2)                                     0.02       0.72 f
  U5991/ZN (OAI21_X2)                                     0.05       0.76 r
  U8847/ZN (XNOR2_X2)                                     0.07       0.84 r
  U8857/ZN (INV_X4)                                       0.02       0.86 f
  U7902/ZN (NAND2_X4)                                     0.03       0.89 r
  U8858/ZN (NAND3_X2)                                     0.03       0.92 f
  U8925/ZN (INV_X4)                                       0.02       0.94 r
  U7502/ZN (NOR2_X4)                                      0.02       0.95 f
  U6458/ZN (AOI22_X4)                                     0.04       1.00 r
  U8939/ZN (XNOR2_X2)                                     0.07       1.06 r
  U6194/ZN (NAND2_X4)                                     0.02       1.09 f
  U8044/ZN (OAI211_X4)                                    0.05       1.14 r
  U8098/ZN (NAND2_X4)                                     0.02       1.16 f
  U7886/ZN (OAI211_X4)                                    0.05       1.20 r
  U8990/ZN (XNOR2_X2)                                     0.07       1.27 r
  U7899/ZN (NAND2_X4)                                     0.02       1.30 f
  U4232/ZN (INV_X8)                                       0.02       1.31 r
  U8991/ZN (NOR2_X4)                                      0.01       1.33 f
  U6533/ZN (OAI21_X4)                                     0.04       1.36 r
  U6767/ZN (AND2_X2)                                      0.05       1.41 r
  U6765/ZN (XNOR2_X2)                                     0.07       1.48 r
  U6821/ZN (NAND2_X4)                                     0.02       1.50 f
  U6807/ZN (INV_X8)                                       0.02       1.52 r
  U9031/ZN (OAI21_X4)                                     0.02       1.54 f
  U9068/ZN (NAND3_X2)                                     0.04       1.59 r
  U7922/ZN (AOI21_X4)                                     0.02       1.61 f
  U7887/ZN (NOR2_X4)                                      0.03       1.64 r
  U7020/ZN (INV_X4)                                       0.01       1.65 f
  U7018/ZN (NAND2_X4)                                     0.02       1.67 r
  U7019/ZN (NAND2_X4)                                     0.02       1.70 f
  U8227/ZN (NAND2_X4)                                     0.02       1.72 r
  U8005/ZN (OAI21_X4)                                     0.03       1.75 f
  U6818/ZN (INV_X8)                                       0.02       1.77 r
  U9100/ZN (NAND3_X4)                                     0.03       1.79 f
  U7328/ZN (NAND2_X4)                                     0.02       1.82 r
  U4662/ZN (INV_X4)                                       0.02       1.84 f
  U9163/ZN (XNOR2_X2)                                     0.05       1.89 f
  U9164/Z (MUX2_X2)                                       0.12       2.01 f
  U8052/ZN (NAND2_X4)                                     0.03       2.05 r
  U8193/ZN (NAND3_X4)                                     0.03       2.08 f
  U8192/ZN (NAND2_X4)                                     0.03       2.10 r
  U8076/ZN (NAND2_X4)                                     0.02       2.12 f
  U6368/ZN (INV_X8)                                       0.02       2.14 r
  U9867/ZN (OAI21_X4)                                     0.02       2.16 f
  U8062/ZN (INV_X8)                                       0.02       2.18 r
  U8089/ZN (NAND2_X4)                                     0.02       2.20 f
  U7915/ZN (NAND2_X4)                                     0.03       2.22 r
  U4484/ZN (INV_X4)                                       0.01       2.23 f
  U4840/ZN (OAI21_X2)                                     0.04       2.27 r
  U10599/ZN (XNOR2_X2)                                    0.07       2.34 r
  U10600/ZN (INV_X4)                                      0.01       2.35 f
  U10709/ZN (NAND2_X2)                                    0.03       2.38 r
  U6687/ZN (NAND3_X2)                                     0.02       2.40 f
  ex_mem/product_in_q_reg[24]/D (DFFR_X1)                 0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[24]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U5024/ZN (NAND2_X4)                      0.02       0.24 f
  U7749/ZN (OAI222_X4)                     0.10       0.33 r
  U8724/ZN (OAI21_X4)                      0.03       0.36 f
  U7351/ZN (OAI211_X2)                     0.06       0.43 r
  U7349/ZN (AOI21_X4)                      0.03       0.46 f
  U5533/ZN (XNOR2_X2)                      0.07       0.52 f
  U5121/ZN (INV_X4)                        0.03       0.55 r
  U5639/ZN (NAND2_X4)                      0.02       0.57 f
  U5641/ZN (INV_X4)                        0.02       0.59 r
  U5862/ZN (OAI21_X4)                      0.02       0.61 f
  U5863/ZN (XNOR2_X2)                      0.06       0.67 f
  U5858/ZN (NAND2_X4)                      0.03       0.70 r
  U5855/ZN (NAND2_X2)                      0.02       0.72 f
  U5991/ZN (OAI21_X2)                      0.05       0.76 r
  U8847/ZN (XNOR2_X2)                      0.07       0.84 r
  U8857/ZN (INV_X4)                        0.02       0.86 f
  U7902/ZN (NAND2_X4)                      0.03       0.89 r
  U8858/ZN (NAND3_X2)                      0.03       0.92 f
  U8925/ZN (INV_X4)                        0.02       0.94 r
  U7502/ZN (NOR2_X4)                       0.02       0.95 f
  U6458/ZN (AOI22_X4)                      0.04       1.00 r
  U8939/ZN (XNOR2_X2)                      0.07       1.06 r
  U6194/ZN (NAND2_X4)                      0.02       1.09 f
  U8044/ZN (OAI211_X4)                     0.05       1.14 r
  U8098/ZN (NAND2_X4)                      0.02       1.16 f
  U7886/ZN (OAI211_X4)                     0.05       1.20 r
  U8990/ZN (XNOR2_X2)                      0.07       1.27 r
  U7899/ZN (NAND2_X4)                      0.02       1.30 f
  U4232/ZN (INV_X8)                        0.02       1.31 r
  U8991/ZN (NOR2_X4)                       0.01       1.33 f
  U6533/ZN (OAI21_X4)                      0.04       1.36 r
  U6767/ZN (AND2_X2)                       0.05       1.41 r
  U6765/ZN (XNOR2_X2)                      0.07       1.48 r
  U6821/ZN (NAND2_X4)                      0.02       1.50 f
  U6807/ZN (INV_X8)                        0.02       1.52 r
  U9031/ZN (OAI21_X4)                      0.02       1.54 f
  U9068/ZN (NAND3_X2)                      0.04       1.59 r
  U7922/ZN (AOI21_X4)                      0.02       1.61 f
  U7887/ZN (NOR2_X4)                       0.03       1.64 r
  U7020/ZN (INV_X4)                        0.01       1.65 f
  U7018/ZN (NAND2_X4)                      0.02       1.67 r
  U7019/ZN (NAND2_X4)                      0.02       1.70 f
  U8227/ZN (NAND2_X4)                      0.02       1.72 r
  U8005/ZN (OAI21_X4)                      0.03       1.75 f
  U6818/ZN (INV_X8)                        0.02       1.77 r
  U9100/ZN (NAND3_X4)                      0.03       1.79 f
  U9101/ZN (NAND3_X4)                      0.03       1.82 r
  U7222/ZN (NAND3_X4)                      0.03       1.85 f
  U8228/ZN (NAND2_X4)                      0.03       1.87 r
  U7228/ZN (INV_X4)                        0.01       1.88 f
  U7946/ZN (OAI21_X4)                      0.03       1.92 r
  U6674/ZN (INV_X4)                        0.01       1.93 f
  U6672/ZN (NAND2_X4)                      0.02       1.95 r
  U6673/ZN (NAND2_X4)                      0.02       1.97 f
  U8175/ZN (NAND2_X4)                      0.03       2.00 r
  U7652/ZN (NAND2_X4)                      0.02       2.02 f
  U7846/ZN (NOR2_X4)                       0.03       2.05 r
  U7239/ZN (INV_X8)                        0.01       2.06 f
  U7921/ZN (NOR2_X4)                       0.02       2.08 r
  U7979/ZN (OAI21_X4)                      0.03       2.11 f
  U6567/ZN (NAND2_X2)                      0.03       2.14 r
  U6509/ZN (NAND2_X4)                      0.02       2.16 f
  U4115/ZN (INV_X4)                        0.02       2.18 r
  U8053/ZN (OAI21_X4)                      0.02       2.20 f
  U8151/ZN (OAI211_X4)                     0.05       2.24 r
  U8143/ZN (INV_X8)                        0.01       2.26 f
  U8085/ZN (OAI21_X2)                      0.04       2.30 r
  U10452/ZN (XNOR2_X2)                     0.07       2.37 r
  U10466/ZN (AOI21_X2)                     0.02       2.40 f
  ex_mem/aluRes_q_reg[30]/D (DFFR_X1)      0.00       2.40 f
  data arrival time                                   2.40

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ex_mem/aluRes_q_reg[30]/CK (DFFR_X1)     0.00       2.47 r
  library setup time                      -0.06       2.41
  data required time                                  2.41
  -----------------------------------------------------------
  data required time                                  2.41
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6939/ZN (NAND2_X4)                                     0.02       1.38 f
  U6709/ZN (INV_X8)                                       0.02       1.40 r
  U7055/ZN (NAND2_X4)                                     0.02       1.42 f
  U4968/ZN (NAND2_X1)                                     0.05       1.47 r
  U9086/ZN (XNOR2_X2)                                     0.07       1.54 r
  U9087/ZN (INV_X4)                                       0.01       1.56 f
  U4240/ZN (NAND2_X4)                                     0.03       1.58 r
  U7769/ZN (NAND3_X2)                                     0.03       1.61 f
  U9090/ZN (NAND3_X2)                                     0.04       1.65 r
  U7648/ZN (NAND2_X4)                                     0.02       1.67 f
  U6956/ZN (INV_X8)                                       0.02       1.69 r
  U9096/ZN (OAI21_X4)                                     0.02       1.71 f
  U8191/ZN (NAND2_X4)                                     0.03       1.74 r
  U9099/ZN (NAND3_X4)                                     0.03       1.77 f
  U7746/ZN (NAND2_X2)                                     0.03       1.80 r
  U5529/ZN (XNOR2_X2)                                     0.07       1.86 r
  U9155/ZN (INV_X4)                                       0.01       1.88 f
  U7601/Z (MUX2_X2)                                       0.10       1.97 f
  U9157/ZN (OAI21_X4)                                     0.05       2.02 r
  U9162/ZN (OAI21_X4)                                     0.03       2.05 f
  U8193/ZN (NAND3_X4)                                     0.02       2.07 r
  U8192/ZN (NAND2_X4)                                     0.02       2.09 f
  U8076/ZN (NAND2_X4)                                     0.03       2.12 r
  U6368/ZN (INV_X8)                                       0.01       2.13 f
  U9867/ZN (OAI21_X4)                                     0.04       2.17 r
  U8062/ZN (INV_X8)                                       0.02       2.18 f
  U8089/ZN (NAND2_X4)                                     0.03       2.21 r
  U7915/ZN (NAND2_X4)                                     0.02       2.23 f
  U7548/ZN (XNOR2_X2)                                     0.06       2.30 f
  U10526/ZN (AOI21_X4)                                    0.04       2.33 r
  U6309/ZN (NAND4_X2)                                     0.02       2.36 f
  U5524/ZN (NAND2_X2)                                     0.03       2.38 r
  U10527/ZN (NAND2_X2)                                    0.02       2.40 f
  ex_mem/aluRes_q_reg[23]/D (DFFR_X1)                     0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[23]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U6398/ZN (INV_X4)                                       0.01       1.01 f
  U8928/ZN (NAND2_X2)                                     0.03       1.04 r
  U8973/ZN (NAND2_X2)                                     0.02       1.06 f
  U8974/ZN (XNOR2_X2)                                     0.06       1.13 f
  U8975/ZN (INV_X4)                                       0.02       1.15 r
  U7739/ZN (NAND2_X4)                                     0.02       1.17 f
  U5088/ZN (NAND2_X4)                                     0.03       1.19 r
  U4146/Z (XOR2_X2)                                       0.08       1.27 r
  U5433/ZN (NAND2_X2)                                     0.03       1.30 f
  U5434/ZN (INV_X4)                                       0.02       1.33 r
  U7235/ZN (NAND2_X4)                                     0.02       1.34 f
  U6939/ZN (NAND2_X4)                                     0.03       1.37 r
  U6709/ZN (INV_X8)                                       0.01       1.38 f
  U9025/ZN (OAI21_X4)                                     0.03       1.42 r
  U7862/ZN (NAND2_X4)                                     0.02       1.44 f
  U9026/ZN (INV_X4)                                       0.02       1.45 r
  U7740/ZN (NAND2_X4)                                     0.02       1.47 f
  U7856/ZN (NAND2_X4)                                     0.03       1.50 r
  U8063/ZN (INV_X8)                                       0.01       1.51 f
  U9031/ZN (OAI21_X4)                                     0.03       1.55 r
  U9034/ZN (NAND3_X2)                                     0.02       1.57 f
  U7928/ZN (NAND2_X4)                                     0.03       1.60 r
  U7927/ZN (NAND3_X4)                                     0.03       1.63 f
  U7656/ZN (NAND2_X4)                                     0.03       1.65 r
  U7509/ZN (NAND2_X4)                                     0.02       1.67 f
  U6141/ZN (INV_X8)                                       0.02       1.70 r
  U6845/ZN (NOR2_X4)                                      0.01       1.71 f
  U7446/ZN (OAI21_X4)                                     0.05       1.76 r
  U6411/ZN (INV_X4)                                       0.01       1.77 f
  U6644/ZN (NAND2_X4)                                     0.02       1.79 r
  U6645/ZN (NAND2_X4)                                     0.02       1.81 f
  U6120/ZN (INV_X4)                                       0.01       1.83 r
  U6311/ZN (NAND2_X1)                                     0.02       1.85 f
  U9115/ZN (NAND2_X2)                                     0.04       1.89 r
  U9620/ZN (INV_X4)                                       0.02       1.91 f
  U4653/ZN (AOI21_X2)                                     0.04       1.95 r
  U9621/ZN (NAND2_X2)                                     0.02       1.97 f
  U4983/ZN (XNOR2_X2)                                     0.06       2.03 f
  U9622/Z (MUX2_X2)                                       0.12       2.16 f
  U9623/ZN (OAI21_X4)                                     0.04       2.20 r
  U9624/ZN (INV_X4)                                       0.01       2.21 f
  U6181/ZN (XNOR2_X1)                                     0.06       2.27 r
  U9625/ZN (NAND2_X2)                                     0.02       2.30 f
  U9646/ZN (NAND4_X2)                                     0.05       2.35 r
  U9648/ZN (NAND2_X2)                                     0.02       2.37 f
  U9649/ZN (NAND2_X2)                                     0.03       2.41 r
  ex_mem/aluRes_q_reg[19]/D (DFFR_X1)                     0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[19]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U5024/ZN (NAND2_X4)                      0.02       0.24 f
  U7749/ZN (OAI222_X4)                     0.10       0.33 r
  U8724/ZN (OAI21_X4)                      0.03       0.36 f
  U7351/ZN (OAI211_X2)                     0.06       0.43 r
  U7349/ZN (AOI21_X4)                      0.03       0.46 f
  U5533/ZN (XNOR2_X2)                      0.07       0.52 f
  U5121/ZN (INV_X4)                        0.03       0.55 r
  U5639/ZN (NAND2_X4)                      0.02       0.57 f
  U5641/ZN (INV_X4)                        0.02       0.59 r
  U5862/ZN (OAI21_X4)                      0.02       0.61 f
  U5863/ZN (XNOR2_X2)                      0.06       0.67 f
  U5858/ZN (NAND2_X4)                      0.03       0.70 r
  U5855/ZN (NAND2_X2)                      0.02       0.72 f
  U5991/ZN (OAI21_X2)                      0.05       0.76 r
  U8847/ZN (XNOR2_X2)                      0.07       0.84 r
  U8857/ZN (INV_X4)                        0.02       0.86 f
  U7902/ZN (NAND2_X4)                      0.03       0.89 r
  U8858/ZN (NAND3_X2)                      0.03       0.92 f
  U8925/ZN (INV_X4)                        0.02       0.94 r
  U7502/ZN (NOR2_X4)                       0.02       0.95 f
  U6458/ZN (AOI22_X4)                      0.04       1.00 r
  U8939/ZN (XNOR2_X2)                      0.07       1.06 r
  U6194/ZN (NAND2_X4)                      0.02       1.09 f
  U8044/ZN (OAI211_X4)                     0.05       1.14 r
  U8098/ZN (NAND2_X4)                      0.02       1.16 f
  U7886/ZN (OAI211_X4)                     0.05       1.20 r
  U8990/ZN (XNOR2_X2)                      0.07       1.27 r
  U7899/ZN (NAND2_X4)                      0.02       1.30 f
  U4232/ZN (INV_X8)                        0.02       1.31 r
  U8991/ZN (NOR2_X4)                       0.01       1.33 f
  U6533/ZN (OAI21_X4)                      0.04       1.36 r
  U6767/ZN (AND2_X2)                       0.05       1.41 r
  U6765/ZN (XNOR2_X2)                      0.07       1.48 r
  U6821/ZN (NAND2_X4)                      0.02       1.50 f
  U6807/ZN (INV_X8)                        0.02       1.52 r
  U9031/ZN (OAI21_X4)                      0.02       1.54 f
  U9068/ZN (NAND3_X2)                      0.04       1.59 r
  U7922/ZN (AOI21_X4)                      0.02       1.61 f
  U7887/ZN (NOR2_X4)                       0.03       1.64 r
  U7020/ZN (INV_X4)                        0.01       1.65 f
  U7018/ZN (NAND2_X4)                      0.02       1.67 r
  U7019/ZN (NAND2_X4)                      0.02       1.70 f
  U8227/ZN (NAND2_X4)                      0.02       1.72 r
  U8005/ZN (OAI21_X4)                      0.03       1.75 f
  U6818/ZN (INV_X8)                        0.02       1.77 r
  U9100/ZN (NAND3_X4)                      0.03       1.79 f
  U9101/ZN (NAND3_X4)                      0.03       1.82 r
  U7222/ZN (NAND3_X4)                      0.03       1.85 f
  U8228/ZN (NAND2_X4)                      0.03       1.87 r
  U7228/ZN (INV_X4)                        0.01       1.88 f
  U7946/ZN (OAI21_X4)                      0.03       1.92 r
  U6674/ZN (INV_X4)                        0.01       1.93 f
  U6672/ZN (NAND2_X4)                      0.02       1.95 r
  U6673/ZN (NAND2_X4)                      0.02       1.97 f
  U8175/ZN (NAND2_X4)                      0.03       2.00 r
  U7652/ZN (NAND2_X4)                      0.02       2.02 f
  U7846/ZN (NOR2_X4)                       0.03       2.05 r
  U7239/ZN (INV_X8)                        0.01       2.06 f
  U7921/ZN (NOR2_X4)                       0.02       2.08 r
  U7979/ZN (OAI21_X4)                      0.03       2.11 f
  U6567/ZN (NAND2_X2)                      0.03       2.14 r
  U6508/ZN (NAND2_X1)                      0.03       2.17 f
  U9858/ZN (NAND2_X2)                      0.04       2.21 r
  U8231/ZN (NAND2_X4)                      0.03       2.24 f
  U5000/Z (CLKBUF_X2)                      0.04       2.28 f
  U8164/ZN (NAND3_X1)                      0.05       2.33 r
  U9891/ZN (NAND3_X2)                      0.02       2.35 f
  U4881/ZN (OAI21_X2)                      0.05       2.40 r
  ex_mem/aluRes_q_reg[27]/D (DFFR_X1)      0.00       2.40 r
  data arrival time                                   2.40

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ex_mem/aluRes_q_reg[27]/CK (DFFR_X1)     0.00       2.47 r
  library setup time                      -0.06       2.41
  data required time                                  2.41
  -----------------------------------------------------------
  data required time                                  2.41
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)                           0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)                           0.11       0.11 r
  U6076/ZN (INV_X4)                                       0.02       0.13 f
  U6077/ZN (INV_X8)                                       0.02       0.15 r
  U6081/ZN (NAND2_X4)                                     0.02       0.16 f
  U7607/ZN (INV_X4)                                       0.02       0.18 r
  U7500/ZN (NAND2_X4)                                     0.02       0.20 f
  U7401/ZN (INV_X8)                                       0.02       0.21 r
  U5024/ZN (NAND2_X4)                                     0.02       0.24 f
  U7749/ZN (OAI222_X4)                                    0.10       0.33 r
  U8724/ZN (OAI21_X4)                                     0.03       0.36 f
  U7351/ZN (OAI211_X2)                                    0.06       0.43 r
  U7349/ZN (AOI21_X4)                                     0.03       0.46 f
  U5533/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5121/ZN (INV_X4)                                       0.03       0.55 r
  U5639/ZN (NAND2_X4)                                     0.02       0.57 f
  U5641/ZN (INV_X4)                                       0.02       0.59 r
  U5862/ZN (OAI21_X4)                                     0.02       0.61 f
  U5863/ZN (XNOR2_X2)                                     0.06       0.67 f
  U5858/ZN (NAND2_X4)                                     0.03       0.70 r
  U5855/ZN (NAND2_X2)                                     0.02       0.72 f
  U5991/ZN (OAI21_X2)                                     0.05       0.76 r
  U8847/ZN (XNOR2_X2)                                     0.07       0.84 r
  U8857/ZN (INV_X4)                                       0.02       0.86 f
  U7902/ZN (NAND2_X4)                                     0.03       0.89 r
  U8858/ZN (NAND3_X2)                                     0.03       0.92 f
  U8925/ZN (INV_X4)                                       0.02       0.94 r
  U7502/ZN (NOR2_X4)                                      0.02       0.95 f
  U6458/ZN (AOI22_X4)                                     0.04       1.00 r
  U8939/ZN (XNOR2_X2)                                     0.07       1.06 r
  U6194/ZN (NAND2_X4)                                     0.02       1.09 f
  U8044/ZN (OAI211_X4)                                    0.05       1.14 r
  U8098/ZN (NAND2_X4)                                     0.02       1.16 f
  U7886/ZN (OAI211_X4)                                    0.05       1.20 r
  U8990/ZN (XNOR2_X2)                                     0.07       1.27 r
  U7899/ZN (NAND2_X4)                                     0.02       1.30 f
  U4232/ZN (INV_X8)                                       0.02       1.31 r
  U8991/ZN (NOR2_X4)                                      0.01       1.33 f
  U6533/ZN (OAI21_X4)                                     0.04       1.36 r
  U6767/ZN (AND2_X2)                                      0.05       1.41 r
  U6765/ZN (XNOR2_X2)                                     0.07       1.48 r
  U6821/ZN (NAND2_X4)                                     0.02       1.50 f
  U6807/ZN (INV_X8)                                       0.02       1.52 r
  U9031/ZN (OAI21_X4)                                     0.02       1.54 f
  U9068/ZN (NAND3_X2)                                     0.04       1.59 r
  U7922/ZN (AOI21_X4)                                     0.02       1.61 f
  U7887/ZN (NOR2_X4)                                      0.03       1.64 r
  U7020/ZN (INV_X4)                                       0.01       1.65 f
  U7018/ZN (NAND2_X4)                                     0.02       1.67 r
  U7019/ZN (NAND2_X4)                                     0.02       1.70 f
  U8227/ZN (NAND2_X4)                                     0.02       1.72 r
  U8005/ZN (OAI21_X4)                                     0.03       1.75 f
  U6818/ZN (INV_X8)                                       0.02       1.77 r
  U9100/ZN (NAND3_X4)                                     0.03       1.79 f
  U9101/ZN (NAND3_X4)                                     0.03       1.82 r
  U7222/ZN (NAND3_X4)                                     0.03       1.85 f
  U8228/ZN (NAND2_X4)                                     0.03       1.87 r
  U7228/ZN (INV_X4)                                       0.01       1.88 f
  U7946/ZN (OAI21_X4)                                     0.03       1.92 r
  U6674/ZN (INV_X4)                                       0.01       1.93 f
  U6672/ZN (NAND2_X4)                                     0.02       1.95 r
  U6673/ZN (NAND2_X4)                                     0.02       1.97 f
  U8175/ZN (NAND2_X4)                                     0.03       2.00 r
  U7652/ZN (NAND2_X4)                                     0.02       2.02 f
  U7846/ZN (NOR2_X4)                                      0.03       2.05 r
  U7239/ZN (INV_X8)                                       0.01       2.06 f
  U7921/ZN (NOR2_X4)                                      0.02       2.08 r
  U7979/ZN (OAI21_X4)                                     0.03       2.11 f
  U6567/ZN (NAND2_X2)                                     0.03       2.14 r
  U6509/ZN (NAND2_X4)                                     0.02       2.16 f
  U4115/ZN (INV_X4)                                       0.02       2.18 r
  U8053/ZN (OAI21_X4)                                     0.02       2.20 f
  U8151/ZN (OAI211_X4)                                    0.05       2.24 r
  U8143/ZN (INV_X8)                                       0.01       2.26 f
  U7730/ZN (NOR2_X2)                                      0.03       2.29 r
  U10087/ZN (XNOR2_X2)                                    0.07       2.37 r
  U6633/ZN (OAI21_X2)                                     0.02       2.39 f
  ex_mem/product_in_q_reg[29]/D (DFFR_X1)                 0.00       2.39 f
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[29]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.07       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8440/ZN (OAI21_X4)                      0.04       2.03 r
  U4247/ZN (INV_X2)                        0.02       2.05 f
  U8446/ZN (XNOR2_X2)                      0.06       2.11 f
  U8449/ZN (OAI211_X2)                     0.07       2.17 r
  U4252/ZN (NAND2_X4)                      0.03       2.20 f
  U4251/ZN (OAI21_X1)                      0.08       2.28 r
  U8458/ZN (INV_X4)                        0.01       2.29 f
  U8459/Z (MUX2_X2)                        0.11       2.40 f
  ifetch/dffa/q_reg[29]/D (DFFRS_X2)       0.00       2.40 f
  data arrival time                                   2.40

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[29]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)                           0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)                           0.11       0.11 r
  U6076/ZN (INV_X4)                                       0.02       0.13 f
  U6077/ZN (INV_X8)                                       0.02       0.15 r
  U6081/ZN (NAND2_X4)                                     0.02       0.16 f
  U7607/ZN (INV_X4)                                       0.02       0.18 r
  U7500/ZN (NAND2_X4)                                     0.02       0.20 f
  U7401/ZN (INV_X8)                                       0.02       0.21 r
  U5024/ZN (NAND2_X4)                                     0.02       0.24 f
  U7749/ZN (OAI222_X4)                                    0.10       0.33 r
  U8724/ZN (OAI21_X4)                                     0.03       0.36 f
  U7351/ZN (OAI211_X2)                                    0.06       0.43 r
  U7349/ZN (AOI21_X4)                                     0.03       0.46 f
  U5533/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5121/ZN (INV_X4)                                       0.03       0.55 r
  U5639/ZN (NAND2_X4)                                     0.02       0.57 f
  U5641/ZN (INV_X4)                                       0.02       0.59 r
  U5862/ZN (OAI21_X4)                                     0.02       0.61 f
  U5863/ZN (XNOR2_X2)                                     0.06       0.67 f
  U5858/ZN (NAND2_X4)                                     0.03       0.70 r
  U5855/ZN (NAND2_X2)                                     0.02       0.72 f
  U5991/ZN (OAI21_X2)                                     0.05       0.76 r
  U8847/ZN (XNOR2_X2)                                     0.07       0.84 r
  U8857/ZN (INV_X4)                                       0.02       0.86 f
  U7902/ZN (NAND2_X4)                                     0.03       0.89 r
  U8858/ZN (NAND3_X2)                                     0.03       0.92 f
  U8925/ZN (INV_X4)                                       0.02       0.94 r
  U7502/ZN (NOR2_X4)                                      0.02       0.95 f
  U6458/ZN (AOI22_X4)                                     0.04       1.00 r
  U8939/ZN (XNOR2_X2)                                     0.07       1.06 r
  U6194/ZN (NAND2_X4)                                     0.02       1.09 f
  U8044/ZN (OAI211_X4)                                    0.05       1.14 r
  U8098/ZN (NAND2_X4)                                     0.02       1.16 f
  U7886/ZN (OAI211_X4)                                    0.05       1.20 r
  U8990/ZN (XNOR2_X2)                                     0.07       1.27 r
  U7899/ZN (NAND2_X4)                                     0.02       1.30 f
  U4232/ZN (INV_X8)                                       0.02       1.31 r
  U8991/ZN (NOR2_X4)                                      0.01       1.33 f
  U6533/ZN (OAI21_X4)                                     0.04       1.36 r
  U6767/ZN (AND2_X2)                                      0.05       1.41 r
  U6765/ZN (XNOR2_X2)                                     0.07       1.48 r
  U6821/ZN (NAND2_X4)                                     0.02       1.50 f
  U6807/ZN (INV_X8)                                       0.02       1.52 r
  U9031/ZN (OAI21_X4)                                     0.02       1.54 f
  U9068/ZN (NAND3_X2)                                     0.04       1.59 r
  U7922/ZN (AOI21_X4)                                     0.02       1.61 f
  U7887/ZN (NOR2_X4)                                      0.03       1.64 r
  U7020/ZN (INV_X4)                                       0.01       1.65 f
  U7018/ZN (NAND2_X4)                                     0.02       1.67 r
  U7019/ZN (NAND2_X4)                                     0.02       1.70 f
  U8227/ZN (NAND2_X4)                                     0.02       1.72 r
  U8005/ZN (OAI21_X4)                                     0.03       1.75 f
  U6818/ZN (INV_X8)                                       0.02       1.77 r
  U9100/ZN (NAND3_X4)                                     0.03       1.79 f
  U7328/ZN (NAND2_X4)                                     0.02       1.82 r
  U4662/ZN (INV_X4)                                       0.02       1.84 f
  U9163/ZN (XNOR2_X2)                                     0.05       1.89 f
  U9164/Z (MUX2_X2)                                       0.12       2.01 f
  U8052/ZN (NAND2_X4)                                     0.03       2.05 r
  U8193/ZN (NAND3_X4)                                     0.03       2.08 f
  U8192/ZN (NAND2_X4)                                     0.03       2.10 r
  U8076/ZN (NAND2_X4)                                     0.02       2.12 f
  U6368/ZN (INV_X8)                                       0.02       2.14 r
  U9867/ZN (OAI21_X4)                                     0.02       2.16 f
  U8062/ZN (INV_X8)                                       0.02       2.18 r
  U8089/ZN (NAND2_X4)                                     0.02       2.20 f
  U7915/ZN (NAND2_X4)                                     0.03       2.22 r
  U7548/ZN (XNOR2_X2)                                     0.07       2.29 r
  U10526/ZN (AOI21_X4)                                    0.02       2.31 f
  U6308/ZN (NAND4_X1)                                     0.07       2.39 r
  ex_mem/product_in_q_reg[23]/D (DFFR_X1)                 0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[23]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_ex/busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[1]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[1]/QN (DFFR_X2)                    0.12       0.12 r
  U5600/ZN (INV_X4)                                       0.02       0.14 f
  U5599/ZN (INV_X4)                                       0.02       0.16 r
  U5598/ZN (NAND2_X4)                                     0.02       0.18 f
  U5594/ZN (INV_X8)                                       0.02       0.20 r
  U5597/ZN (NAND2_X4)                                     0.02       0.22 f
  U7553/ZN (INV_X8)                                       0.02       0.24 r
  U7779/ZN (NAND2_X4)                                     0.01       0.25 f
  U4239/ZN (NAND2_X2)                                     0.03       0.28 r
  U7173/ZN (INV_X4)                                       0.02       0.29 f
  U8730/ZN (AOI21_X4)                                     0.03       0.32 r
  U8731/ZN (OAI21_X4)                                     0.03       0.35 f
  U8732/ZN (OAI21_X4)                                     0.05       0.40 r
  U6338/ZN (INV_X16)                                      0.02       0.42 f
  U8283/ZN (NAND2_X4)                                     0.03       0.45 r
  U6830/ZN (INV_X8)                                       0.01       0.46 f
  U8236/ZN (NAND2_X4)                                     0.03       0.49 r
  U7996/ZN (INV_X8)                                       0.01       0.51 f
  U7997/ZN (INV_X16)                                      0.02       0.53 r
  U8213/ZN (NAND3_X2)                                     0.02       0.55 f
  U6922/ZN (INV_X8)                                       0.02       0.58 r
  U6156/ZN (NAND2_X4)                                     0.02       0.60 f
  U6361/ZN (NOR3_X4)                                      0.06       0.65 r
  U6313/ZN (NAND4_X2)                                     0.04       0.69 f
  U6494/ZN (NAND2_X4)                                     0.03       0.71 r
  U8770/ZN (OAI21_X4)                                     0.02       0.74 f
  U6104/ZN (XNOR2_X2)                                     0.06       0.80 f
  U7311/ZN (INV_X2)                                       0.03       0.83 r
  U5722/ZN (NAND3_X4)                                     0.03       0.86 f
  U5132/ZN (NAND2_X4)                                     0.04       0.91 r
  U4185/ZN (INV_X8)                                       0.01       0.92 f
  U5938/ZN (INV_X1)                                       0.04       0.96 r
  U4192/ZN (NOR2_X4)                                      0.02       0.98 f
  U5937/ZN (XNOR2_X2)                                     0.06       1.05 f
  U4197/ZN (NAND2_X4)                                     0.02       1.07 r
  U5898/ZN (NAND3_X2)                                     0.02       1.09 f
  U4198/ZN (NAND2_X2)                                     0.03       1.12 r
  U5894/ZN (OAI21_X4)                                     0.03       1.15 f
  U5582/ZN (XNOR2_X2)                                     0.07       1.22 f
  U5581/ZN (NOR2_X4)                                      0.05       1.26 r
  U6035/ZN (INV_X2)                                       0.02       1.28 f
  U5576/ZN (NAND2_X2)                                     0.04       1.32 r
  U6819/ZN (INV_X4)                                       0.01       1.33 f
  U6124/ZN (NAND2_X2)                                     0.03       1.35 r
  U7633/ZN (NAND2_X4)                                     0.02       1.38 f
  U5020/ZN (INV_X2)                                       0.02       1.40 r
  U6282/ZN (NAND2_X2)                                     0.02       1.42 f
  U7363/ZN (NAND2_X4)                                     0.03       1.44 r
  U4205/ZN (NAND2_X2)                                     0.02       1.47 f
  U8158/ZN (OAI211_X4)                                    0.05       1.52 r
  U9012/ZN (XNOR2_X2)                                     0.07       1.58 r
  U6094/ZN (INV_X4)                                       0.02       1.60 f
  U8226/ZN (NAND2_X4)                                     0.02       1.63 r
  U8225/ZN (NAND2_X4)                                     0.02       1.65 f
  U8223/ZN (NAND3_X2)                                     0.03       1.68 r
  U5089/ZN (OAI211_X2)                                    0.04       1.72 f
  U9054/ZN (OAI21_X4)                                     0.04       1.76 r
  U6881/ZN (NAND2_X2)                                     0.03       1.79 f
  U6321/ZN (NAND2_X2)                                     0.04       1.83 r
  U6402/ZN (NOR2_X4)                                      0.02       1.85 f
  U4153/ZN (NOR2_X4)                                      0.03       1.87 r
  U8110/ZN (NAND3_X2)                                     0.02       1.90 f
  U8222/ZN (NAND2_X4)                                     0.03       1.93 r
  U8221/ZN (NAND2_X4)                                     0.02       1.95 f
  U7822/ZN (NAND3_X2)                                     0.04       1.99 r
  U7259/ZN (NAND3_X4)                                     0.03       2.03 f
  U6868/ZN (NAND2_X2)                                     0.04       2.07 r
  U4245/ZN (NAND2_X4)                                     0.02       2.09 f
  U5163/ZN (OAI221_X2)                                    0.05       2.14 r
  U8198/ZN (NAND2_X4)                                     0.03       2.17 f
  U7549/ZN (INV_X4)                                       0.02       2.19 r
  U9888/ZN (OAI21_X4)                                     0.02       2.21 f
  U7421/ZN (OAI21_X2)                                     0.05       2.27 r
  U10519/ZN (XNOR2_X2)                                    0.07       2.33 r
  U8102/ZN (NAND2_X4)                                     0.02       2.35 f
  U10703/ZN (NAND2_X2)                                    0.03       2.38 r
  ex_mem/product_in_q_reg[26]/D (DFFR_X1)                 0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[26]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8440/ZN (OAI21_X4)                      0.04       2.03 r
  U4317/ZN (AOI22_X4)                      0.04       2.07 f
  U5067/ZN (INV_X4)                        0.02       2.09 r
  U6580/Z (XOR2_X2)                        0.07       2.16 r
  U8451/ZN (OAI221_X2)                     0.04       2.20 f
  U4994/ZN (XNOR2_X1)                      0.09       2.29 f
  U7229/ZN (NAND2_X1)                      0.05       2.34 r
  U4880/ZN (OAI21_X2)                      0.03       2.37 f
  if_id/incPC_q_reg[30]/D (DFFR_X1)        0.00       2.37 f
  data arrival time                                   2.37

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[30]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -2.37
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6939/ZN (NAND2_X4)                                     0.02       1.38 f
  U6709/ZN (INV_X8)                                       0.02       1.40 r
  U7055/ZN (NAND2_X4)                                     0.02       1.42 f
  U7862/ZN (NAND2_X4)                                     0.03       1.45 r
  U9026/ZN (INV_X4)                                       0.01       1.46 f
  U7740/ZN (NAND2_X4)                                     0.02       1.48 r
  U7856/ZN (NAND2_X4)                                     0.02       1.50 f
  U8063/ZN (INV_X8)                                       0.02       1.52 r
  U6496/ZN (INV_X1)                                       0.02       1.55 f
  U6129/ZN (AOI21_X4)                                     0.04       1.59 r
  U9072/ZN (XNOR2_X2)                                     0.07       1.66 r
  U7159/ZN (INV_X2)                                       0.02       1.67 f
  U9098/ZN (NAND2_X2)                                     0.04       1.71 r
  U6467/ZN (NAND2_X2)                                     0.02       1.73 f
  U9150/ZN (XNOR2_X2)                                     0.06       1.79 f
  U9151/ZN (INV_X4)                                       0.03       1.82 r
  U7853/ZN (OAI22_X4)                                     0.03       1.85 f
  U7763/ZN (NAND3_X2)                                     0.05       1.90 r
  U7119/ZN (OAI21_X4)                                     0.03       1.93 f
  U9152/ZN (OAI21_X4)                                     0.05       1.98 r
  U7249/ZN (INV_X1)                                       0.03       2.01 f
  U7767/ZN (OAI21_X1)                                     0.06       2.08 r
  U9488/ZN (INV_X4)                                       0.02       2.09 f
  U7943/ZN (OAI21_X1)                                     0.09       2.18 r
  U10407/ZN (XNOR2_X2)                                    0.07       2.26 r
  U10408/ZN (AOI21_X2)                                    0.02       2.28 f
  U10413/ZN (NAND3_X2)                                    0.04       2.33 r
  U10415/ZN (NAND2_X2)                                    0.02       2.34 f
  U10416/ZN (NAND2_X2)                                    0.03       2.38 r
  ex_mem/aluRes_q_reg[15]/D (DFFR_X1)                     0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[15]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_ex/busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[1]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[1]/QN (DFFR_X2)                    0.12       0.12 r
  U5600/ZN (INV_X4)                                       0.02       0.14 f
  U5599/ZN (INV_X4)                                       0.02       0.16 r
  U5598/ZN (NAND2_X4)                                     0.02       0.18 f
  U5594/ZN (INV_X8)                                       0.02       0.20 r
  U5597/ZN (NAND2_X4)                                     0.02       0.22 f
  U7553/ZN (INV_X8)                                       0.02       0.24 r
  U7779/ZN (NAND2_X4)                                     0.01       0.25 f
  U4239/ZN (NAND2_X2)                                     0.03       0.28 r
  U7173/ZN (INV_X4)                                       0.02       0.29 f
  U8730/ZN (AOI21_X4)                                     0.03       0.32 r
  U8731/ZN (OAI21_X4)                                     0.03       0.35 f
  U8732/ZN (OAI21_X4)                                     0.05       0.40 r
  U6338/ZN (INV_X16)                                      0.02       0.42 f
  U8283/ZN (NAND2_X4)                                     0.03       0.45 r
  U6830/ZN (INV_X8)                                       0.01       0.46 f
  U8236/ZN (NAND2_X4)                                     0.03       0.49 r
  U7996/ZN (INV_X8)                                       0.01       0.51 f
  U7997/ZN (INV_X16)                                      0.02       0.53 r
  U8213/ZN (NAND3_X2)                                     0.02       0.55 f
  U6922/ZN (INV_X8)                                       0.02       0.58 r
  U6156/ZN (NAND2_X4)                                     0.02       0.60 f
  U6361/ZN (NOR3_X4)                                      0.06       0.65 r
  U6313/ZN (NAND4_X2)                                     0.04       0.69 f
  U6494/ZN (NAND2_X4)                                     0.03       0.71 r
  U8770/ZN (OAI21_X4)                                     0.02       0.74 f
  U6104/ZN (XNOR2_X2)                                     0.06       0.80 f
  U7311/ZN (INV_X2)                                       0.03       0.83 r
  U5722/ZN (NAND3_X4)                                     0.03       0.86 f
  U5132/ZN (NAND2_X4)                                     0.04       0.91 r
  U4185/ZN (INV_X8)                                       0.01       0.92 f
  U5938/ZN (INV_X1)                                       0.04       0.96 r
  U4192/ZN (NOR2_X4)                                      0.02       0.98 f
  U5937/ZN (XNOR2_X2)                                     0.06       1.05 f
  U4197/ZN (NAND2_X4)                                     0.02       1.07 r
  U5898/ZN (NAND3_X2)                                     0.02       1.09 f
  U4198/ZN (NAND2_X2)                                     0.03       1.12 r
  U5894/ZN (OAI21_X4)                                     0.03       1.15 f
  U5582/ZN (XNOR2_X2)                                     0.07       1.22 f
  U5581/ZN (NOR2_X4)                                      0.05       1.26 r
  U6035/ZN (INV_X2)                                       0.02       1.28 f
  U5576/ZN (NAND2_X2)                                     0.04       1.32 r
  U6819/ZN (INV_X4)                                       0.01       1.33 f
  U6124/ZN (NAND2_X2)                                     0.03       1.35 r
  U7633/ZN (NAND2_X4)                                     0.02       1.38 f
  U5020/ZN (INV_X2)                                       0.02       1.40 r
  U6282/ZN (NAND2_X2)                                     0.02       1.42 f
  U7363/ZN (NAND2_X4)                                     0.03       1.44 r
  U4205/ZN (NAND2_X2)                                     0.02       1.47 f
  U8158/ZN (OAI211_X4)                                    0.05       1.52 r
  U9012/ZN (XNOR2_X2)                                     0.07       1.58 r
  U6094/ZN (INV_X4)                                       0.02       1.60 f
  U8226/ZN (NAND2_X4)                                     0.02       1.63 r
  U8225/ZN (NAND2_X4)                                     0.02       1.65 f
  U8223/ZN (NAND3_X2)                                     0.03       1.68 r
  U5087/ZN (INV_X1)                                       0.02       1.70 f
  U7738/ZN (INV_X2)                                       0.03       1.73 r
  U6549/ZN (NAND2_X4)                                     0.02       1.75 f
  U4154/ZN (OAI21_X4)                                     0.05       1.79 r
  U6946/ZN (INV_X4)                                       0.01       1.81 f
  U6944/ZN (NAND2_X4)                                     0.02       1.83 r
  U6945/ZN (NAND2_X4)                                     0.02       1.85 f
  U6306/ZN (NOR2_X2)                                      0.05       1.90 r
  U7086/ZN (INV_X4)                                       0.01       1.91 f
  U7115/ZN (NAND2_X2)                                     0.04       1.95 r
  U9051/ZN (INV_X4)                                       0.01       1.96 f
  U9102/ZN (AOI21_X2)                                     0.05       2.01 r
  U9103/ZN (XNOR2_X2)                                     0.03       2.04 f
  U9104/Z (MUX2_X2)                                       0.12       2.16 f
  U4738/ZN (OAI21_X2)                                     0.06       2.22 r
  U9185/ZN (XNOR2_X2)                                     0.07       2.29 r
  U9186/ZN (NAND2_X2)                                     0.02       2.31 f
  U9323/ZN (NAND4_X2)                                     0.05       2.36 r
  ex_mem/product_in_q_reg[21]/D (DFFR_X1)                 0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[21]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: id_ex/busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[1]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[1]/QN (DFFR_X2)                    0.12       0.12 r
  U5600/ZN (INV_X4)                                       0.02       0.14 f
  U5599/ZN (INV_X4)                                       0.02       0.16 r
  U5598/ZN (NAND2_X4)                                     0.02       0.18 f
  U5594/ZN (INV_X8)                                       0.02       0.20 r
  U5597/ZN (NAND2_X4)                                     0.02       0.22 f
  U7553/ZN (INV_X8)                                       0.02       0.24 r
  U7779/ZN (NAND2_X4)                                     0.01       0.25 f
  U4239/ZN (NAND2_X2)                                     0.03       0.28 r
  U7173/ZN (INV_X4)                                       0.02       0.29 f
  U8730/ZN (AOI21_X4)                                     0.03       0.32 r
  U8731/ZN (OAI21_X4)                                     0.03       0.35 f
  U8732/ZN (OAI21_X4)                                     0.05       0.40 r
  U6338/ZN (INV_X16)                                      0.02       0.42 f
  U8283/ZN (NAND2_X4)                                     0.03       0.45 r
  U6830/ZN (INV_X8)                                       0.01       0.46 f
  U8236/ZN (NAND2_X4)                                     0.03       0.49 r
  U7996/ZN (INV_X8)                                       0.01       0.51 f
  U7997/ZN (INV_X16)                                      0.02       0.53 r
  U8213/ZN (NAND3_X2)                                     0.02       0.55 f
  U6922/ZN (INV_X8)                                       0.02       0.58 r
  U6156/ZN (NAND2_X4)                                     0.02       0.60 f
  U6361/ZN (NOR3_X4)                                      0.06       0.65 r
  U6313/ZN (NAND4_X2)                                     0.04       0.69 f
  U6494/ZN (NAND2_X4)                                     0.03       0.71 r
  U8770/ZN (OAI21_X4)                                     0.02       0.74 f
  U6104/ZN (XNOR2_X2)                                     0.06       0.80 f
  U7311/ZN (INV_X2)                                       0.03       0.83 r
  U5722/ZN (NAND3_X4)                                     0.03       0.86 f
  U5132/ZN (NAND2_X4)                                     0.04       0.91 r
  U4185/ZN (INV_X8)                                       0.01       0.92 f
  U5938/ZN (INV_X1)                                       0.04       0.96 r
  U4192/ZN (NOR2_X4)                                      0.02       0.98 f
  U5937/ZN (XNOR2_X2)                                     0.06       1.05 f
  U4197/ZN (NAND2_X4)                                     0.02       1.07 r
  U5898/ZN (NAND3_X2)                                     0.02       1.09 f
  U4198/ZN (NAND2_X2)                                     0.03       1.12 r
  U5894/ZN (OAI21_X4)                                     0.03       1.15 f
  U5582/ZN (XNOR2_X2)                                     0.07       1.22 f
  U5581/ZN (NOR2_X4)                                      0.05       1.26 r
  U6035/ZN (INV_X2)                                       0.02       1.28 f
  U5576/ZN (NAND2_X2)                                     0.04       1.32 r
  U6819/ZN (INV_X4)                                       0.01       1.33 f
  U6124/ZN (NAND2_X2)                                     0.03       1.35 r
  U7633/ZN (NAND2_X4)                                     0.02       1.38 f
  U5020/ZN (INV_X2)                                       0.02       1.40 r
  U6282/ZN (NAND2_X2)                                     0.02       1.42 f
  U7363/ZN (NAND2_X4)                                     0.03       1.44 r
  U4205/ZN (NAND2_X2)                                     0.02       1.47 f
  U8158/ZN (OAI211_X4)                                    0.05       1.52 r
  U9012/ZN (XNOR2_X2)                                     0.07       1.58 r
  U6094/ZN (INV_X4)                                       0.02       1.60 f
  U8226/ZN (NAND2_X4)                                     0.02       1.63 r
  U8225/ZN (NAND2_X4)                                     0.02       1.65 f
  U8223/ZN (NAND3_X2)                                     0.03       1.68 r
  U5087/ZN (INV_X1)                                       0.02       1.70 f
  U7738/ZN (INV_X2)                                       0.03       1.73 r
  U6549/ZN (NAND2_X4)                                     0.02       1.75 f
  U4154/ZN (OAI21_X4)                                     0.05       1.79 r
  U6946/ZN (INV_X4)                                       0.01       1.81 f
  U6944/ZN (NAND2_X4)                                     0.02       1.83 r
  U6945/ZN (NAND2_X4)                                     0.02       1.85 f
  U6306/ZN (NOR2_X2)                                      0.05       1.90 r
  U7086/ZN (INV_X4)                                       0.01       1.91 f
  U7115/ZN (NAND2_X2)                                     0.04       1.95 r
  U9051/ZN (INV_X4)                                       0.01       1.96 f
  U9102/ZN (AOI21_X2)                                     0.05       2.01 r
  U9103/ZN (XNOR2_X2)                                     0.03       2.04 f
  U9104/Z (MUX2_X2)                                       0.12       2.16 f
  U4738/ZN (OAI21_X2)                                     0.06       2.22 r
  U10147/ZN (INV_X4)                                      0.01       2.24 f
  U10149/ZN (AOI21_X4)                                    0.03       2.27 r
  U7325/ZN (XNOR2_X2)                                     0.06       2.33 r
  U7814/ZN (OAI21_X2)                                     0.03       2.36 f
  ex_mem/product_in_q_reg[22]/D (DFFR_X1)                 0.00       2.36 f
  data arrival time                                                  2.36

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[22]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)                           0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)                           0.11       0.11 r
  U6076/ZN (INV_X4)                                       0.02       0.13 f
  U6077/ZN (INV_X8)                                       0.02       0.15 r
  U6081/ZN (NAND2_X4)                                     0.02       0.16 f
  U7607/ZN (INV_X4)                                       0.02       0.18 r
  U7500/ZN (NAND2_X4)                                     0.02       0.20 f
  U7401/ZN (INV_X8)                                       0.02       0.21 r
  U5024/ZN (NAND2_X4)                                     0.02       0.24 f
  U7749/ZN (OAI222_X4)                                    0.10       0.33 r
  U8724/ZN (OAI21_X4)                                     0.03       0.36 f
  U7351/ZN (OAI211_X2)                                    0.06       0.43 r
  U7349/ZN (AOI21_X4)                                     0.03       0.46 f
  U5533/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5121/ZN (INV_X4)                                       0.03       0.55 r
  U5639/ZN (NAND2_X4)                                     0.02       0.57 f
  U5641/ZN (INV_X4)                                       0.02       0.59 r
  U5862/ZN (OAI21_X4)                                     0.02       0.61 f
  U5863/ZN (XNOR2_X2)                                     0.06       0.67 f
  U5858/ZN (NAND2_X4)                                     0.03       0.70 r
  U5855/ZN (NAND2_X2)                                     0.02       0.72 f
  U5991/ZN (OAI21_X2)                                     0.05       0.76 r
  U8847/ZN (XNOR2_X2)                                     0.07       0.84 r
  U8857/ZN (INV_X4)                                       0.02       0.86 f
  U7902/ZN (NAND2_X4)                                     0.03       0.89 r
  U8858/ZN (NAND3_X2)                                     0.03       0.92 f
  U8925/ZN (INV_X4)                                       0.02       0.94 r
  U7502/ZN (NOR2_X4)                                      0.02       0.95 f
  U6458/ZN (AOI22_X4)                                     0.04       1.00 r
  U8939/ZN (XNOR2_X2)                                     0.07       1.06 r
  U6194/ZN (NAND2_X4)                                     0.02       1.09 f
  U8044/ZN (OAI211_X4)                                    0.05       1.14 r
  U8098/ZN (NAND2_X4)                                     0.02       1.16 f
  U7886/ZN (OAI211_X4)                                    0.05       1.20 r
  U8990/ZN (XNOR2_X2)                                     0.07       1.27 r
  U7899/ZN (NAND2_X4)                                     0.02       1.30 f
  U4232/ZN (INV_X8)                                       0.02       1.31 r
  U8991/ZN (NOR2_X4)                                      0.01       1.33 f
  U6533/ZN (OAI21_X4)                                     0.04       1.36 r
  U6767/ZN (AND2_X2)                                      0.05       1.41 r
  U6765/ZN (XNOR2_X2)                                     0.07       1.48 r
  U6821/ZN (NAND2_X4)                                     0.02       1.50 f
  U6807/ZN (INV_X8)                                       0.02       1.52 r
  U9031/ZN (OAI21_X4)                                     0.02       1.54 f
  U9068/ZN (NAND3_X2)                                     0.04       1.59 r
  U7922/ZN (AOI21_X4)                                     0.02       1.61 f
  U7887/ZN (NOR2_X4)                                      0.03       1.64 r
  U7020/ZN (INV_X4)                                       0.01       1.65 f
  U7018/ZN (NAND2_X4)                                     0.02       1.67 r
  U7019/ZN (NAND2_X4)                                     0.02       1.70 f
  U8227/ZN (NAND2_X4)                                     0.02       1.72 r
  U8005/ZN (OAI21_X4)                                     0.03       1.75 f
  U6818/ZN (INV_X8)                                       0.02       1.77 r
  U9100/ZN (NAND3_X4)                                     0.03       1.79 f
  U7328/ZN (NAND2_X4)                                     0.02       1.82 r
  U4662/ZN (INV_X4)                                       0.02       1.84 f
  U9163/ZN (XNOR2_X2)                                     0.05       1.89 f
  U9164/Z (MUX2_X2)                                       0.12       2.01 f
  U8052/ZN (NAND2_X4)                                     0.03       2.05 r
  U8193/ZN (NAND3_X4)                                     0.03       2.08 f
  U4985/ZN (NAND2_X4)                                     0.03       2.11 r
  U5106/ZN (INV_X2)                                       0.02       2.13 f
  U4272/ZN (OAI21_X4)                                     0.04       2.17 r
  U4271/ZN (AOI21_X4)                                     0.02       2.19 f
  U4363/ZN (OAI21_X2)                                     0.04       2.23 r
  U10349/ZN (XNOR2_X2)                                    0.07       2.30 r
  U6387/ZN (NAND2_X4)                                     0.02       2.32 f
  U4170/ZN (NAND4_X2)                                     0.04       2.36 r
  ex_mem/product_in_q_reg[20]/D (DFFR_X1)                 0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[20]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6939/ZN (NAND2_X4)                                     0.02       1.38 f
  U6709/ZN (INV_X8)                                       0.02       1.40 r
  U7055/ZN (NAND2_X4)                                     0.02       1.42 f
  U7862/ZN (NAND2_X4)                                     0.03       1.45 r
  U9026/ZN (INV_X4)                                       0.01       1.46 f
  U7740/ZN (NAND2_X4)                                     0.02       1.48 r
  U7856/ZN (NAND2_X4)                                     0.02       1.50 f
  U8063/ZN (INV_X8)                                       0.02       1.52 r
  U6496/ZN (INV_X1)                                       0.02       1.55 f
  U6129/ZN (AOI21_X4)                                     0.04       1.59 r
  U9072/ZN (XNOR2_X2)                                     0.07       1.66 r
  U7159/ZN (INV_X2)                                       0.02       1.67 f
  U9098/ZN (NAND2_X2)                                     0.04       1.71 r
  U6467/ZN (NAND2_X2)                                     0.02       1.73 f
  U9150/ZN (XNOR2_X2)                                     0.06       1.79 f
  U9151/ZN (INV_X4)                                       0.03       1.82 r
  U7853/ZN (OAI22_X4)                                     0.03       1.85 f
  U7763/ZN (NAND3_X2)                                     0.05       1.90 r
  U7119/ZN (OAI21_X4)                                     0.03       1.93 f
  U9152/ZN (OAI21_X4)                                     0.05       1.98 r
  U7249/ZN (INV_X1)                                       0.03       2.01 f
  U7767/ZN (OAI21_X1)                                     0.06       2.08 r
  U9488/ZN (INV_X4)                                       0.02       2.09 f
  U7943/ZN (OAI21_X1)                                     0.09       2.18 r
  U10399/ZN (INV_X4)                                      0.02       2.20 f
  U10400/ZN (OAI21_X4)                                    0.03       2.23 r
  U10401/ZN (XNOR2_X2)                                    0.07       2.30 r
  U10402/ZN (AOI21_X4)                                    0.03       2.33 f
  U10403/ZN (NAND3_X4)                                    0.03       2.36 r
  ex_mem/product_in_q_reg[16]/D (DFFR_X1)                 0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[16]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U6398/ZN (INV_X4)                                       0.01       1.01 f
  U8928/ZN (NAND2_X2)                                     0.03       1.04 r
  U8973/ZN (NAND2_X2)                                     0.02       1.06 f
  U8974/ZN (XNOR2_X2)                                     0.06       1.13 f
  U8975/ZN (INV_X4)                                       0.02       1.15 r
  U7739/ZN (NAND2_X4)                                     0.02       1.17 f
  U5088/ZN (NAND2_X4)                                     0.03       1.19 r
  U4146/Z (XOR2_X2)                                       0.08       1.27 r
  U5433/ZN (NAND2_X2)                                     0.03       1.30 f
  U5434/ZN (INV_X4)                                       0.02       1.33 r
  U7235/ZN (NAND2_X4)                                     0.02       1.34 f
  U6939/ZN (NAND2_X4)                                     0.03       1.37 r
  U6709/ZN (INV_X8)                                       0.01       1.38 f
  U9025/ZN (OAI21_X4)                                     0.03       1.42 r
  U7862/ZN (NAND2_X4)                                     0.02       1.44 f
  U9026/ZN (INV_X4)                                       0.02       1.45 r
  U7740/ZN (NAND2_X4)                                     0.02       1.47 f
  U7856/ZN (NAND2_X4)                                     0.03       1.50 r
  U8063/ZN (INV_X8)                                       0.01       1.51 f
  U9031/ZN (OAI21_X4)                                     0.03       1.55 r
  U9034/ZN (NAND3_X2)                                     0.02       1.57 f
  U7928/ZN (NAND2_X4)                                     0.03       1.60 r
  U7927/ZN (NAND3_X4)                                     0.03       1.63 f
  U7656/ZN (NAND2_X4)                                     0.03       1.65 r
  U7509/ZN (NAND2_X4)                                     0.02       1.67 f
  U6141/ZN (INV_X8)                                       0.02       1.70 r
  U6845/ZN (NOR2_X4)                                      0.01       1.71 f
  U7446/ZN (OAI21_X4)                                     0.05       1.76 r
  U6411/ZN (INV_X4)                                       0.01       1.77 f
  U6644/ZN (NAND2_X4)                                     0.02       1.79 r
  U6645/ZN (NAND2_X4)                                     0.02       1.81 f
  U6120/ZN (INV_X4)                                       0.01       1.83 r
  U6311/ZN (NAND2_X1)                                     0.02       1.85 f
  U9115/ZN (NAND2_X2)                                     0.04       1.89 r
  U9620/ZN (INV_X4)                                       0.02       1.91 f
  U4653/ZN (AOI21_X2)                                     0.04       1.95 r
  U9621/ZN (NAND2_X2)                                     0.02       1.97 f
  U4983/ZN (XNOR2_X2)                                     0.06       2.03 f
  U9622/Z (MUX2_X2)                                       0.12       2.16 f
  U9623/ZN (OAI21_X4)                                     0.04       2.20 r
  U9624/ZN (INV_X4)                                       0.01       2.21 f
  U6181/ZN (XNOR2_X1)                                     0.06       2.27 r
  U9625/ZN (NAND2_X2)                                     0.02       2.30 f
  U9646/ZN (NAND4_X2)                                     0.05       2.35 r
  ex_mem/product_in_q_reg[19]/D (DFFR_X1)                 0.00       2.35 r
  data arrival time                                                  2.35

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[19]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U5024/ZN (NAND2_X4)                      0.02       0.24 f
  U7749/ZN (OAI222_X4)                     0.10       0.33 r
  U8724/ZN (OAI21_X4)                      0.03       0.36 f
  U7351/ZN (OAI211_X2)                     0.06       0.43 r
  U7349/ZN (AOI21_X4)                      0.03       0.46 f
  U5533/ZN (XNOR2_X2)                      0.07       0.52 f
  U5121/ZN (INV_X4)                        0.03       0.55 r
  U5639/ZN (NAND2_X4)                      0.02       0.57 f
  U5641/ZN (INV_X4)                        0.02       0.59 r
  U5862/ZN (OAI21_X4)                      0.02       0.61 f
  U5863/ZN (XNOR2_X2)                      0.06       0.67 f
  U5858/ZN (NAND2_X4)                      0.03       0.70 r
  U5855/ZN (NAND2_X2)                      0.02       0.72 f
  U5991/ZN (OAI21_X2)                      0.05       0.76 r
  U8847/ZN (XNOR2_X2)                      0.07       0.84 r
  U8857/ZN (INV_X4)                        0.02       0.86 f
  U7902/ZN (NAND2_X4)                      0.03       0.89 r
  U8858/ZN (NAND3_X2)                      0.03       0.92 f
  U8925/ZN (INV_X4)                        0.02       0.94 r
  U7502/ZN (NOR2_X4)                       0.02       0.95 f
  U6458/ZN (AOI22_X4)                      0.04       1.00 r
  U8939/ZN (XNOR2_X2)                      0.07       1.06 r
  U6194/ZN (NAND2_X4)                      0.02       1.09 f
  U8044/ZN (OAI211_X4)                     0.05       1.14 r
  U8098/ZN (NAND2_X4)                      0.02       1.16 f
  U7886/ZN (OAI211_X4)                     0.05       1.20 r
  U8990/ZN (XNOR2_X2)                      0.07       1.27 r
  U7899/ZN (NAND2_X4)                      0.02       1.30 f
  U4232/ZN (INV_X8)                        0.02       1.31 r
  U8991/ZN (NOR2_X4)                       0.01       1.33 f
  U6533/ZN (OAI21_X4)                      0.04       1.36 r
  U6767/ZN (AND2_X2)                       0.05       1.41 r
  U6765/ZN (XNOR2_X2)                      0.07       1.48 r
  U6821/ZN (NAND2_X4)                      0.02       1.50 f
  U6807/ZN (INV_X8)                        0.02       1.52 r
  U9031/ZN (OAI21_X4)                      0.02       1.54 f
  U9068/ZN (NAND3_X2)                      0.04       1.59 r
  U7922/ZN (AOI21_X4)                      0.02       1.61 f
  U7887/ZN (NOR2_X4)                       0.03       1.64 r
  U7020/ZN (INV_X4)                        0.01       1.65 f
  U7018/ZN (NAND2_X4)                      0.02       1.67 r
  U7019/ZN (NAND2_X4)                      0.02       1.70 f
  U8227/ZN (NAND2_X4)                      0.02       1.72 r
  U8005/ZN (OAI21_X4)                      0.03       1.75 f
  U6818/ZN (INV_X8)                        0.02       1.77 r
  U9100/ZN (NAND3_X4)                      0.03       1.79 f
  U7328/ZN (NAND2_X4)                      0.02       1.82 r
  U4662/ZN (INV_X4)                        0.02       1.84 f
  U9163/ZN (XNOR2_X2)                      0.05       1.89 f
  U9164/Z (MUX2_X2)                        0.12       2.01 f
  U8052/ZN (NAND2_X4)                      0.03       2.05 r
  U8193/ZN (NAND3_X4)                      0.03       2.08 f
  U4985/ZN (NAND2_X4)                      0.03       2.11 r
  U5106/ZN (INV_X2)                        0.02       2.13 f
  U4272/ZN (OAI21_X4)                      0.04       2.17 r
  U6370/ZN (INV_X2)                        0.02       2.19 f
  U9929/ZN (XNOR2_X2)                      0.06       2.24 f
  U9930/ZN (NAND2_X2)                      0.03       2.27 r
  U9939/ZN (NAND4_X2)                      0.03       2.30 f
  U9941/ZN (NAND2_X2)                      0.03       2.33 r
  U9942/ZN (NAND2_X2)                      0.02       2.35 f
  ex_mem/aluRes_q_reg[18]/D (DFFR_X1)      0.00       2.35 f
  data arrival time                                   2.35

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ex_mem/aluRes_q_reg[18]/CK (DFFR_X1)     0.00       2.47 r
  library setup time                      -0.06       2.41
  data required time                                  2.41
  -----------------------------------------------------------
  data required time                                  2.41
  data arrival time                                  -2.35
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: mem_wb/memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       0.00 r
  mem_wb/memRd_q_reg/QN (DFF_X2)           0.11       0.11 r
  U6079/ZN (INV_X4)                        0.02       0.13 f
  U6081/ZN (NAND2_X4)                      0.03       0.17 r
  U7607/ZN (INV_X4)                        0.01       0.18 f
  U7500/ZN (NAND2_X4)                      0.02       0.20 r
  U7401/ZN (INV_X8)                        0.01       0.21 f
  U8277/ZN (NAND2_X4)                      0.02       0.24 r
  U7898/ZN (INV_X8)                        0.02       0.25 f
  U8276/ZN (INV_X32)                       0.02       0.28 r
  U6231/ZN (INV_X8)                        0.02       0.29 f
  U7617/ZN (NAND2_X4)                      0.03       0.32 r
  U5443/ZN (INV_X4)                        0.02       0.33 f
  U6466/ZN (NAND2_X2)                      0.03       0.37 r
  U6339/ZN (OAI21_X4)                      0.03       0.40 f
  U8619/ZN (NOR2_X4)                       0.04       0.43 r
  U8620/ZN (XNOR2_X2)                      0.07       0.50 r
  U8626/ZN (INV_X4)                        0.02       0.52 f
  U6614/ZN (XNOR2_X2)                      0.06       0.58 f
  U8628/ZN (NAND2_X2)                      0.03       0.61 r
  U9655/ZN (NAND2_X2)                      0.02       0.63 f
  U4720/ZN (AOI21_X2)                      0.05       0.68 r
  U8661/ZN (AOI21_X4)                      0.03       0.71 f
  U8019/ZN (OAI22_X4)                      0.06       0.76 r
  U7255/ZN (AOI22_X4)                      0.03       0.79 f
  U8016/ZN (OAI22_X4)                      0.06       0.85 r
  U7471/ZN (NAND2_X4)                      0.02       0.87 f
  U8676/ZN (INV_X4)                        0.02       0.89 r
  U8677/ZN (NOR2_X4)                       0.01       0.91 f
  U8021/ZN (OAI22_X4)                      0.05       0.96 r
  U7470/ZN (NAND3_X2)                      0.03       0.99 f
  U4244/ZN (NAND2_X4)                      0.04       1.03 r
  U8020/ZN (AOI22_X4)                      0.02       1.05 f
  U6236/ZN (OAI22_X4)                      0.06       1.11 r
  U8684/ZN (NAND3_X2)                      0.03       1.14 f
  U6760/ZN (NAND2_X4)                      0.04       1.18 r
  U8017/ZN (AOI22_X4)                      0.03       1.20 f
  U4988/ZN (OAI22_X4)                      0.06       1.26 r
  U7593/ZN (AOI22_X4)                      0.03       1.29 f
  U8018/ZN (OAI22_X4)                      0.07       1.36 r
  U7254/ZN (AOI22_X4)                      0.03       1.39 f
  U7594/ZN (OAI22_X4)                      0.06       1.45 r
  U7469/ZN (NAND2_X4)                      0.02       1.47 f
  U9905/ZN (OAI21_X4)                      0.04       1.51 r
  U7067/ZN (NAND2_X4)                      0.02       1.54 f
  U9906/ZN (INV_X4)                        0.02       1.56 r
  U9914/ZN (NOR2_X4)                       0.01       1.57 f
  U9922/ZN (OAI21_X4)                      0.04       1.61 r
  U7218/ZN (NAND2_X4)                      0.02       1.63 f
  U10092/ZN (OAI21_X4)                     0.04       1.67 r
  U6776/ZN (NAND2_X4)                      0.02       1.69 f
  U6639/ZN (NAND2_X4)                      0.03       1.72 r
  U4978/ZN (AOI21_X4)                      0.02       1.74 f
  U10573/ZN (OAI21_X4)                     0.03       1.77 r
  U10574/ZN (XNOR2_X2)                     0.07       1.84 r
  U8015/ZN (NAND2_X4)                      0.02       1.87 f
  U10619/ZN (INV_X4)                       0.02       1.89 r
  U10620/Z (MUX2_X2)                       0.14       2.03 f
  U10622/Z (MUX2_X2)                       0.10       2.13 f
  U7592/ZN (NAND3_X2)                      0.04       2.16 r
  U10624/Z (MUX2_X2)                       0.06       2.23 r
  U10632/ZN (NAND3_X4)                     0.03       2.25 f
  U10634/ZN (AOI22_X2)                     0.05       2.31 r
  U4938/ZN (NAND3_X2)                      0.03       2.34 f
  ex_mem/aluRes_q_reg[0]/D (DFFR_X1)       0.00       2.34 f
  data arrival time                                   2.34

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ex_mem/aluRes_q_reg[0]/CK (DFFR_X1)      0.00       2.47 r
  library setup time                      -0.06       2.41
  data required time                                  2.41
  -----------------------------------------------------------
  data required time                                  2.41
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U4257/ZN (INV_X8)                        0.01       1.90 f
  U4318/ZN (OAI22_X4)                      0.06       1.97 r
  U8257/ZN (NAND2_X4)                      0.02       1.99 f
  U8440/ZN (OAI21_X4)                      0.04       2.03 r
  U4247/ZN (INV_X2)                        0.02       2.05 f
  U8446/ZN (XNOR2_X2)                      0.06       2.11 f
  U8449/ZN (OAI211_X2)                     0.07       2.17 r
  U4252/ZN (NAND2_X4)                      0.03       2.20 f
  U4251/ZN (OAI21_X1)                      0.08       2.28 r
  U9604/ZN (OAI22_X2)                      0.04       2.32 f
  if_id/incPC_q_reg[29]/D (DFFR_X1)        0.00       2.32 f
  data arrival time                                   2.32

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[29]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -2.32
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6939/ZN (NAND2_X4)                                     0.02       1.38 f
  U6709/ZN (INV_X8)                                       0.02       1.40 r
  U7055/ZN (NAND2_X4)                                     0.02       1.42 f
  U7862/ZN (NAND2_X4)                                     0.03       1.45 r
  U9026/ZN (INV_X4)                                       0.01       1.46 f
  U7740/ZN (NAND2_X4)                                     0.02       1.48 r
  U7856/ZN (NAND2_X4)                                     0.02       1.50 f
  U8063/ZN (INV_X8)                                       0.02       1.52 r
  U6496/ZN (INV_X1)                                       0.02       1.55 f
  U6129/ZN (AOI21_X4)                                     0.04       1.59 r
  U9072/ZN (XNOR2_X2)                                     0.07       1.66 r
  U7159/ZN (INV_X2)                                       0.02       1.67 f
  U9098/ZN (NAND2_X2)                                     0.04       1.71 r
  U6467/ZN (NAND2_X2)                                     0.02       1.73 f
  U9150/ZN (XNOR2_X2)                                     0.06       1.79 f
  U9151/ZN (INV_X4)                                       0.03       1.82 r
  U7853/ZN (OAI22_X4)                                     0.03       1.85 f
  U7763/ZN (NAND3_X2)                                     0.05       1.90 r
  U7119/ZN (OAI21_X4)                                     0.03       1.93 f
  U9152/ZN (OAI21_X4)                                     0.05       1.98 r
  U7249/ZN (INV_X1)                                       0.03       2.01 f
  U7767/ZN (OAI21_X1)                                     0.06       2.08 r
  U9488/ZN (INV_X4)                                       0.02       2.09 f
  U7943/ZN (OAI21_X1)                                     0.09       2.18 r
  U10407/ZN (XNOR2_X2)                                    0.07       2.26 r
  U10408/ZN (AOI21_X2)                                    0.02       2.28 f
  U10413/ZN (NAND3_X2)                                    0.04       2.33 r
  ex_mem/product_in_q_reg[15]/D (DFFR_X1)                 0.00       2.33 r
  data arrival time                                                  2.33

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[15]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)            0.11       0.11 r
  U6076/ZN (INV_X4)                        0.02       0.13 f
  U6077/ZN (INV_X8)                        0.02       0.15 r
  U6081/ZN (NAND2_X4)                      0.02       0.16 f
  U7607/ZN (INV_X4)                        0.02       0.18 r
  U7500/ZN (NAND2_X4)                      0.02       0.20 f
  U7401/ZN (INV_X8)                        0.02       0.21 r
  U5024/ZN (NAND2_X4)                      0.02       0.24 f
  U7749/ZN (OAI222_X4)                     0.10       0.33 r
  U8724/ZN (OAI21_X4)                      0.03       0.36 f
  U7351/ZN (OAI211_X2)                     0.06       0.43 r
  U7349/ZN (AOI21_X4)                      0.03       0.46 f
  U5533/ZN (XNOR2_X2)                      0.07       0.52 f
  U5121/ZN (INV_X4)                        0.03       0.55 r
  U5639/ZN (NAND2_X4)                      0.02       0.57 f
  U5641/ZN (INV_X4)                        0.02       0.59 r
  U5862/ZN (OAI21_X4)                      0.02       0.61 f
  U5863/ZN (XNOR2_X2)                      0.06       0.67 f
  U5858/ZN (NAND2_X4)                      0.03       0.70 r
  U5855/ZN (NAND2_X2)                      0.02       0.72 f
  U5991/ZN (OAI21_X2)                      0.05       0.76 r
  U8847/ZN (XNOR2_X2)                      0.07       0.84 r
  U8857/ZN (INV_X4)                        0.02       0.86 f
  U7902/ZN (NAND2_X4)                      0.03       0.89 r
  U8858/ZN (NAND3_X2)                      0.03       0.92 f
  U8925/ZN (INV_X4)                        0.02       0.94 r
  U7502/ZN (NOR2_X4)                       0.02       0.95 f
  U6458/ZN (AOI22_X4)                      0.04       1.00 r
  U8939/ZN (XNOR2_X2)                      0.07       1.06 r
  U6194/ZN (NAND2_X4)                      0.02       1.09 f
  U8044/ZN (OAI211_X4)                     0.05       1.14 r
  U8098/ZN (NAND2_X4)                      0.02       1.16 f
  U7886/ZN (OAI211_X4)                     0.05       1.20 r
  U8990/ZN (XNOR2_X2)                      0.07       1.27 r
  U7899/ZN (NAND2_X4)                      0.02       1.30 f
  U4232/ZN (INV_X8)                        0.02       1.31 r
  U8991/ZN (NOR2_X4)                       0.01       1.33 f
  U6533/ZN (OAI21_X4)                      0.04       1.36 r
  U6767/ZN (AND2_X2)                       0.05       1.41 r
  U6765/ZN (XNOR2_X2)                      0.07       1.48 r
  U6821/ZN (NAND2_X4)                      0.02       1.50 f
  U6807/ZN (INV_X8)                        0.02       1.52 r
  U9031/ZN (OAI21_X4)                      0.02       1.54 f
  U9068/ZN (NAND3_X2)                      0.04       1.59 r
  U7922/ZN (AOI21_X4)                      0.02       1.61 f
  U7887/ZN (NOR2_X4)                       0.03       1.64 r
  U7020/ZN (INV_X4)                        0.01       1.65 f
  U7018/ZN (NAND2_X4)                      0.02       1.67 r
  U7019/ZN (NAND2_X4)                      0.02       1.70 f
  U8227/ZN (NAND2_X4)                      0.02       1.72 r
  U8005/ZN (OAI21_X4)                      0.03       1.75 f
  U6818/ZN (INV_X8)                        0.02       1.77 r
  U9100/ZN (NAND3_X4)                      0.03       1.79 f
  U7328/ZN (NAND2_X4)                      0.02       1.82 r
  U4662/ZN (INV_X4)                        0.02       1.84 f
  U9163/ZN (XNOR2_X2)                      0.05       1.89 f
  U9164/Z (MUX2_X2)                        0.12       2.01 f
  U8052/ZN (NAND2_X4)                      0.03       2.05 r
  U8193/ZN (NAND3_X4)                      0.03       2.08 f
  U4985/ZN (NAND2_X4)                      0.03       2.11 r
  U7942/ZN (XNOR2_X1)                      0.08       2.18 r
  U10119/ZN (NAND2_X2)                     0.02       2.21 f
  U10126/ZN (NAND4_X2)                     0.05       2.26 r
  U10128/ZN (NAND2_X2)                     0.02       2.28 f
  U10129/ZN (NAND2_X2)                     0.03       2.31 r
  ex_mem/aluRes_q_reg[17]/D (DFFR_X1)      0.00       2.31 r
  data arrival time                                   2.31

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ex_mem/aluRes_q_reg[17]/CK (DFFR_X1)     0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)                           0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)                           0.11       0.11 r
  U6076/ZN (INV_X4)                                       0.02       0.13 f
  U6077/ZN (INV_X8)                                       0.02       0.15 r
  U6081/ZN (NAND2_X4)                                     0.02       0.16 f
  U7607/ZN (INV_X4)                                       0.02       0.18 r
  U7500/ZN (NAND2_X4)                                     0.02       0.20 f
  U7401/ZN (INV_X8)                                       0.02       0.21 r
  U5024/ZN (NAND2_X4)                                     0.02       0.24 f
  U7749/ZN (OAI222_X4)                                    0.10       0.33 r
  U8724/ZN (OAI21_X4)                                     0.03       0.36 f
  U7351/ZN (OAI211_X2)                                    0.06       0.43 r
  U7349/ZN (AOI21_X4)                                     0.03       0.46 f
  U5533/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5121/ZN (INV_X4)                                       0.03       0.55 r
  U5639/ZN (NAND2_X4)                                     0.02       0.57 f
  U5641/ZN (INV_X4)                                       0.02       0.59 r
  U5862/ZN (OAI21_X4)                                     0.02       0.61 f
  U5863/ZN (XNOR2_X2)                                     0.06       0.67 f
  U5858/ZN (NAND2_X4)                                     0.03       0.70 r
  U5855/ZN (NAND2_X2)                                     0.02       0.72 f
  U5991/ZN (OAI21_X2)                                     0.05       0.76 r
  U8847/ZN (XNOR2_X2)                                     0.07       0.84 r
  U8857/ZN (INV_X4)                                       0.02       0.86 f
  U7902/ZN (NAND2_X4)                                     0.03       0.89 r
  U8858/ZN (NAND3_X2)                                     0.03       0.92 f
  U8925/ZN (INV_X4)                                       0.02       0.94 r
  U7502/ZN (NOR2_X4)                                      0.02       0.95 f
  U6458/ZN (AOI22_X4)                                     0.04       1.00 r
  U8939/ZN (XNOR2_X2)                                     0.07       1.06 r
  U6194/ZN (NAND2_X4)                                     0.02       1.09 f
  U8044/ZN (OAI211_X4)                                    0.05       1.14 r
  U8098/ZN (NAND2_X4)                                     0.02       1.16 f
  U7886/ZN (OAI211_X4)                                    0.05       1.20 r
  U8990/ZN (XNOR2_X2)                                     0.07       1.27 r
  U7899/ZN (NAND2_X4)                                     0.02       1.30 f
  U4232/ZN (INV_X8)                                       0.02       1.31 r
  U8991/ZN (NOR2_X4)                                      0.01       1.33 f
  U6533/ZN (OAI21_X4)                                     0.04       1.36 r
  U6767/ZN (AND2_X2)                                      0.05       1.41 r
  U6765/ZN (XNOR2_X2)                                     0.07       1.48 r
  U6821/ZN (NAND2_X4)                                     0.02       1.50 f
  U6807/ZN (INV_X8)                                       0.02       1.52 r
  U9031/ZN (OAI21_X4)                                     0.02       1.54 f
  U9068/ZN (NAND3_X2)                                     0.04       1.59 r
  U7922/ZN (AOI21_X4)                                     0.02       1.61 f
  U7887/ZN (NOR2_X4)                                      0.03       1.64 r
  U7020/ZN (INV_X4)                                       0.01       1.65 f
  U7018/ZN (NAND2_X4)                                     0.02       1.67 r
  U7019/ZN (NAND2_X4)                                     0.02       1.70 f
  U8227/ZN (NAND2_X4)                                     0.02       1.72 r
  U8005/ZN (OAI21_X4)                                     0.03       1.75 f
  U6818/ZN (INV_X8)                                       0.02       1.77 r
  U9100/ZN (NAND3_X4)                                     0.03       1.79 f
  U7328/ZN (NAND2_X4)                                     0.02       1.82 r
  U4662/ZN (INV_X4)                                       0.02       1.84 f
  U9163/ZN (XNOR2_X2)                                     0.05       1.89 f
  U9164/Z (MUX2_X2)                                       0.12       2.01 f
  U8052/ZN (NAND2_X4)                                     0.03       2.05 r
  U8193/ZN (NAND3_X4)                                     0.03       2.08 f
  U4985/ZN (NAND2_X4)                                     0.03       2.11 r
  U5106/ZN (INV_X2)                                       0.02       2.13 f
  U4272/ZN (OAI21_X4)                                     0.04       2.17 r
  U6370/ZN (INV_X2)                                       0.02       2.19 f
  U9929/ZN (XNOR2_X2)                                     0.06       2.24 f
  U9930/ZN (NAND2_X2)                                     0.03       2.27 r
  U9939/ZN (NAND4_X2)                                     0.03       2.30 f
  ex_mem/product_in_q_reg[18]/D (DFFR_X1)                 0.00       2.30 f
  data arrival time                                                  2.30

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[18]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U6655/Z (XOR2_X1)                        0.10       1.99 r
  U8417/ZN (OAI221_X2)                     0.04       2.03 f
  U8419/ZN (NAND2_X2)                      0.06       2.10 r
  U8460/ZN (INV_X4)                        0.02       2.11 f
  U4788/ZN (OAI21_X2)                      0.06       2.17 r
  U8461/ZN (INV_X4)                        0.01       2.18 f
  U8462/Z (MUX2_X2)                        0.11       2.29 f
  ifetch/dffa/q_reg[28]/D (DFFRS_X2)       0.00       2.29 f
  data arrival time                                   2.29

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[28]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.29
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: mem_wb/link_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/link_q_reg/CK (DFF_X2)                           0.00       0.00 r
  mem_wb/link_q_reg/QN (DFF_X2)                           0.11       0.11 r
  U6076/ZN (INV_X4)                                       0.02       0.13 f
  U6077/ZN (INV_X8)                                       0.02       0.15 r
  U6081/ZN (NAND2_X4)                                     0.02       0.16 f
  U7607/ZN (INV_X4)                                       0.02       0.18 r
  U7500/ZN (NAND2_X4)                                     0.02       0.20 f
  U7401/ZN (INV_X8)                                       0.02       0.21 r
  U5024/ZN (NAND2_X4)                                     0.02       0.24 f
  U7749/ZN (OAI222_X4)                                    0.10       0.33 r
  U8724/ZN (OAI21_X4)                                     0.03       0.36 f
  U7351/ZN (OAI211_X2)                                    0.06       0.43 r
  U7349/ZN (AOI21_X4)                                     0.03       0.46 f
  U5533/ZN (XNOR2_X2)                                     0.07       0.52 f
  U5121/ZN (INV_X4)                                       0.03       0.55 r
  U5639/ZN (NAND2_X4)                                     0.02       0.57 f
  U5641/ZN (INV_X4)                                       0.02       0.59 r
  U5862/ZN (OAI21_X4)                                     0.02       0.61 f
  U5863/ZN (XNOR2_X2)                                     0.06       0.67 f
  U5858/ZN (NAND2_X4)                                     0.03       0.70 r
  U5855/ZN (NAND2_X2)                                     0.02       0.72 f
  U5991/ZN (OAI21_X2)                                     0.05       0.76 r
  U8847/ZN (XNOR2_X2)                                     0.07       0.84 r
  U8857/ZN (INV_X4)                                       0.02       0.86 f
  U7902/ZN (NAND2_X4)                                     0.03       0.89 r
  U8858/ZN (NAND3_X2)                                     0.03       0.92 f
  U8925/ZN (INV_X4)                                       0.02       0.94 r
  U7502/ZN (NOR2_X4)                                      0.02       0.95 f
  U6458/ZN (AOI22_X4)                                     0.04       1.00 r
  U8939/ZN (XNOR2_X2)                                     0.07       1.06 r
  U6194/ZN (NAND2_X4)                                     0.02       1.09 f
  U8044/ZN (OAI211_X4)                                    0.05       1.14 r
  U8098/ZN (NAND2_X4)                                     0.02       1.16 f
  U7886/ZN (OAI211_X4)                                    0.05       1.20 r
  U8990/ZN (XNOR2_X2)                                     0.07       1.27 r
  U7899/ZN (NAND2_X4)                                     0.02       1.30 f
  U4232/ZN (INV_X8)                                       0.02       1.31 r
  U8991/ZN (NOR2_X4)                                      0.01       1.33 f
  U6533/ZN (OAI21_X4)                                     0.04       1.36 r
  U6767/ZN (AND2_X2)                                      0.05       1.41 r
  U6765/ZN (XNOR2_X2)                                     0.07       1.48 r
  U6821/ZN (NAND2_X4)                                     0.02       1.50 f
  U6807/ZN (INV_X8)                                       0.02       1.52 r
  U9031/ZN (OAI21_X4)                                     0.02       1.54 f
  U9068/ZN (NAND3_X2)                                     0.04       1.59 r
  U7922/ZN (AOI21_X4)                                     0.02       1.61 f
  U7887/ZN (NOR2_X4)                                      0.03       1.64 r
  U7020/ZN (INV_X4)                                       0.01       1.65 f
  U7018/ZN (NAND2_X4)                                     0.02       1.67 r
  U7019/ZN (NAND2_X4)                                     0.02       1.70 f
  U8227/ZN (NAND2_X4)                                     0.02       1.72 r
  U8005/ZN (OAI21_X4)                                     0.03       1.75 f
  U6818/ZN (INV_X8)                                       0.02       1.77 r
  U9100/ZN (NAND3_X4)                                     0.03       1.79 f
  U7328/ZN (NAND2_X4)                                     0.02       1.82 r
  U4662/ZN (INV_X4)                                       0.02       1.84 f
  U9163/ZN (XNOR2_X2)                                     0.05       1.89 f
  U9164/Z (MUX2_X2)                                       0.12       2.01 f
  U8052/ZN (NAND2_X4)                                     0.03       2.05 r
  U8193/ZN (NAND3_X4)                                     0.03       2.08 f
  U4985/ZN (NAND2_X4)                                     0.03       2.11 r
  U7942/ZN (XNOR2_X1)                                     0.08       2.18 r
  U10119/ZN (NAND2_X2)                                    0.02       2.21 f
  U10126/ZN (NAND4_X2)                                    0.05       2.26 r
  ex_mem/product_in_q_reg[17]/D (DFFR_X1)                 0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[17]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U6655/Z (XOR2_X1)                        0.10       1.99 r
  U8417/ZN (OAI221_X2)                     0.04       2.03 f
  U8419/ZN (NAND2_X2)                      0.06       2.10 r
  U4789/ZN (OAI21_X2)                      0.03       2.13 f
  U11063/Z (MUX2_X1)                       0.11       2.24 f
  U11062/ZN (INV_X1)                       0.03       2.27 r
  ifetch/dffa/q_reg[27]/D (DFFRS_X2)       0.00       2.27 r
  data arrival time                                   2.27

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[27]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6939/ZN (NAND2_X4)                                     0.02       1.38 f
  U6709/ZN (INV_X8)                                       0.02       1.40 r
  U7055/ZN (NAND2_X4)                                     0.02       1.42 f
  U7862/ZN (NAND2_X4)                                     0.03       1.45 r
  U9026/ZN (INV_X4)                                       0.01       1.46 f
  U7740/ZN (NAND2_X4)                                     0.02       1.48 r
  U7856/ZN (NAND2_X4)                                     0.02       1.50 f
  U8063/ZN (INV_X8)                                       0.02       1.52 r
  U6496/ZN (INV_X1)                                       0.02       1.55 f
  U6129/ZN (AOI21_X4)                                     0.04       1.59 r
  U9072/ZN (XNOR2_X2)                                     0.07       1.66 r
  U7159/ZN (INV_X2)                                       0.02       1.67 f
  U9098/ZN (NAND2_X2)                                     0.04       1.71 r
  U6467/ZN (NAND2_X2)                                     0.02       1.73 f
  U9150/ZN (XNOR2_X2)                                     0.06       1.79 f
  U9151/ZN (INV_X4)                                       0.03       1.82 r
  U7853/ZN (OAI22_X4)                                     0.03       1.85 f
  U7763/ZN (NAND3_X2)                                     0.05       1.90 r
  U7119/ZN (OAI21_X4)                                     0.03       1.93 f
  U9152/ZN (OAI21_X4)                                     0.05       1.98 r
  U7249/ZN (INV_X1)                                       0.03       2.01 f
  U7767/ZN (OAI21_X1)                                     0.06       2.08 r
  U9488/ZN (INV_X4)                                       0.02       2.09 f
  U9489/ZN (XNOR2_X2)                                     0.07       2.16 f
  U9518/ZN (AOI22_X2)                                     0.06       2.22 r
  U9519/ZN (NAND4_X2)                                     0.03       2.25 f
  ex_mem/aluRes_q_reg[14]/D (DFFR_X1)                     0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[14]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U6655/Z (XOR2_X1)                        0.10       1.99 r
  U8417/ZN (OAI221_X2)                     0.04       2.03 f
  U8419/ZN (NAND2_X2)                      0.06       2.10 r
  U8460/ZN (INV_X4)                        0.02       2.11 f
  U8452/ZN (NAND2_X2)                      0.03       2.14 r
  U4788/ZN (OAI21_X2)                      0.04       2.18 f
  U9606/ZN (OAI22_X2)                      0.06       2.25 r
  if_id/incPC_q_reg[28]/D (DFFR_X1)        0.00       2.25 r
  data arrival time                                   2.25

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[28]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ex_mem/imm32_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/imm32_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/imm32_q_reg[1]/Q (DFFR_X1)        0.18       0.18 f
  U7174/ZN (XNOR2_X2)                      0.06       0.24 r
  U8295/ZN (NAND3_X2)                      0.03       0.27 f
  U4234/ZN (NAND2_X4)                      0.03       0.31 r
  U8296/ZN (INV_X4)                        0.01       0.32 f
  U8297/ZN (AOI21_X4)                      0.05       0.37 r
  U8299/ZN (NOR2_X4)                       0.02       0.39 f
  U8300/ZN (INV_X4)                        0.02       0.41 r
  U7445/ZN (NAND2_X4)                      0.02       0.42 f
  U4314/ZN (NAND2_X4)                      0.03       0.46 r
  U4313/ZN (AOI22_X4)                      0.03       0.49 f
  U6427/ZN (INV_X8)                        0.02       0.51 r
  U8264/ZN (NAND2_X4)                      0.02       0.53 f
  U7045/ZN (NAND2_X4)                      0.03       0.56 r
  U4312/ZN (INV_X8)                        0.01       0.57 f
  U8242/ZN (OAI22_X4)                      0.05       0.62 r
  U8268/ZN (NAND2_X4)                      0.02       0.64 f
  U4303/ZN (OAI21_X4)                      0.04       0.68 r
  U6143/ZN (AOI22_X2)                      0.03       0.72 f
  U6142/ZN (INV_X4)                        0.03       0.74 r
  U8263/ZN (NAND2_X4)                      0.02       0.76 f
  U8329/ZN (OAI21_X4)                      0.04       0.80 r
  U8273/ZN (INV_X8)                        0.01       0.81 f
  U8272/ZN (OAI22_X4)                      0.05       0.87 r
  U8266/ZN (NAND2_X4)                      0.02       0.89 f
  U4777/ZN (NAND2_X2)                      0.04       0.93 r
  U7050/ZN (INV_X4)                        0.01       0.94 f
  U7661/ZN (OAI22_X4)                      0.06       1.01 r
  U8269/ZN (NAND2_X4)                      0.02       1.03 f
  U7043/ZN (NAND2_X4)                      0.03       1.06 r
  U4311/ZN (INV_X8)                        0.01       1.07 f
  U8271/ZN (OAI22_X4)                      0.05       1.13 r
  U8265/ZN (NAND2_X4)                      0.02       1.15 f
  U4284/ZN (OAI21_X4)                      0.04       1.19 r
  U7373/ZN (AND2_X4)                       0.05       1.24 r
  U8366/ZN (NOR2_X4)                       0.02       1.26 f
  U8270/ZN (OAI22_X4)                      0.05       1.31 r
  U8262/ZN (NAND2_X4)                      0.02       1.33 f
  U4778/ZN (NAND2_X2)                      0.04       1.37 r
  U7051/ZN (INV_X4)                        0.01       1.39 f
  U8275/ZN (OAI22_X4)                      0.06       1.45 r
  U8260/ZN (NAND2_X4)                      0.02       1.47 f
  U8384/ZN (OAI21_X4)                      0.04       1.51 r
  U8249/ZN (INV_X8)                        0.01       1.52 f
  U7660/ZN (OAI22_X4)                      0.05       1.58 r
  U8267/ZN (NAND2_X4)                      0.02       1.60 f
  U8395/ZN (OAI21_X4)                      0.04       1.64 r
  U7508/ZN (INV_X8)                        0.01       1.66 f
  U8274/ZN (OAI22_X4)                      0.06       1.72 r
  U8258/ZN (NAND2_X4)                      0.02       1.74 f
  U4320/ZN (OAI21_X4)                      0.04       1.78 r
  U4319/ZN (AOI22_X4)                      0.03       1.81 f
  U7333/ZN (INV_X8)                        0.02       1.84 r
  U4310/ZN (NAND2_X4)                      0.01       1.85 f
  U4309/ZN (OAI21_X4)                      0.04       1.89 r
  U6655/Z (XOR2_X1)                        0.10       1.99 r
  U8417/ZN (OAI221_X2)                     0.04       2.03 f
  U8419/ZN (NAND2_X2)                      0.06       2.10 r
  U4789/ZN (OAI21_X2)                      0.03       2.13 f
  U11064/ZN (OAI22_X1)                     0.09       2.22 r
  if_id/incPC_q_reg[27]/D (DFFR_X1)        0.00       2.22 r
  data arrival time                                   2.22

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[27]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U5991/ZN (OAI21_X2)                                     0.03       0.76 f
  U8847/ZN (XNOR2_X2)                                     0.06       0.83 f
  U8857/ZN (INV_X4)                                       0.03       0.85 r
  U7902/ZN (NAND2_X4)                                     0.02       0.88 f
  U8858/ZN (NAND3_X2)                                     0.04       0.92 r
  U8925/ZN (INV_X4)                                       0.01       0.93 f
  U7502/ZN (NOR2_X4)                                      0.04       0.97 r
  U6459/ZN (AOI22_X2)                                     0.03       0.99 f
  U6348/ZN (INV_X4)                                       0.02       1.01 r
  U7195/ZN (NAND2_X2)                                     0.02       1.03 f
  U7196/ZN (NAND2_X4)                                     0.04       1.07 r
  U6936/ZN (NAND2_X2)                                     0.03       1.10 f
  U7300/ZN (NAND2_X2)                                     0.03       1.13 r
  U8972/ZN (XNOR2_X2)                                     0.07       1.20 r
  U8985/ZN (INV_X4)                                       0.01       1.22 f
  U8093/ZN (NAND2_X4)                                     0.05       1.26 r
  U9022/ZN (NAND2_X2)                                     0.02       1.28 f
  U9023/ZN (XNOR2_X2)                                     0.06       1.35 f
  U9024/ZN (INV_X4)                                       0.03       1.38 r
  U4996/ZN (INV_X4)                                       0.01       1.39 f
  U4258/ZN (OAI22_X4)                                     0.04       1.43 r
  U9077/ZN (XNOR2_X2)                                     0.07       1.51 r
  U9083/ZN (INV_X4)                                       0.01       1.52 f
  U7461/ZN (NAND2_X4)                                     0.03       1.55 r
  U6810/ZN (NAND2_X4)                                     0.02       1.57 f
  U7769/ZN (NAND3_X2)                                     0.04       1.61 r
  U9090/ZN (NAND3_X2)                                     0.03       1.63 f
  U7648/ZN (NAND2_X4)                                     0.03       1.66 r
  U6956/ZN (INV_X8)                                       0.01       1.67 f
  U6396/ZN (OAI21_X2)                                     0.05       1.72 r
  U9150/ZN (XNOR2_X2)                                     0.07       1.79 r
  U9151/ZN (INV_X4)                                       0.02       1.81 f
  U7853/ZN (OAI22_X4)                                     0.06       1.87 r
  U7763/ZN (NAND3_X2)                                     0.04       1.91 f
  U7119/ZN (OAI21_X4)                                     0.05       1.95 r
  U9152/ZN (OAI21_X4)                                     0.03       1.98 f
  U7249/ZN (INV_X1)                                       0.05       2.03 r
  U7529/ZN (XNOR2_X1)                                     0.10       2.13 r
  U10475/ZN (AOI22_X2)                                    0.03       2.16 f
  U10476/ZN (NAND4_X2)                                    0.06       2.22 r
  ex_mem/aluRes_q_reg[13]/D (DFFR_X1)                     0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[13]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U5991/ZN (OAI21_X2)                                     0.03       0.76 f
  U8847/ZN (XNOR2_X2)                                     0.06       0.83 f
  U8857/ZN (INV_X4)                                       0.03       0.85 r
  U7902/ZN (NAND2_X4)                                     0.02       0.88 f
  U8858/ZN (NAND3_X2)                                     0.04       0.92 r
  U8925/ZN (INV_X4)                                       0.01       0.93 f
  U7502/ZN (NOR2_X4)                                      0.04       0.97 r
  U6459/ZN (AOI22_X2)                                     0.03       0.99 f
  U6348/ZN (INV_X4)                                       0.02       1.01 r
  U7195/ZN (NAND2_X2)                                     0.02       1.03 f
  U7196/ZN (NAND2_X4)                                     0.04       1.07 r
  U6936/ZN (NAND2_X2)                                     0.03       1.10 f
  U7300/ZN (NAND2_X2)                                     0.03       1.13 r
  U8972/ZN (XNOR2_X2)                                     0.07       1.20 r
  U8985/ZN (INV_X4)                                       0.01       1.22 f
  U8093/ZN (NAND2_X4)                                     0.05       1.26 r
  U9022/ZN (NAND2_X2)                                     0.02       1.28 f
  U9023/ZN (XNOR2_X2)                                     0.06       1.35 f
  U9024/ZN (INV_X4)                                       0.03       1.38 r
  U4996/ZN (INV_X4)                                       0.01       1.39 f
  U4258/ZN (OAI22_X4)                                     0.04       1.43 r
  U9077/ZN (XNOR2_X2)                                     0.07       1.51 r
  U9083/ZN (INV_X4)                                       0.01       1.52 f
  U7461/ZN (NAND2_X4)                                     0.03       1.55 r
  U6810/ZN (NAND2_X4)                                     0.02       1.57 f
  U7769/ZN (NAND3_X2)                                     0.04       1.61 r
  U9090/ZN (NAND3_X2)                                     0.03       1.63 f
  U7648/ZN (NAND2_X4)                                     0.03       1.66 r
  U6956/ZN (INV_X8)                                       0.01       1.67 f
  U6396/ZN (OAI21_X2)                                     0.05       1.72 r
  U9150/ZN (XNOR2_X2)                                     0.07       1.79 r
  U9151/ZN (INV_X4)                                       0.02       1.81 f
  U7853/ZN (OAI22_X4)                                     0.06       1.87 r
  U7763/ZN (NAND3_X2)                                     0.04       1.91 f
  U7119/ZN (OAI21_X4)                                     0.05       1.95 r
  U9152/ZN (OAI21_X4)                                     0.03       1.98 f
  U7249/ZN (INV_X1)                                       0.05       2.03 r
  U7767/ZN (OAI21_X1)                                     0.04       2.07 f
  U9488/ZN (INV_X4)                                       0.03       2.09 r
  U9489/ZN (XNOR2_X2)                                     0.07       2.16 r
  U10639/ZN (INV_X4)                                      0.01       2.17 f
  U10643/ZN (OAI211_X2)                                   0.04       2.21 r
  ex_mem/product_in_q_reg[14]/D (DFFR_X1)                 0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[14]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U5991/ZN (OAI21_X2)                                     0.03       0.76 f
  U8847/ZN (XNOR2_X2)                                     0.06       0.83 f
  U8857/ZN (INV_X4)                                       0.03       0.85 r
  U7902/ZN (NAND2_X4)                                     0.02       0.88 f
  U8858/ZN (NAND3_X2)                                     0.04       0.92 r
  U8925/ZN (INV_X4)                                       0.01       0.93 f
  U7502/ZN (NOR2_X4)                                      0.04       0.97 r
  U6459/ZN (AOI22_X2)                                     0.03       0.99 f
  U6348/ZN (INV_X4)                                       0.02       1.01 r
  U7195/ZN (NAND2_X2)                                     0.02       1.03 f
  U7196/ZN (NAND2_X4)                                     0.04       1.07 r
  U6936/ZN (NAND2_X2)                                     0.03       1.10 f
  U7300/ZN (NAND2_X2)                                     0.03       1.13 r
  U8972/ZN (XNOR2_X2)                                     0.07       1.20 r
  U8985/ZN (INV_X4)                                       0.01       1.22 f
  U8093/ZN (NAND2_X4)                                     0.05       1.26 r
  U9022/ZN (NAND2_X2)                                     0.02       1.28 f
  U9023/ZN (XNOR2_X2)                                     0.06       1.35 f
  U9024/ZN (INV_X4)                                       0.03       1.38 r
  U4996/ZN (INV_X4)                                       0.01       1.39 f
  U4258/ZN (OAI22_X4)                                     0.04       1.43 r
  U9077/ZN (XNOR2_X2)                                     0.07       1.51 r
  U9083/ZN (INV_X4)                                       0.01       1.52 f
  U7461/ZN (NAND2_X4)                                     0.03       1.55 r
  U6810/ZN (NAND2_X4)                                     0.02       1.57 f
  U7769/ZN (NAND3_X2)                                     0.04       1.61 r
  U9090/ZN (NAND3_X2)                                     0.03       1.63 f
  U7648/ZN (NAND2_X4)                                     0.03       1.66 r
  U6956/ZN (INV_X8)                                       0.01       1.67 f
  U6396/ZN (OAI21_X2)                                     0.05       1.72 r
  U9150/ZN (XNOR2_X2)                                     0.07       1.79 r
  U9151/ZN (INV_X4)                                       0.02       1.81 f
  U7853/ZN (OAI22_X4)                                     0.06       1.87 r
  U7763/ZN (NAND3_X2)                                     0.04       1.91 f
  U7119/ZN (OAI21_X4)                                     0.05       1.95 r
  U9152/ZN (OAI21_X4)                                     0.03       1.98 f
  U7249/ZN (INV_X1)                                       0.05       2.03 r
  U7529/ZN (XNOR2_X1)                                     0.10       2.13 r
  U10688/ZN (INV_X4)                                      0.01       2.14 f
  U10692/ZN (OAI211_X2)                                   0.04       2.18 r
  ex_mem/product_in_q_reg[13]/D (DFFR_X1)                 0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[13]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U8399/ZN (INV_X4)                        0.01       1.84 f
  U8400/ZN (NAND2_X2)                      0.03       1.88 r
  U8402/ZN (INV_X4)                        0.02       1.89 f
  U8403/ZN (NAND2_X2)                      0.03       1.92 r
  U8409/ZN (INV_X4)                        0.01       1.94 f
  U8410/ZN (NAND2_X2)                      0.03       1.97 r
  U8413/ZN (INV_X4)                        0.02       1.99 f
  U8414/ZN (NAND2_X2)                      0.03       2.02 r
  U4503/ZN (OAI21_X2)                      0.03       2.05 f
  U11058/Z (MUX2_X1)                       0.09       2.15 f
  U11057/ZN (INV_X1)                       0.03       2.18 r
  ifetch/dffa/q_reg[26]/D (DFFRS_X2)       0.00       2.18 r
  data arrival time                                   2.18

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[26]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U5991/ZN (OAI21_X2)                                     0.03       0.76 f
  U8847/ZN (XNOR2_X2)                                     0.06       0.83 f
  U8857/ZN (INV_X4)                                       0.03       0.85 r
  U7902/ZN (NAND2_X4)                                     0.02       0.88 f
  U8858/ZN (NAND3_X2)                                     0.04       0.92 r
  U8925/ZN (INV_X4)                                       0.01       0.93 f
  U7502/ZN (NOR2_X4)                                      0.04       0.97 r
  U6459/ZN (AOI22_X2)                                     0.03       0.99 f
  U6348/ZN (INV_X4)                                       0.02       1.01 r
  U7195/ZN (NAND2_X2)                                     0.02       1.03 f
  U7196/ZN (NAND2_X4)                                     0.04       1.07 r
  U6936/ZN (NAND2_X2)                                     0.03       1.10 f
  U7300/ZN (NAND2_X2)                                     0.03       1.13 r
  U8972/ZN (XNOR2_X2)                                     0.07       1.20 r
  U8985/ZN (INV_X4)                                       0.01       1.22 f
  U8093/ZN (NAND2_X4)                                     0.05       1.26 r
  U9022/ZN (NAND2_X2)                                     0.02       1.28 f
  U9023/ZN (XNOR2_X2)                                     0.06       1.35 f
  U9024/ZN (INV_X4)                                       0.03       1.38 r
  U4996/ZN (INV_X4)                                       0.01       1.39 f
  U4258/ZN (OAI22_X4)                                     0.04       1.43 r
  U9077/ZN (XNOR2_X2)                                     0.07       1.51 r
  U9083/ZN (INV_X4)                                       0.01       1.52 f
  U7461/ZN (NAND2_X4)                                     0.03       1.55 r
  U6810/ZN (NAND2_X4)                                     0.02       1.57 f
  U7769/ZN (NAND3_X2)                                     0.04       1.61 r
  U9090/ZN (NAND3_X2)                                     0.03       1.63 f
  U7648/ZN (NAND2_X4)                                     0.03       1.66 r
  U6956/ZN (INV_X8)                                       0.01       1.67 f
  U6396/ZN (OAI21_X2)                                     0.05       1.72 r
  U9150/ZN (XNOR2_X2)                                     0.07       1.79 r
  U9151/ZN (INV_X4)                                       0.02       1.81 f
  U7853/ZN (OAI22_X4)                                     0.06       1.87 r
  U7763/ZN (NAND3_X2)                                     0.04       1.91 f
  U7119/ZN (OAI21_X4)                                     0.05       1.95 r
  U6758/ZN (INV_X1)                                       0.02       1.98 f
  U5015/ZN (XNOR2_X1)                                     0.09       2.07 r
  U10113/ZN (AOI22_X2)                                    0.03       2.10 f
  U10114/ZN (NAND4_X2)                                    0.06       2.16 r
  ex_mem/aluRes_q_reg[12]/D (DFFR_X1)                     0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[12]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U8399/ZN (INV_X4)                        0.01       1.84 f
  U8400/ZN (NAND2_X2)                      0.03       1.88 r
  U8402/ZN (INV_X4)                        0.02       1.89 f
  U8403/ZN (NAND2_X2)                      0.03       1.92 r
  U8409/ZN (INV_X4)                        0.01       1.94 f
  U8410/ZN (NAND2_X2)                      0.03       1.97 r
  U8413/ZN (INV_X4)                        0.02       1.99 f
  U8414/ZN (NAND2_X2)                      0.03       2.02 r
  U4503/ZN (OAI21_X2)                      0.03       2.05 f
  U11059/ZN (OAI22_X1)                     0.09       2.14 r
  if_id/incPC_q_reg[26]/D (DFFR_X1)        0.00       2.14 r
  data arrival time                                   2.14

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[26]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U5991/ZN (OAI21_X2)                                     0.03       0.76 f
  U8847/ZN (XNOR2_X2)                                     0.06       0.83 f
  U8857/ZN (INV_X4)                                       0.03       0.85 r
  U7902/ZN (NAND2_X4)                                     0.02       0.88 f
  U8858/ZN (NAND3_X2)                                     0.04       0.92 r
  U8925/ZN (INV_X4)                                       0.01       0.93 f
  U7502/ZN (NOR2_X4)                                      0.04       0.97 r
  U6459/ZN (AOI22_X2)                                     0.03       0.99 f
  U6348/ZN (INV_X4)                                       0.02       1.01 r
  U7195/ZN (NAND2_X2)                                     0.02       1.03 f
  U7196/ZN (NAND2_X4)                                     0.04       1.07 r
  U6936/ZN (NAND2_X2)                                     0.03       1.10 f
  U7300/ZN (NAND2_X2)                                     0.03       1.13 r
  U8972/ZN (XNOR2_X2)                                     0.07       1.20 r
  U8985/ZN (INV_X4)                                       0.01       1.22 f
  U8093/ZN (NAND2_X4)                                     0.05       1.26 r
  U9022/ZN (NAND2_X2)                                     0.02       1.28 f
  U9023/ZN (XNOR2_X2)                                     0.06       1.35 f
  U9024/ZN (INV_X4)                                       0.03       1.38 r
  U4996/ZN (INV_X4)                                       0.01       1.39 f
  U4258/ZN (OAI22_X4)                                     0.04       1.43 r
  U9077/ZN (XNOR2_X2)                                     0.07       1.51 r
  U9083/ZN (INV_X4)                                       0.01       1.52 f
  U7461/ZN (NAND2_X4)                                     0.03       1.55 r
  U6810/ZN (NAND2_X4)                                     0.02       1.57 f
  U7769/ZN (NAND3_X2)                                     0.04       1.61 r
  U9090/ZN (NAND3_X2)                                     0.03       1.63 f
  U7648/ZN (NAND2_X4)                                     0.03       1.66 r
  U6956/ZN (INV_X8)                                       0.01       1.67 f
  U6396/ZN (OAI21_X2)                                     0.05       1.72 r
  U9150/ZN (XNOR2_X2)                                     0.07       1.79 r
  U9151/ZN (INV_X4)                                       0.02       1.81 f
  U7853/ZN (OAI22_X4)                                     0.06       1.87 r
  U7763/ZN (NAND3_X2)                                     0.04       1.91 f
  U7119/ZN (OAI21_X4)                                     0.05       1.95 r
  U6758/ZN (INV_X1)                                       0.02       1.98 f
  U5015/ZN (XNOR2_X1)                                     0.09       2.07 r
  U10671/ZN (INV_X4)                                      0.01       2.08 f
  U10675/ZN (OAI211_X2)                                   0.04       2.12 r
  ex_mem/product_in_q_reg[12]/D (DFFR_X1)                 0.00       2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[12]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U8399/ZN (INV_X4)                        0.01       1.84 f
  U8400/ZN (NAND2_X2)                      0.03       1.88 r
  U8402/ZN (INV_X4)                        0.02       1.89 f
  U8403/ZN (NAND2_X2)                      0.03       1.92 r
  U8409/ZN (INV_X4)                        0.01       1.94 f
  U8410/ZN (NAND2_X2)                      0.03       1.97 r
  U4790/ZN (OAI21_X2)                      0.03       2.01 f
  U11053/Z (MUX2_X1)                       0.09       2.10 f
  U11052/ZN (INV_X1)                       0.03       2.13 r
  ifetch/dffa/q_reg[25]/D (DFFRS_X2)       0.00       2.13 r
  data arrival time                                   2.13

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[25]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6939/ZN (NAND2_X4)                                     0.02       1.38 f
  U6709/ZN (INV_X8)                                       0.02       1.40 r
  U7055/ZN (NAND2_X4)                                     0.02       1.42 f
  U4968/ZN (NAND2_X1)                                     0.05       1.47 r
  U9086/ZN (XNOR2_X2)                                     0.07       1.54 r
  U7770/ZN (NAND2_X1)                                     0.05       1.59 f
  U7768/ZN (NAND2_X1)                                     0.05       1.64 r
  U9108/ZN (XNOR2_X2)                                     0.08       1.71 r
  U9109/ZN (INV_X4)                                       0.02       1.73 f
  U9131/ZN (OAI21_X4)                                     0.04       1.77 r
  U9132/ZN (OAI22_X2)                                     0.04       1.81 f
  U9134/ZN (OAI21_X4)                                     0.05       1.86 r
  U9135/ZN (INV_X4)                                       0.01       1.87 f
  U9144/ZN (OAI21_X4)                                     0.04       1.91 r
  U6700/ZN (XNOR2_X1)                                     0.10       2.01 r
  U10506/ZN (AOI22_X2)                                    0.03       2.05 f
  U10507/ZN (NAND4_X2)                                    0.06       2.11 r
  ex_mem/aluRes_q_reg[11]/D (DFFR_X1)                     0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U8399/ZN (INV_X4)                        0.01       1.84 f
  U8400/ZN (NAND2_X2)                      0.03       1.88 r
  U8402/ZN (INV_X4)                        0.02       1.89 f
  U8403/ZN (NAND2_X2)                      0.03       1.92 r
  U8409/ZN (INV_X4)                        0.01       1.94 f
  U8410/ZN (NAND2_X2)                      0.03       1.97 r
  U4790/ZN (OAI21_X2)                      0.03       2.01 f
  U11054/ZN (OAI22_X1)                     0.09       2.09 r
  if_id/incPC_q_reg[25]/D (DFFR_X1)        0.00       2.09 r
  data arrival time                                   2.09

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[25]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U8399/ZN (INV_X4)                        0.01       1.84 f
  U8400/ZN (NAND2_X2)                      0.03       1.88 r
  U8402/ZN (INV_X4)                        0.02       1.89 f
  U8403/ZN (NAND2_X2)                      0.03       1.92 r
  U4504/ZN (OAI21_X2)                      0.03       1.96 f
  U11048/Z (MUX2_X1)                       0.09       2.05 f
  U11047/ZN (INV_X1)                       0.03       2.08 r
  ifetch/dffa/q_reg[24]/D (DFFRS_X2)       0.00       2.08 r
  data arrival time                                   2.08

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[24]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6939/ZN (NAND2_X4)                                     0.02       1.38 f
  U6709/ZN (INV_X8)                                       0.02       1.40 r
  U7055/ZN (NAND2_X4)                                     0.02       1.42 f
  U4968/ZN (NAND2_X1)                                     0.05       1.47 r
  U9086/ZN (XNOR2_X2)                                     0.07       1.54 r
  U7770/ZN (NAND2_X1)                                     0.05       1.59 f
  U7768/ZN (NAND2_X1)                                     0.05       1.64 r
  U9108/ZN (XNOR2_X2)                                     0.08       1.71 r
  U9109/ZN (INV_X4)                                       0.02       1.73 f
  U9131/ZN (OAI21_X4)                                     0.04       1.77 r
  U9132/ZN (OAI22_X2)                                     0.04       1.81 f
  U9134/ZN (OAI21_X4)                                     0.05       1.86 r
  U9135/ZN (INV_X4)                                       0.01       1.87 f
  U9144/ZN (OAI21_X4)                                     0.04       1.91 r
  U6700/ZN (XNOR2_X1)                                     0.10       2.01 r
  U10694/ZN (INV_X4)                                      0.01       2.02 f
  U10698/ZN (OAI211_X2)                                   0.04       2.07 r
  ex_mem/product_in_q_reg[11]/D (DFFR_X1)                 0.00       2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[11]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U6398/ZN (INV_X4)                                       0.01       1.01 f
  U8928/ZN (NAND2_X2)                                     0.03       1.04 r
  U8973/ZN (NAND2_X2)                                     0.02       1.06 f
  U8974/ZN (XNOR2_X2)                                     0.06       1.13 f
  U8975/ZN (INV_X4)                                       0.02       1.15 r
  U7739/ZN (NAND2_X4)                                     0.02       1.17 f
  U5088/ZN (NAND2_X4)                                     0.03       1.19 r
  U4146/Z (XOR2_X2)                                       0.08       1.27 r
  U5433/ZN (NAND2_X2)                                     0.03       1.30 f
  U5434/ZN (INV_X4)                                       0.02       1.33 r
  U7235/ZN (NAND2_X4)                                     0.02       1.34 f
  U6939/ZN (NAND2_X4)                                     0.03       1.37 r
  U6709/ZN (INV_X8)                                       0.01       1.38 f
  U9025/ZN (OAI21_X4)                                     0.03       1.42 r
  U4968/ZN (NAND2_X1)                                     0.03       1.45 f
  U9086/ZN (XNOR2_X2)                                     0.07       1.52 f
  U7770/ZN (NAND2_X1)                                     0.07       1.59 r
  U7768/ZN (NAND2_X1)                                     0.04       1.63 f
  U9108/ZN (XNOR2_X2)                                     0.07       1.70 f
  U9109/ZN (INV_X4)                                       0.03       1.73 r
  U9131/ZN (OAI21_X4)                                     0.02       1.74 f
  U9132/ZN (OAI22_X2)                                     0.09       1.83 r
  U9134/ZN (OAI21_X4)                                     0.03       1.87 f
  U6972/ZN (XNOR2_X1)                                     0.08       1.95 f
  U10383/ZN (AOI22_X2)                                    0.08       2.02 r
  U10384/ZN (NAND4_X2)                                    0.03       2.06 f
  ex_mem/aluRes_q_reg[10]/D (DFFR_X1)                     0.00       2.06 f
  data arrival time                                                  2.06

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[10]/CK (DFFR_X1)                    0.00       2.47 r
  library setup time                                     -0.07       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U8399/ZN (INV_X4)                        0.01       1.84 f
  U8400/ZN (NAND2_X2)                      0.03       1.88 r
  U8402/ZN (INV_X4)                        0.02       1.89 f
  U8403/ZN (NAND2_X2)                      0.03       1.92 r
  U4504/ZN (OAI21_X2)                      0.03       1.96 f
  U11049/ZN (OAI22_X1)                     0.09       2.04 r
  if_id/incPC_q_reg[24]/D (DFFR_X1)        0.00       2.04 r
  data arrival time                                   2.04

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[24]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U6398/ZN (INV_X4)                                       0.01       1.01 f
  U8928/ZN (NAND2_X2)                                     0.03       1.04 r
  U8973/ZN (NAND2_X2)                                     0.02       1.06 f
  U8974/ZN (XNOR2_X2)                                     0.06       1.13 f
  U8975/ZN (INV_X4)                                       0.02       1.15 r
  U7739/ZN (NAND2_X4)                                     0.02       1.17 f
  U5088/ZN (NAND2_X4)                                     0.03       1.19 r
  U4146/Z (XOR2_X2)                                       0.08       1.27 r
  U5433/ZN (NAND2_X2)                                     0.03       1.30 f
  U5434/ZN (INV_X4)                                       0.02       1.33 r
  U7235/ZN (NAND2_X4)                                     0.02       1.34 f
  U6939/ZN (NAND2_X4)                                     0.03       1.37 r
  U6709/ZN (INV_X8)                                       0.01       1.38 f
  U9025/ZN (OAI21_X4)                                     0.03       1.42 r
  U4968/ZN (NAND2_X1)                                     0.03       1.45 f
  U9086/ZN (XNOR2_X2)                                     0.07       1.52 f
  U7770/ZN (NAND2_X1)                                     0.07       1.59 r
  U7768/ZN (NAND2_X1)                                     0.04       1.63 f
  U9108/ZN (XNOR2_X2)                                     0.07       1.70 f
  U9109/ZN (INV_X4)                                       0.03       1.73 r
  U9131/ZN (OAI21_X4)                                     0.02       1.74 f
  U9132/ZN (OAI22_X2)                                     0.09       1.83 r
  U6701/ZN (INV_X1)                                       0.03       1.86 f
  U10143/ZN (XNOR2_X2)                                    0.07       1.93 f
  U4509/ZN (NOR2_X2)                                      0.03       1.96 r
  U4507/ZN (NOR2_X2)                                      0.02       1.99 f
  U10144/ZN (NAND4_X2)                                    0.05       2.04 r
  ex_mem/aluRes_q_reg[9]/D (DFFR_X1)                      0.00       2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[9]/CK (DFFR_X1)                     0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U8399/ZN (INV_X4)                        0.01       1.84 f
  U8400/ZN (NAND2_X2)                      0.03       1.88 r
  U4791/ZN (OAI21_X2)                      0.03       1.91 f
  U11043/Z (MUX2_X1)                       0.10       2.01 f
  U11042/ZN (INV_X1)                       0.03       2.04 r
  ifetch/dffa/q_reg[23]/D (DFFRS_X2)       0.00       2.04 r
  data arrival time                                   2.04

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[23]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U6398/ZN (INV_X4)                                       0.01       1.01 f
  U8928/ZN (NAND2_X2)                                     0.03       1.04 r
  U8973/ZN (NAND2_X2)                                     0.02       1.06 f
  U8974/ZN (XNOR2_X2)                                     0.06       1.13 f
  U8975/ZN (INV_X4)                                       0.02       1.15 r
  U7739/ZN (NAND2_X4)                                     0.02       1.17 f
  U5088/ZN (NAND2_X4)                                     0.03       1.19 r
  U4146/Z (XOR2_X2)                                       0.08       1.27 r
  U5433/ZN (NAND2_X2)                                     0.03       1.30 f
  U5434/ZN (INV_X4)                                       0.02       1.33 r
  U7235/ZN (NAND2_X4)                                     0.02       1.34 f
  U6939/ZN (NAND2_X4)                                     0.03       1.37 r
  U6709/ZN (INV_X8)                                       0.01       1.38 f
  U9025/ZN (OAI21_X4)                                     0.03       1.42 r
  U4968/ZN (NAND2_X1)                                     0.03       1.45 f
  U9086/ZN (XNOR2_X2)                                     0.07       1.52 f
  U7770/ZN (NAND2_X1)                                     0.07       1.59 r
  U7768/ZN (NAND2_X1)                                     0.04       1.63 f
  U9108/ZN (XNOR2_X2)                                     0.07       1.70 f
  U9109/ZN (INV_X4)                                       0.03       1.73 r
  U9131/ZN (OAI21_X4)                                     0.02       1.74 f
  U9132/ZN (OAI22_X2)                                     0.09       1.83 r
  U9134/ZN (OAI21_X4)                                     0.03       1.87 f
  U6972/ZN (XNOR2_X1)                                     0.09       1.96 r
  U10683/ZN (INV_X4)                                      0.01       1.97 f
  U10686/ZN (OAI211_X2)                                   0.04       2.01 r
  ex_mem/product_in_q_reg[10]/D (DFFR_X1)                 0.00       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[10]/CK (DFFR_X1)                0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U8399/ZN (INV_X4)                        0.01       1.84 f
  U8400/ZN (NAND2_X2)                      0.03       1.88 r
  U4791/ZN (OAI21_X2)                      0.03       1.91 f
  U11044/ZN (OAI22_X1)                     0.09       2.00 r
  if_id/incPC_q_reg[23]/D (DFFR_X1)        0.00       2.00 r
  data arrival time                                   2.00

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[23]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U4499/ZN (OAI21_X2)                      0.03       1.86 f
  U11109/Z (MUX2_X1)                       0.11       1.97 f
  U11108/ZN (INV_X1)                       0.03       2.00 r
  ifetch/dffa/q_reg[22]/D (DFFRS_X2)       0.00       2.00 r
  data arrival time                                   2.00

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[22]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U6398/ZN (INV_X4)                                       0.01       1.01 f
  U8928/ZN (NAND2_X2)                                     0.03       1.04 r
  U8973/ZN (NAND2_X2)                                     0.02       1.06 f
  U8974/ZN (XNOR2_X2)                                     0.06       1.13 f
  U8975/ZN (INV_X4)                                       0.02       1.15 r
  U7739/ZN (NAND2_X4)                                     0.02       1.17 f
  U5088/ZN (NAND2_X4)                                     0.03       1.19 r
  U4146/Z (XOR2_X2)                                       0.08       1.27 r
  U5433/ZN (NAND2_X2)                                     0.03       1.30 f
  U5434/ZN (INV_X4)                                       0.02       1.33 r
  U7235/ZN (NAND2_X4)                                     0.02       1.34 f
  U6939/ZN (NAND2_X4)                                     0.03       1.37 r
  U6709/ZN (INV_X8)                                       0.01       1.38 f
  U9025/ZN (OAI21_X4)                                     0.03       1.42 r
  U4968/ZN (NAND2_X1)                                     0.03       1.45 f
  U9086/ZN (XNOR2_X2)                                     0.07       1.52 f
  U7770/ZN (NAND2_X1)                                     0.07       1.59 r
  U7768/ZN (NAND2_X1)                                     0.04       1.63 f
  U9108/ZN (XNOR2_X2)                                     0.07       1.70 f
  U9109/ZN (INV_X4)                                       0.03       1.73 r
  U9131/ZN (OAI21_X4)                                     0.02       1.74 f
  U9132/ZN (OAI22_X2)                                     0.09       1.83 r
  U6701/ZN (INV_X1)                                       0.03       1.86 f
  U10143/ZN (XNOR2_X2)                                    0.07       1.93 f
  U10678/ZN (OAI211_X2)                                   0.04       1.98 r
  ex_mem/product_in_q_reg[9]/D (DFFR_X1)                  0.00       1.98 r
  data arrival time                                                  1.98

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[9]/CK (DFFR_X1)                 0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U8426/ZN (INV_X4)                        0.02       1.80 f
  U8398/ZN (NAND2_X2)                      0.03       1.83 r
  U4499/ZN (OAI21_X2)                      0.03       1.86 f
  U11110/ZN (OAI22_X1)                     0.09       1.95 r
  if_id/incPC_q_reg[22]/D (DFFR_X1)        0.00       1.95 r
  data arrival time                                   1.95

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[22]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U4792/ZN (OAI21_X2)                      0.03       1.81 f
  U11038/Z (MUX2_X1)                       0.09       1.91 f
  U11037/ZN (INV_X1)                       0.03       1.94 r
  ifetch/dffa/q_reg[21]/D (DFFRS_X2)       0.00       1.94 r
  data arrival time                                   1.94

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[21]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U8390/ZN (INV_X4)                        0.01       1.75 f
  U8391/ZN (NAND2_X2)                      0.03       1.78 r
  U4792/ZN (OAI21_X2)                      0.03       1.81 f
  U11039/ZN (OAI22_X1)                     0.09       1.90 r
  if_id/incPC_q_reg[21]/D (DFFR_X1)        0.00       1.90 r
  data arrival time                                   1.90

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[21]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6975/ZN (NAND2_X4)                                     0.03       0.83 r
  U7884/ZN (NAND2_X4)                                     0.02       0.85 f
  U5514/ZN (INV_X16)                                      0.02       0.87 r
  U4971/ZN (INV_X4)                                       0.01       0.88 f
  U4243/ZN (NAND2_X4)                                     0.02       0.90 r
  U8929/ZN (XNOR2_X2)                                     0.07       0.97 r
  U4651/ZN (NAND2_X2)                                     0.03       1.00 f
  U8934/ZN (OAI21_X4)                                     0.05       1.05 r
  U6139/ZN (NAND2_X4)                                     0.03       1.07 f
  U7649/ZN (NAND3_X2)                                     0.04       1.11 r
  U7772/ZN (NAND2_X2)                                     0.02       1.13 f
  U8972/ZN (XNOR2_X2)                                     0.07       1.20 f
  U8985/ZN (INV_X4)                                       0.02       1.22 r
  U8093/ZN (NAND2_X4)                                     0.03       1.25 f
  U9022/ZN (NAND2_X2)                                     0.03       1.28 r
  U9023/ZN (XNOR2_X2)                                     0.07       1.35 r
  U9024/ZN (INV_X4)                                       0.02       1.37 f
  U4996/ZN (INV_X4)                                       0.02       1.39 r
  U4258/ZN (OAI22_X4)                                     0.02       1.42 f
  U9077/ZN (XNOR2_X2)                                     0.06       1.48 f
  U6439/ZN (NAND2_X1)                                     0.07       1.55 r
  U6440/ZN (NAND2_X1)                                     0.04       1.58 f
  U9124/ZN (XNOR2_X2)                                     0.07       1.65 f
  U9125/ZN (OAI22_X2)                                     0.07       1.73 r
  U9999/ZN (XNOR2_X2)                                     0.08       1.80 r
  U10000/ZN (AOI22_X2)                                    0.04       1.84 f
  U10001/ZN (NAND4_X2)                                    0.06       1.90 r
  ex_mem/aluRes_q_reg[8]/D (DFFR_X1)                      0.00       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[8]/CK (DFFR_X1)                     0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.13       0.13 f
  U11265/ZN (NOR2_X1)                                     0.09       0.22 r
  U11264/ZN (NAND2_X1)                                    0.04       0.26 f
  U11263/ZN (NOR2_X1)                                     0.07       0.33 r
  U11262/ZN (NAND2_X1)                                    0.04       0.37 f
  U11261/ZN (NOR2_X1)                                     0.07       0.44 r
  U11260/ZN (NAND2_X1)                                    0.04       0.48 f
  U11259/ZN (NOR2_X1)                                     0.07       0.55 r
  U11258/ZN (NAND2_X1)                                    0.04       0.60 f
  U11257/ZN (NOR2_X1)                                     0.07       0.67 r
  U11256/ZN (NAND2_X1)                                    0.04       0.71 f
  U11255/ZN (NOR2_X1)                                     0.07       0.78 r
  U11254/ZN (NAND2_X1)                                    0.04       0.82 f
  U11253/ZN (NOR2_X1)                                     0.07       0.89 r
  U11252/ZN (NAND2_X1)                                    0.04       0.93 f
  U11251/ZN (NOR2_X1)                                     0.07       1.00 r
  U11250/ZN (NAND2_X1)                                    0.04       1.04 f
  U11249/ZN (NOR2_X1)                                     0.07       1.11 r
  U11248/ZN (NAND2_X1)                                    0.04       1.15 f
  U11247/ZN (NOR2_X1)                                     0.07       1.22 r
  U11246/ZN (NAND2_X1)                                    0.04       1.27 f
  U11245/ZN (NOR2_X1)                                     0.07       1.34 r
  U11244/ZN (NAND2_X1)                                    0.04       1.38 f
  U11243/ZN (NOR2_X1)                                     0.07       1.45 r
  U11242/ZN (NAND2_X1)                                    0.04       1.49 f
  U11241/ZN (NOR2_X1)                                     0.07       1.56 r
  U11240/ZN (NAND2_X1)                                    0.04       1.60 f
  U11239/ZN (NOR2_X1)                                     0.07       1.67 r
  U11238/ZN (NAND2_X1)                                    0.03       1.71 f
  U11237/Z (XOR2_X1)                                      0.07       1.78 f
  U11236/Z (MUX2_X1)                                      0.12       1.89 f
  mem_wb/reg31Val_q_reg[31]/D (DFF_X2)                    0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[31]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U8382/ZN (INV_X4)                        0.01       1.70 f
  U8383/ZN (NAND2_X2)                      0.03       1.73 r
  U4505/ZN (OAI21_X2)                      0.03       1.77 f
  U11033/Z (MUX2_X1)                       0.09       1.86 f
  U11032/ZN (INV_X1)                       0.03       1.89 r
  ifetch/dffa/q_reg[20]/D (DFFRS_X2)       0.00       1.89 r
  data arrival time                                   1.89

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[20]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U11157/ZN (OAI22_X1)                     0.05       1.86 f
  if_id/incPC_q_reg[8]/D (DFFR_X1)         0.00       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[8]/CK (DFFR_X1)        0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U11201/ZN (OAI22_X1)                     0.05       1.86 f
  if_id/incPC_q_reg[14]/D (DFFR_X1)        0.00       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[14]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U11029/ZN (OAI22_X1)                     0.05       1.86 f
  if_id/incPC_q_reg[19]/D (DFFR_X1)        0.00       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[19]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U11034/ZN (OAI22_X1)                     0.05       1.86 f
  if_id/incPC_q_reg[20]/D (DFFR_X1)        0.00       1.86 f
  data arrival time                                   1.86

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[20]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U10800/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/instr_q_reg[30]/D (DFFR_X2)        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[30]/CK (DFFR_X2)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U10879/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/instr_q_reg[6]/D (DFFR_X1)         0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[6]/CK (DFFR_X1)        0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U10854/ZN (OAI22_X1)                     0.05       1.85 f
  if_id/instr_q_reg[13]/D (DFFR_X1)        0.00       1.85 f
  data arrival time                                   1.85

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[13]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6975/ZN (NAND2_X4)                                     0.03       0.83 r
  U7884/ZN (NAND2_X4)                                     0.02       0.85 f
  U5514/ZN (INV_X16)                                      0.02       0.87 r
  U4971/ZN (INV_X4)                                       0.01       0.88 f
  U4243/ZN (NAND2_X4)                                     0.02       0.90 r
  U8929/ZN (XNOR2_X2)                                     0.07       0.97 r
  U4651/ZN (NAND2_X2)                                     0.03       1.00 f
  U8934/ZN (OAI21_X4)                                     0.05       1.05 r
  U6139/ZN (NAND2_X4)                                     0.03       1.07 f
  U7649/ZN (NAND3_X2)                                     0.04       1.11 r
  U7772/ZN (NAND2_X2)                                     0.02       1.13 f
  U8972/ZN (XNOR2_X2)                                     0.07       1.20 f
  U8985/ZN (INV_X4)                                       0.02       1.22 r
  U8093/ZN (NAND2_X4)                                     0.03       1.25 f
  U9022/ZN (NAND2_X2)                                     0.03       1.28 r
  U9023/ZN (XNOR2_X2)                                     0.07       1.35 r
  U9024/ZN (INV_X4)                                       0.02       1.37 f
  U4996/ZN (INV_X4)                                       0.02       1.39 r
  U4258/ZN (OAI22_X4)                                     0.02       1.42 f
  U9077/ZN (XNOR2_X2)                                     0.06       1.48 f
  U6439/ZN (NAND2_X1)                                     0.07       1.55 r
  U6440/ZN (NAND2_X1)                                     0.04       1.58 f
  U9124/ZN (XNOR2_X2)                                     0.07       1.65 f
  U9125/ZN (OAI22_X2)                                     0.07       1.73 r
  U9999/ZN (XNOR2_X2)                                     0.08       1.80 r
  U10666/ZN (INV_X4)                                      0.01       1.82 f
  U10669/ZN (OAI211_X2)                                   0.04       1.86 r
  ex_mem/product_in_q_reg[8]/D (DFFR_X1)                  0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/product_in_q_reg[8]/CK (DFFR_X1)                 0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U4885/ZN (OAI21_X2)                      0.03       1.84 f
  if_id/incPC_q_reg[0]/D (DFFR_X1)         0.00       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[0]/CK (DFFR_X1)        0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U4884/ZN (OAI21_X2)                      0.03       1.84 f
  if_id/incPC_q_reg[1]/D (DFFR_X1)         0.00       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[1]/CK (DFFR_X1)        0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U5293/ZN (INV_X4)                        0.12       1.80 r
  U4879/ZN (OAI21_X2)                      0.03       1.84 f
  if_id/incPC_q_reg[2]/D (DFFR_X1)         0.00       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/incPC_q_reg[2]/CK (DFFR_X1)        0.00       2.47 r
  library setup time                      -0.07       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X2)         0.00       0.00 r
  ex_mem/isZero_q_reg/QN (DFFR_X2)         0.12       0.12 r
  U7584/ZN (XNOR2_X2)                      0.07       0.19 r
  U7583/ZN (NOR2_X4)                       0.03       0.21 f
  U4113/ZN (INV_X16)                       0.02       0.24 r
  U8178/ZN (NAND2_X1)                      0.03       0.27 f
  U5290/ZN (INV_X4)                        0.11       0.37 r
  U4372/ZN (INV_X4)                        0.05       0.42 f
  U4373/ZN (NAND2_X2)                      0.22       0.64 r
  U4371/ZN (INV_X4)                        0.07       0.71 f
  U6642/ZN (OAI211_X1)                     0.09       0.79 r
  U4864/ZN (NAND3_X2)                      0.04       0.83 f
  U8312/ZN (NAND2_X2)                      0.04       0.87 r
  U8313/ZN (INV_X4)                        0.01       0.88 f
  U8314/ZN (NAND2_X2)                      0.03       0.92 r
  U8315/ZN (INV_X4)                        0.02       0.93 f
  U8316/ZN (NAND2_X2)                      0.04       0.97 r
  U8317/ZN (INV_X4)                        0.01       0.98 f
  U8318/ZN (NAND2_X2)                      0.03       1.02 r
  U8324/ZN (INV_X4)                        0.01       1.03 f
  U8325/ZN (NAND2_X2)                      0.05       1.08 r
  U8326/ZN (INV_X4)                        0.01       1.09 f
  U8327/ZN (NAND2_X2)                      0.03       1.12 r
  U8335/ZN (INV_X4)                        0.01       1.13 f
  U8336/ZN (NAND2_X2)                      0.05       1.18 r
  U8337/ZN (INV_X4)                        0.01       1.19 f
  U8338/ZN (NAND2_X2)                      0.03       1.22 r
  U8344/ZN (INV_X4)                        0.01       1.24 f
  U8345/ZN (NAND2_X2)                      0.05       1.28 r
  U8346/ZN (INV_X4)                        0.01       1.29 f
  U8347/ZN (NAND2_X2)                      0.03       1.32 r
  U8354/ZN (INV_X4)                        0.01       1.34 f
  U8355/ZN (NAND2_X2)                      0.05       1.38 r
  U8356/ZN (INV_X4)                        0.01       1.40 f
  U8357/ZN (NAND2_X2)                      0.03       1.43 r
  U8420/ZN (INV_X4)                        0.01       1.44 f
  U8363/ZN (NAND2_X2)                      0.05       1.49 r
  U8364/ZN (INV_X4)                        0.01       1.50 f
  U8365/ZN (NAND2_X2)                      0.03       1.53 r
  U8423/ZN (INV_X4)                        0.01       1.54 f
  U8372/ZN (NAND2_X2)                      0.05       1.59 r
  U8373/ZN (INV_X4)                        0.01       1.60 f
  U8374/ZN (NAND2_X2)                      0.03       1.63 r
  U8378/ZN (INV_X4)                        0.01       1.65 f
  U8379/ZN (NAND2_X2)                      0.04       1.68 r
  U4793/ZN (OAI21_X2)                      0.03       1.72 f
  U11028/Z (MUX2_X1)                       0.10       1.81 f
  U11027/ZN (INV_X1)                       0.03       1.84 r
  ifetch/dffa/q_reg[19]/D (DFFRS_X2)       0.00       1.84 r
  data arrival time                                   1.84

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  ifetch/dffa/q_reg[19]/CK (DFFRS_X2)      0.00       2.47 r
  library setup time                      -0.05       2.42
  data required time                                  2.42
  -----------------------------------------------------------
  data required time                                  2.42
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: id_ex/busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_ex/busB_sel_q_reg[0]/CK (DFFR_X2)                    0.00       0.00 r
  id_ex/busB_sel_q_reg[0]/QN (DFFR_X2)                    0.13       0.13 r
  U5833/ZN (INV_X4)                                       0.02       0.15 f
  U5598/ZN (NAND2_X4)                                     0.03       0.18 r
  U5594/ZN (INV_X8)                                       0.01       0.19 f
  U5597/ZN (NAND2_X4)                                     0.03       0.22 r
  U7553/ZN (INV_X8)                                       0.01       0.23 f
  U7779/ZN (NAND2_X4)                                     0.02       0.25 r
  U7873/ZN (AND3_X4)                                      0.05       0.30 r
  U7881/ZN (NAND2_X4)                                     0.02       0.32 f
  U8731/ZN (OAI21_X4)                                     0.04       0.35 r
  U8732/ZN (OAI21_X4)                                     0.04       0.39 f
  U6338/ZN (INV_X16)                                      0.03       0.42 r
  U8182/ZN (NAND2_X4)                                     0.02       0.43 f
  U8212/ZN (NAND2_X4)                                     0.02       0.45 r
  U5130/ZN (INV_X4)                                       0.01       0.47 f
  U8229/ZN (OAI211_X4)                                    0.05       0.51 r
  U5642/ZN (INV_X8)                                       0.02       0.53 f
  U5639/ZN (NAND2_X4)                                     0.03       0.57 r
  U5641/ZN (INV_X4)                                       0.01       0.58 f
  U5862/ZN (OAI21_X4)                                     0.04       0.61 r
  U5852/ZN (XNOR2_X2)                                     0.07       0.68 r
  U5851/ZN (INV_X4)                                       0.02       0.70 f
  U5850/ZN (NAND2_X4)                                     0.03       0.73 r
  U6002/ZN (NAND2_X2)                                     0.03       0.76 f
  U6976/ZN (INV_X4)                                       0.02       0.78 r
  U6974/ZN (NAND2_X4)                                     0.02       0.80 f
  U6359/ZN (NAND2_X2)                                     0.03       0.83 r
  U6318/ZN (INV_X4)                                       0.02       0.85 f
  U4617/ZN (NAND2_X2)                                     0.04       0.88 r
  U4231/ZN (NAND2_X4)                                     0.02       0.90 f
  U4230/ZN (NAND2_X4)                                     0.02       0.92 r
  U8926/ZN (XNOR2_X2)                                     0.07       1.00 r
  U7773/ZN (NAND2_X2)                                     0.03       1.02 f
  U8973/ZN (NAND2_X2)                                     0.03       1.05 r
  U8974/ZN (XNOR2_X2)                                     0.07       1.12 r
  U8975/ZN (INV_X4)                                       0.01       1.14 f
  U7739/ZN (NAND2_X4)                                     0.03       1.17 r
  U7231/ZN (INV_X4)                                       0.01       1.18 f
  U8982/ZN (OAI21_X4)                                     0.04       1.22 r
  U6822/ZN (XNOR2_X2)                                     0.08       1.30 r
  U4308/ZN (INV_X2)                                       0.02       1.32 f
  U7095/ZN (NAND3_X2)                                     0.04       1.36 r
  U6571/ZN (NAND2_X1)                                     0.03       1.39 f
  U5029/ZN (XNOR2_X1)                                     0.08       1.47 f
  U5251/Z (XOR2_X1)                                       0.10       1.57 f
  U5633/Z (MUX2_X2)                                       0.14       1.71 f
  U10537/ZN (AOI22_X2)                                    0.07       1.79 r
  U10538/ZN (NAND4_X2)                                    0.03       1.82 f
  ex_mem/aluRes_q_reg[7]/D (DFFR_X1)                      0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  ex_mem/aluRes_q_reg[7]/CK (DFFR_X1)                     0.00       2.47 r
  library setup time                                     -0.06       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.13       0.13 f
  U11265/ZN (NOR2_X1)                                     0.09       0.22 r
  U11264/ZN (NAND2_X1)                                    0.04       0.26 f
  U11263/ZN (NOR2_X1)                                     0.07       0.33 r
  U11262/ZN (NAND2_X1)                                    0.04       0.37 f
  U11261/ZN (NOR2_X1)                                     0.07       0.44 r
  U11260/ZN (NAND2_X1)                                    0.04       0.48 f
  U11259/ZN (NOR2_X1)                                     0.07       0.55 r
  U11258/ZN (NAND2_X1)                                    0.04       0.60 f
  U11257/ZN (NOR2_X1)                                     0.07       0.67 r
  U11256/ZN (NAND2_X1)                                    0.04       0.71 f
  U11255/ZN (NOR2_X1)                                     0.07       0.78 r
  U11254/ZN (NAND2_X1)                                    0.04       0.82 f
  U11253/ZN (NOR2_X1)                                     0.07       0.89 r
  U11252/ZN (NAND2_X1)                                    0.04       0.93 f
  U11251/ZN (NOR2_X1)                                     0.07       1.00 r
  U11250/ZN (NAND2_X1)                                    0.04       1.04 f
  U11249/ZN (NOR2_X1)                                     0.07       1.11 r
  U11248/ZN (NAND2_X1)                                    0.04       1.15 f
  U11247/ZN (NOR2_X1)                                     0.07       1.22 r
  U11246/ZN (NAND2_X1)                                    0.04       1.27 f
  U11245/ZN (NOR2_X1)                                     0.07       1.34 r
  U11244/ZN (NAND2_X1)                                    0.04       1.38 f
  U11243/ZN (NOR2_X1)                                     0.07       1.45 r
  U11242/ZN (NAND2_X1)                                    0.04       1.49 f
  U11241/ZN (NOR2_X1)                                     0.07       1.56 r
  U11240/ZN (NAND2_X1)                                    0.04       1.60 f
  U11239/ZN (NOR2_X1)                                     0.07       1.67 r
  U11074/Z (XOR2_X1)                                      0.04       1.71 f
  U11073/Z (MUX2_X1)                                      0.12       1.83 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X2)                    0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   2.47       2.47
  clock network delay (ideal)                             0.00       2.47
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X2)                   0.00       2.47 r
  library setup time                                     -0.05       2.42
  data required time                                                 2.42
  --------------------------------------------------------------------------
  data required time                                                 2.42
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10814/ZN (AOI22_X1)                     0.08       1.76 r
  U10813/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[26]/D (DFFR_X2)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[26]/CK (DFFR_X2)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10893/ZN (AOI22_X1)                     0.08       1.76 r
  U10892/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[1]/D (DFFR_X1)         0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[1]/CK (DFFR_X1)        0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10888/ZN (AOI22_X1)                     0.08       1.76 r
  U10887/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[3]/D (DFFR_X1)         0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[3]/CK (DFFR_X1)        0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10883/ZN (AOI22_X1)                     0.08       1.76 r
  U10882/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[5]/D (DFFR_X1)         0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[5]/CK (DFFR_X1)        0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10845/ZN (AOI22_X1)                     0.08       1.76 r
  U10844/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[15]/D (DFFR_X1)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[15]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10843/ZN (AOI22_X1)                     0.08       1.76 r
  U10842/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[16]/D (DFFR_X1)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[16]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10841/ZN (AOI22_X1)                     0.08       1.76 r
  U10840/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[17]/D (DFFR_X1)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[17]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10839/ZN (AOI22_X1)                     0.08       1.76 r
  U10838/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[18]/D (DFFR_X1)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[18]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10837/ZN (AOI22_X1)                     0.08       1.76 r
  U10836/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[19]/D (DFFR_X1)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[19]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10835/ZN (AOI22_X1)                     0.08       1.76 r
  U10834/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[20]/D (DFFR_X1)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[20]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10833/ZN (AOI22_X1)                     0.08       1.76 r
  U10832/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[21]/D (DFFR_X1)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[21]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10831/ZN (AOI22_X1)                     0.08       1.76 r
  U10830/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[22]/D (DFFR_X1)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[22]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/instr_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U11478/ZN (NOR2_X1)                      0.10       0.32 r
  U11477/ZN (AND2_X1)                      0.07       0.39 r
  U11476/ZN (NAND2_X1)                     0.06       0.45 f
  U11475/ZN (INV_X1)                       0.07       0.51 r
  U11474/ZN (NAND2_X1)                     0.06       0.57 f
  U11473/ZN (INV_X1)                       0.07       0.64 r
  U11472/ZN (NOR2_X1)                      0.04       0.68 f
  U11471/ZN (INV_X1)                       0.06       0.74 r
  U11310/Z (XOR2_X1)                       0.09       0.83 r
  U11305/ZN (NOR3_X1)                      0.03       0.86 f
  U11304/ZN (NAND4_X1)                     0.10       0.95 r
  U11303/ZN (AOI21_X1)                     0.04       0.99 f
  U11302/ZN (INV_X1)                       0.04       1.03 r
  U4460/ZN (OAI21_X2)                      0.04       1.07 f
  U5193/ZN (NAND3_X2)                      0.28       1.35 r
  U4109/ZN (OR2_X2)                        0.23       1.58 r
  U5292/ZN (INV_X4)                        0.10       1.68 f
  U10829/ZN (AOI22_X1)                     0.08       1.76 r
  U10828/ZN (INV_X1)                       0.03       1.79 f
  if_id/instr_q_reg[23]/D (DFFR_X1)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.47       2.47
  clock network delay (ideal)              0.00       2.47
  if_id/instr_q_reg[23]/CK (DFFR_X1)       0.00       2.47 r
  library setup time                      -0.06       2.40
  data required time                                  2.40
  -----------------------------------------------------------
  data required time                                  2.40
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.61


1
