-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    imgG_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_empty_n : IN STD_LOGIC;
    imgG_read : OUT STD_LOGIC;
    imgRB_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_full_n : IN STD_LOGIC;
    imgRB_write : OUT STD_LOGIC;
    height : IN STD_LOGIC_VECTOR (11 downto 0);
    width : IN STD_LOGIC_VECTOR (11 downto 0);
    bayerPhase_c1_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    bayerPhase_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    bayerPhase_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    bayerPhase_c1_empty_n : IN STD_LOGIC;
    bayerPhase_c1_read : OUT STD_LOGIC;
    bayerPhase_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    bayerPhase_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    bayerPhase_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    bayerPhase_c_full_n : IN STD_LOGIC;
    bayerPhase_c_write : OUT STD_LOGIC );
end;


architecture behav of kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal bayerPhase_c1_blk_n : STD_LOGIC;
    signal bayerPhase_c_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal loopHeight_fu_203_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal loopHeight_reg_441 : STD_LOGIC_VECTOR (11 downto 0);
    signal loopWidth_fu_209_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal loopWidth_reg_446 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_phase_fu_215_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_phase_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln622_1_i_reg_456 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0_0_09501387_lcssa1439_i_load_reg_465 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_0_0_09491390_lcssa1441_i_load_reg_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09481393_lcssa1443_i_load_reg_475 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_21417_lcssa1451_i_load_reg_480 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_21420_lcssa1453_i_load_reg_485 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_21423_lcssa1455_i_load_reg_490 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09141484_lcssa1521_i_load_reg_495 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09151486_lcssa1523_i_load_reg_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09161488_lcssa1525_i_load_reg_505 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_114791491_lcssa1527_i_load_reg_510 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_114811493_lcssa1529_i_load_reg_515 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_114831495_lcssa1531_i_load_reg_520 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09081496_lcssa1533_i_load_reg_525 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09091498_lcssa1535_i_load_reg_530 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09101500_lcssa1537_i_load_reg_535 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln630_fu_293_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln630_reg_540 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_545 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp203_i_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp203_i_reg_550 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_i_fu_322_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_i_reg_555 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal red_i_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal red_i_reg_560 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_idle : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_write : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_0_2_0_0_09101500_lcssa1537_i_fu_128 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09091498_lcssa1535_i_fu_124 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09081496_lcssa1533_i_fu_120 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_114831495_lcssa1531_i_fu_116 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_114811493_lcssa1529_i_fu_112 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_114791491_lcssa1527_i_fu_108 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09161488_lcssa1525_i_fu_104 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09151486_lcssa1523_i_fu_100 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09141484_lcssa1521_i_fu_96 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_21423_lcssa1455_i_fu_92 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_21420_lcssa1453_i_fu_88 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_21417_lcssa1451_i_fu_84 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09481393_lcssa1443_i_fu_80 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09491390_lcssa1441_i_fu_76 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09501387_lcssa1439_i_fu_72 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_68 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal y_4_fu_242_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln630_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bayerPhase_c1_read_local : STD_LOGIC;
    signal bayerPhase_c_write_local : STD_LOGIC;
    signal and310_i_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and310_cast_i_fu_318_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgG_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        imgG_empty_n : IN STD_LOGIC;
        imgG_read : OUT STD_LOGIC;
        imgRB_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        imgRB_full_n : IN STD_LOGIC;
        imgRB_write : OUT STD_LOGIC;
        p_0_2_0_0_09101500_lcssa1537_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_09091498_lcssa1535_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_09081496_lcssa1533_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0948_114831495_lcssa1531_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0949_114811493_lcssa1529_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0950_114791491_lcssa1527_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_09161488_lcssa1525_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_09151486_lcssa1523_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_09141484_lcssa1521_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0948_21423_lcssa1455_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0949_21420_lcssa1453_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0950_21417_lcssa1451_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_09481393_lcssa1443_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_09491390_lcssa1441_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_09501387_lcssa1439_i : IN STD_LOGIC_VECTOR (7 downto 0);
        loopWidth_i : IN STD_LOGIC_VECTOR (11 downto 0);
        cmp203_i : IN STD_LOGIC_VECTOR (0 downto 0);
        empty_51 : IN STD_LOGIC_VECTOR (0 downto 0);
        xor_i : IN STD_LOGIC_VECTOR (14 downto 0);
        empty : IN STD_LOGIC_VECTOR (11 downto 0);
        cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
        red_i : IN STD_LOGIC_VECTOR (0 downto 0);
        p_0_2_0_0_09101501_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_09101501_i_out_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_09091499_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_09091499_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_09081497_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_09081497_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0948_114831494_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0948_114831494_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0949_114811492_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0949_114811492_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0950_114791490_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0950_114791490_i_out_ap_vld : OUT STD_LOGIC;
        p_0_2_0_0_09161489_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_09161489_i_out_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_09151487_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_09151487_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_09141485_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_09141485_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0948_21422_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0948_21422_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0949_21419_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0949_21419_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0950_21416_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0950_21416_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_09481392_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_09481392_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_09491389_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_09491389_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_09501386_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_09501386_i_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158 : component kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start,
        ap_done => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done,
        ap_idle => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_idle,
        ap_ready => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready,
        imgG_dout => imgG_dout,
        imgG_num_data_valid => ap_const_lv3_0,
        imgG_fifo_cap => ap_const_lv3_0,
        imgG_empty_n => imgG_empty_n,
        imgG_read => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read,
        imgRB_din => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_din,
        imgRB_num_data_valid => ap_const_lv3_0,
        imgRB_fifo_cap => ap_const_lv3_0,
        imgRB_full_n => imgRB_full_n,
        imgRB_write => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_write,
        p_0_2_0_0_09101500_lcssa1537_i => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535,
        p_0_1_0_0_09091498_lcssa1535_i => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530,
        p_0_0_0_0_09081496_lcssa1533_i => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525,
        p_0_0_0948_114831495_lcssa1531_i => p_0_0_0948_114831495_lcssa1531_i_load_reg_520,
        p_0_0_0949_114811493_lcssa1529_i => p_0_0_0949_114811493_lcssa1529_i_load_reg_515,
        p_0_0_0950_114791491_lcssa1527_i => p_0_0_0950_114791491_lcssa1527_i_load_reg_510,
        p_0_2_0_0_09161488_lcssa1525_i => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505,
        p_0_1_0_0_09151486_lcssa1523_i => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500,
        p_0_0_0_0_09141484_lcssa1521_i => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495,
        p_0_0_0948_21423_lcssa1455_i => p_0_0_0948_21423_lcssa1455_i_load_reg_490,
        p_0_0_0949_21420_lcssa1453_i => p_0_0_0949_21420_lcssa1453_i_load_reg_485,
        p_0_0_0950_21417_lcssa1451_i => p_0_0_0950_21417_lcssa1451_i_load_reg_480,
        p_0_0_09481393_lcssa1443_i => p_0_0_09481393_lcssa1443_i_load_reg_475,
        p_0_0_09491390_lcssa1441_i => p_0_0_09491390_lcssa1441_i_load_reg_470,
        p_0_0_09501387_lcssa1439_i => p_0_0_09501387_lcssa1439_i_load_reg_465,
        loopWidth_i => loopWidth_reg_446,
        cmp203_i => cmp203_i_reg_550,
        empty_51 => x_phase_reg_451,
        xor_i => xor_i_reg_555,
        empty => width,
        cmp59_i => cmp59_i_reg_545,
        red_i => red_i_reg_560,
        p_0_2_0_0_09101501_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out,
        p_0_2_0_0_09101501_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out_ap_vld,
        p_0_1_0_0_09091499_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out,
        p_0_1_0_0_09091499_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out_ap_vld,
        p_0_0_0_0_09081497_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out,
        p_0_0_0_0_09081497_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out_ap_vld,
        p_0_0_0948_114831494_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out,
        p_0_0_0948_114831494_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out_ap_vld,
        p_0_0_0949_114811492_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out,
        p_0_0_0949_114811492_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out_ap_vld,
        p_0_0_0950_114791490_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out,
        p_0_0_0950_114791490_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out_ap_vld,
        p_0_2_0_0_09161489_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out,
        p_0_2_0_0_09161489_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out_ap_vld,
        p_0_1_0_0_09151487_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out,
        p_0_1_0_0_09151487_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out_ap_vld,
        p_0_0_0_0_09141485_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out,
        p_0_0_0_0_09141485_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out_ap_vld,
        p_0_0_0948_21422_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out,
        p_0_0_0948_21422_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out_ap_vld,
        p_0_0_0949_21419_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out,
        p_0_0_0949_21419_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out_ap_vld,
        p_0_0_0950_21416_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out,
        p_0_0_0950_21416_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out_ap_vld,
        p_0_0_09481392_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out,
        p_0_0_09481392_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out_ap_vld,
        p_0_0_09491389_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out,
        p_0_0_09491389_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out_ap_vld,
        p_0_0_09501386_i_out => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out,
        p_0_0_09501386_i_out_ap_vld => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln630_fu_237_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready = ap_const_logic_1)) then 
                    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_68 <= ap_const_lv12_0;
            elsif (((icmp_ln630_fu_237_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                y_fu_68 <= y_4_fu_242_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cmp203_i_reg_550 <= cmp203_i_fu_302_p2;
                cmp59_i_reg_545 <= cmp59_i_fu_297_p2;
                p_0_0_09481393_lcssa1443_i_load_reg_475 <= p_0_0_09481393_lcssa1443_i_fu_80;
                p_0_0_0948_114831495_lcssa1531_i_load_reg_520 <= p_0_0_0948_114831495_lcssa1531_i_fu_116;
                p_0_0_0948_21423_lcssa1455_i_load_reg_490 <= p_0_0_0948_21423_lcssa1455_i_fu_92;
                p_0_0_09491390_lcssa1441_i_load_reg_470 <= p_0_0_09491390_lcssa1441_i_fu_76;
                p_0_0_0949_114811493_lcssa1529_i_load_reg_515 <= p_0_0_0949_114811493_lcssa1529_i_fu_112;
                p_0_0_0949_21420_lcssa1453_i_load_reg_485 <= p_0_0_0949_21420_lcssa1453_i_fu_88;
                p_0_0_09501387_lcssa1439_i_load_reg_465 <= p_0_0_09501387_lcssa1439_i_fu_72;
                p_0_0_0950_114791491_lcssa1527_i_load_reg_510 <= p_0_0_0950_114791491_lcssa1527_i_fu_108;
                p_0_0_0950_21417_lcssa1451_i_load_reg_480 <= p_0_0_0950_21417_lcssa1451_i_fu_84;
                p_0_0_0_0_09081496_lcssa1533_i_load_reg_525 <= p_0_0_0_0_09081496_lcssa1533_i_fu_120;
                p_0_0_0_0_09141484_lcssa1521_i_load_reg_495 <= p_0_0_0_0_09141484_lcssa1521_i_fu_96;
                p_0_1_0_0_09091498_lcssa1535_i_load_reg_530 <= p_0_1_0_0_09091498_lcssa1535_i_fu_124;
                p_0_1_0_0_09151486_lcssa1523_i_load_reg_500 <= p_0_1_0_0_09151486_lcssa1523_i_fu_100;
                p_0_2_0_0_09101500_lcssa1537_i_load_reg_535 <= p_0_2_0_0_09101500_lcssa1537_i_fu_128;
                p_0_2_0_0_09161488_lcssa1525_i_load_reg_505 <= p_0_2_0_0_09161488_lcssa1525_i_fu_104;
                trunc_ln630_reg_540 <= trunc_ln630_fu_293_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                loopHeight_reg_441 <= loopHeight_fu_203_p2;
                loopWidth_reg_446 <= loopWidth_fu_209_p2;
                trunc_ln622_1_i_reg_456 <= bayerPhase_c1_dout(15 downto 1);
                x_phase_reg_451 <= x_phase_fu_215_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_0_0_09481393_lcssa1443_i_fu_80 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out_ap_vld = ap_const_logic_1))) then
                p_0_0_0948_114831495_lcssa1531_i_fu_116 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_0_0_0948_21423_lcssa1455_i_fu_92 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_0_0_09491390_lcssa1441_i_fu_76 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out_ap_vld = ap_const_logic_1))) then
                p_0_0_0949_114811493_lcssa1529_i_fu_112 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_0_0_0949_21420_lcssa1453_i_fu_88 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_0_0_09501387_lcssa1439_i_fu_72 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out_ap_vld = ap_const_logic_1))) then
                p_0_0_0950_114791491_lcssa1527_i_fu_108 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_0_0_0950_21417_lcssa1451_i_fu_84 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_09081496_lcssa1533_i_fu_120 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_09141484_lcssa1521_i_fu_96 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_09091498_lcssa1535_i_fu_124 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_09151486_lcssa1523_i_fu_100 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out_ap_vld = ap_const_logic_1))) then
                p_0_2_0_0_09101500_lcssa1537_i_fu_128 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out_ap_vld = ap_const_logic_1))) then
                p_0_2_0_0_09161488_lcssa1525_i_fu_104 <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                red_i_reg_560 <= red_i_fu_328_p2;
                xor_i_reg_555 <= xor_i_fu_322_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state2, grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done, ap_CS_fsm_state4, icmp_ln630_fu_237_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln630_fu_237_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    and310_cast_i_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and310_i_fu_313_p2),15));
    and310_i_fu_313_p2 <= (trunc_ln630_reg_540 xor ap_const_lv1_1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done)
    begin
        if ((grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, bayerPhase_c1_empty_n, bayerPhase_c_full_n)
    begin
                ap_block_state1 <= ((bayerPhase_c_full_n = ap_const_logic_0) or (bayerPhase_c1_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln630_fu_237_p2)
    begin
        if (((icmp_ln630_fu_237_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    bayerPhase_c1_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, bayerPhase_c1_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            bayerPhase_c1_blk_n <= bayerPhase_c1_empty_n;
        else 
            bayerPhase_c1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bayerPhase_c1_read <= bayerPhase_c1_read_local;

    bayerPhase_c1_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            bayerPhase_c1_read_local <= ap_const_logic_1;
        else 
            bayerPhase_c1_read_local <= ap_const_logic_0;
        end if; 
    end process;


    bayerPhase_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, bayerPhase_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            bayerPhase_c_blk_n <= bayerPhase_c_full_n;
        else 
            bayerPhase_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bayerPhase_c_din <= bayerPhase_c1_dout;
    bayerPhase_c_write <= bayerPhase_c_write_local;

    bayerPhase_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            bayerPhase_c_write_local <= ap_const_logic_1;
        else 
            bayerPhase_c_write_local <= ap_const_logic_0;
        end if; 
    end process;

    cmp203_i_fu_302_p2 <= "0" when (y_fu_68 = ap_const_lv12_0) else "1";
    cmp59_i_fu_297_p2 <= "1" when (unsigned(y_fu_68) < unsigned(height)) else "0";
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
    icmp_ln630_fu_237_p2 <= "1" when (y_fu_68 = loopHeight_reg_441) else "0";

    imgG_read_assign_proc : process(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            imgG_read <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
        else 
            imgG_read <= ap_const_logic_0;
        end if; 
    end process;

    imgRB_din <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_din;

    imgRB_write_assign_proc : process(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            imgRB_write <= grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgRB_write;
        else 
            imgRB_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln630_fu_237_p2)
    begin
        if (((icmp_ln630_fu_237_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    loopHeight_fu_203_p2 <= std_logic_vector(unsigned(height) + unsigned(ap_const_lv12_1));
    loopWidth_fu_209_p2 <= std_logic_vector(unsigned(width) + unsigned(ap_const_lv12_1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    red_i_fu_328_p2 <= "1" when (and310_cast_i_fu_318_p1 = trunc_ln622_1_i_reg_456) else "0";
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln630_fu_293_p1 <= y_fu_68(1 - 1 downto 0);
    x_phase_fu_215_p1 <= bayerPhase_c1_dout(1 - 1 downto 0);
    xor_i_fu_322_p2 <= (trunc_ln622_1_i_reg_456 xor and310_cast_i_fu_318_p1);
    y_4_fu_242_p2 <= std_logic_vector(unsigned(y_fu_68) + unsigned(ap_const_lv12_1));
end behav;
