# compile verilog/system verilog design source files
verilog xil_defaultlib  "sim_tb_func_impl.v" --include "../../../../lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../../lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../../lab2.srcs/sim_1/new/sim_tb.v" --include "../../../../lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../../lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"

# Do not sort compile order
nosort
