
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:58 on Nov 18,2025
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 21:24:58 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:58 on Nov 18,2025
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 21:24:58 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:58 on Nov 18,2025
# vcom -reportprogress 300 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 21:24:58 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:59 on Nov 18,2025
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity L1_Cache
# End time: 21:24:59 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 21:24:59 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:14 on Nov 18,2025
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 21:26:14 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:14 on Nov 18,2025
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 21:26:15 on Nov 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:15 on Nov 18,2025
# vcom -reportprogress 300 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 21:26:15 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:15 on Nov 18,2025
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity L1_Cache
# End time: 21:26:15 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:26:16 on Nov 18,2025, Elapsed time: 0:01:17
# Errors: 1, Warnings: 5
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 21:26:16 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:49 on Nov 18,2025
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 21:47:49 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:49 on Nov 18,2025
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 21:47:49 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:49 on Nov 18,2025
# vcom -reportprogress 300 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# ** Error: L1_Cache.vhd(42): (vcom-1136) Unknown identifier "ceil".
# ** Error: L1_Cache.vhd(44): (vcom-1136) Unknown identifier "ceil".
# ** Note: L1_Cache.vhd(207): VHDL Compiler exiting
# End time: 21:47:49 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 7
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom L1_Cache.vhd"
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:05 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 21:49:06 on Nov 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:06 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 21:49:06 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:49:06 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# ** Error: L1_Cache.vhd(42): (vcom-1136) Unknown identifier "ceil".
# ** Error: L1_Cache.vhd(44): (vcom-1136) Unknown identifier "ceil".
# ** Note: L1_Cache.vhd(207): VHDL Compiler exiting
# End time: 21:49:06 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 7
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 L1_Cache.vhd"
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:51:37 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 21:51:37 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:51:37 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 21:51:37 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:51:37 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 21:51:37 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:51:37 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading entity L1_Cache
# End time: 21:51:37 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:51:38 on Nov 18,2025, Elapsed time: 0:25:22
# Errors: 3, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 21:51:38 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:43 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 22:23:43 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:43 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 22:23:44 on Nov 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:44 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 22:23:44 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:44 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading entity L1_Cache
# End time: 22:23:44 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:23:45 on Nov 18,2025, Elapsed time: 0:32:07
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 22:23:45 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
examine -radix hex /cpu_tb/cpu/datapath/IR
# ** UI-Msg: (vish-4014) No objects found matching '/cpu_tb/cpu/datapath/IR'.
# 
examine -radix hex /cpu_tb/cpu/ct/PC
# 0040008C
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:53 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 22:47:54 on Nov 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:54 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 22:47:54 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:54 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 22:47:54 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:54 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading entity L1_Cache
# End time: 22:47:54 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:47:55 on Nov 18,2025, Elapsed time: 0:24:10
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 22:47:55 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
examine -radix hex /cpu_tb/cpu/ct/PC
# 0040008C
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:40 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 23:21:40 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:40 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 23:21:40 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:40 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 23:21:40 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:21:40 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading entity L1_Cache
# End time: 23:21:40 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:21:41 on Nov 18,2025, Elapsed time: 0:33:46
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 23:21:41 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
examine -radix hex /cpu_tb/cpu/ct/PC
# 00400088
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:48 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 23:22:48 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:48 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 23:22:48 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:48 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 23:22:48 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:48 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading entity L1_Cache
# End time: 23:22:49 on Nov 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:22:49 on Nov 18,2025, Elapsed time: 0:01:08
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 23:22:50 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
examine -radix hex /cpu_tb/cpu/ct/PC
# 00400088
examine -radix hex /cpu_tb/cpu/ct/PC
# 00400088
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:24:27 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 23:24:27 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:24:27 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 23:24:28 on Nov 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:24:28 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 23:24:28 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:24:28 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading entity L1_Cache
# End time: 23:24:28 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:24:29 on Nov 18,2025, Elapsed time: 0:01:39
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 23:24:29 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
examine -radix hex /cpu_tb/cpu/ct/PC
# 00400088
examine -radix hex /cpu_tb/cpu/ct/PC
# 00400088
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:01 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 23:25:01 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:01 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 23:25:01 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:01 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 23:25:01 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:01 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading entity L1_Cache
# End time: 23:25:02 on Nov 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:25:03 on Nov 18,2025, Elapsed time: 0:00:34
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 23:25:03 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
examine -radix hex /cpu_tb/cpu/ct/PC
# 0040008C
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:40 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 23:25:40 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:40 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 23:25:40 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:40 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 23:25:40 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:40 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading entity L1_Cache
# End time: 23:25:40 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:25:41 on Nov 18,2025, Elapsed time: 0:00:38
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 23:25:41 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 16260 ns  Iteration: 3  Instance: /cpu_tb/cpu/ct
examine -radix hex /cpu_tb/cpu/ct/PC
# 0040008C
do sim.do
# Error 133: Unable to remove directory "C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/bruno/OneDrive/Documentos/1_Ensino/Engenharia_de_computacao/Semestre_VII/Arquitetura_e_Organizacao_de_Computadores/T1_AOC/L1_MIPS_MultiCiclo_Hold_Atraso/ModelSimT1.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:35:27 on Nov 18,2025
# vcom -reportprogress 300 -2008 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 23:35:27 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:35:27 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 23:35:27 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:35:27 on Nov 18,2025
# vcom -reportprogress 300 -2008 L1_Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity L1_Cache
# -- Compiling architecture Behavioral of L1_Cache
# End time: 23:35:27 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:35:27 on Nov 18,2025
# vcom -reportprogress 300 -2008 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# -- Loading package NUMERIC_STD
# -- Loading entity L1_Cache
# End time: 23:35:27 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:35:28 on Nov 18,2025, Elapsed time: 0:09:47
# Errors: 2, Warnings: 1
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 23:35:28 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(cpu_tb)
# Loading work.ram_mem(ram_mem)
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)
# Loading work.datapath(datapath)
# Loading work.reg_bank(reg_bank)
# Loading work.reg32bit(reg32bit)
# Loading work.alu(alu)
# Loading work.multiplica(multiplica)
# Loading work.divide(divide)
# Loading work.control_unit(control_unit)
# Loading work.l1_cache(behavioral)
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
