{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@324:367@HdlStmProcess", "\t\t\tendcase\n\t\tend\n\tend\nend\n\nalways @(posedge s_axi_aclk)\nbegin\n\tif (s_axi_aresetn == 1'b0) begin\n\t\tup_rdata <= 'h00;\n\tend else begin\n\t\tcase (up_addr[11:0])\n\t\t12'h000: up_rdata <= PCORE_VERSION;\n\t\t12'h001: up_rdata <= PCORE_ID;\n\t\t12'h002: up_rdata <= up_scratch;\n\t\t12'h020: up_rdata <= up_irq_mask;\n\t\t12'h021: up_rdata <= up_irq_pending;\n\t\t12'h022: up_rdata <= up_irq_source;\n\t\t12'h100: up_rdata <= {up_pause, up_enable};\n\t\t12'h101: up_rdata <= up_transfer_id;\n\t\t12'h102: up_rdata <= up_dma_req_valid;\n\t\t12'h103: up_rdata <= {31'h00, up_dma_cyclic}; // Flags\n\t\t12'h104: up_rdata <= HAS_DEST_ADDR ? {up_dma_dest_address,{C_ADDR_ALIGN_BITS{1'b0}}} : 'h00;\n\t\t12'h105: up_rdata <= HAS_SRC_ADDR ? {up_dma_src_address,{C_ADDR_ALIGN_BITS{1'b0}}} : 'h00;\n\t\t12'h106: up_rdata <= up_dma_x_length;\n\t\t12'h107: up_rdata <= C_2D_TRANSFER ? up_dma_y_length : 'h00;\n\t\t12'h108: up_rdata <= C_2D_TRANSFER ? up_dma_dest_stride : 'h00;\n\t\t12'h109: up_rdata <= C_2D_TRANSFER ? up_dma_src_stride : 'h00;\n\t\t12'h10a: up_rdata <= up_transfer_done_bitmap;\n\t\t12'h10b: up_rdata <= up_transfer_id_eot;\n\t\t12'h10c: up_rdata <= 'h00; // Status\n\t\t12'h10d: up_rdata <= m_dest_axi_awaddr; //HAS_DEST_ADDR ? 'h00 : 'h00; // Current dest address\n\t\t12'h10e: up_rdata <= m_src_axi_araddr; //HAS_SRC_ADDR ? 'h00 : 'h00; // Current src address\n\t\t12'h10f: up_rdata <= {src_response_id, 1'b0, src_data_id, 1'b0, src_address_id, 1'b0, src_request_id,\n\t\t\t\t\t\t\t1'b0, dest_response_id, 1'b0, dest_data_id, 1'b0, dest_address_id, 1'b0, dest_request_id};\n\t\t12'h110: up_rdata <= dbg_status;\n\t\tdefault: up_rdata <= 'h00;\n\t\tendcase\n\tend\nend\n\n// Request ID and Request done bitmap handling\nalways @(posedge s_axi_aclk)\nbegin\n\tif (s_axi_aresetn == 1'b0 || up_enable == 1'b0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[345, "\t\t12'h104: up_rdata <= HAS_DEST_ADDR ? {up_dma_dest_address,{C_ADDR_ALIGN_BITS{1'b0}}} : 'h00;\n"], [346, "\t\t12'h105: up_rdata <= HAS_SRC_ADDR ? {up_dma_src_address,{C_ADDR_ALIGN_BITS{1'b0}}} : 'h00;\n"]], "Add": [[346, "\t\t12'h104: up_rdata <= HAS_DEST_ADDR ? {up_dma_dest_address,{BYTES_PER_BEAT_WIDTH_DEST{1'b0}}} : 'h00;\n"], [346, "\t\t12'h105: up_rdata <= HAS_SRC_ADDR ? {up_dma_src_address,{BYTES_PER_BEAT_WIDTH_SRC{1'b0}}} : 'h00;\n"]]}}