

================================================================
== Vivado HLS Report for 'attention_exp'
================================================================
* Date:           Mon Nov 25 00:15:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       10|       10| 0.100 us | 0.100 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     24|       0|   1020|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        2|      -|    1805|    385|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     24|    1805|   1453|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     10|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_287_p2     |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_2_fu_393_p2     |     *    |      4|  0|  20|          31|          32|
    |mul_ln1118_3_fu_511_p2     |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_fu_169_p2       |     *    |      4|  0|  20|          32|          32|
    |mul_ln1148_1_fu_448_p2     |     *    |      4|  0|  22|          32|          33|
    |mul_ln1148_fu_223_p2       |     *    |      4|  0|  22|          32|          33|
    |add_ln703_16_fu_324_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln703_17_fu_425_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln703_18_fu_543_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln703_19_fu_567_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln703_fu_319_p2        |     +    |      0|  0|  39|          32|          23|
    |sub_ln1148_5_fu_135_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln1148_6_fu_239_p2     |     -    |      0|  0|  72|           1|          65|
    |sub_ln1148_7_fu_268_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln1148_8_fu_463_p2     |     -    |      0|  0|  72|           1|          65|
    |sub_ln1148_9_fu_492_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln1148_fu_361_p2       |     -    |      0|  0|  38|           1|          31|
    |sub_ln703_16_fu_201_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln703_17_fu_329_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln703_18_fu_429_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln703_19_fu_548_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln703_fu_83_p2         |     -    |      0|  0|  39|           1|          32|
    |ap_condition_239           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_242           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_251           |    and   |      0|  0|   2|           1|           1|
    |select_ln1148_1_fu_380_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln1148_3_fu_261_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln1148_4_fu_274_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln1148_5_fu_485_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln1148_6_fu_498_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln1148_fu_155_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln58_1_fu_214_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln58_2_fu_342_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln58_3_fu_442_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln58_4_fu_561_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln58_fu_105_p3      |  select  |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     24|  0|1020|         376|         961|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12     |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_agg_result_V_0_lcssa_reg_56  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter6_agg_result_V_0_lcssa_reg_56  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter8_agg_result_V_0_lcssa_reg_56  |   9|          2|   32|         64|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  48|         10|  128|        320|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add_ln703_16_reg_671                               |  32|   0|   32|          0|
    |add_ln703_16_reg_671_pp0_iter6_reg                 |  32|   0|   32|          0|
    |add_ln703_17_reg_703                               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_agg_result_V_0_lcssa_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_agg_result_V_0_lcssa_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_agg_result_V_0_lcssa_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_agg_result_V_0_lcssa_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_agg_result_V_0_lcssa_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_agg_result_V_0_lcssa_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_agg_result_V_0_lcssa_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_agg_result_V_0_lcssa_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_agg_result_V_0_lcssa_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_agg_result_V_0_lcssa_reg_56   |  32|   0|   32|          0|
    |in_V_int_reg                                       |  32|   0|   32|          0|
    |in_V_read_reg_573                                  |  32|   0|   32|          0|
    |mul_ln1148_1_reg_713                               |  64|   0|   65|          1|
    |mul_ln1148_reg_634                                 |  64|   0|   65|          1|
    |p_Val2_43_reg_649                                  |  32|   0|   32|          0|
    |p_Val2_44_reg_686                                  |  32|   0|   32|          0|
    |p_Val2_45_reg_728                                  |  32|   0|   32|          0|
    |p_Val2_s_reg_608                                   |  32|   0|   32|          0|
    |select_ln1148_1_reg_681                            |  31|   0|   31|          0|
    |select_ln1148_4_reg_644                            |  32|   0|   32|          0|
    |select_ln1148_6_reg_723                            |  32|   0|   32|          0|
    |select_ln1148_reg_603                              |  32|   0|   32|          0|
    |select_ln58_1_reg_625                              |   1|   0|    1|          0|
    |select_ln58_2_reg_677                              |   1|   0|    1|          0|
    |select_ln58_3_reg_709                              |   1|   0|    1|          0|
    |select_ln58_reg_594                                |   1|   0|    1|          0|
    |sext_ln1148_reg_629                                |  65|   0|   65|          0|
    |sub_ln703_reg_589                                  |  32|   0|   32|          0|
    |tmp_28_reg_581                                     |   1|   0|    1|          0|
    |tmp_31_reg_598                                     |   1|   0|    1|          0|
    |tmp_32_reg_615                                     |   1|   0|    1|          0|
    |tmp_34_reg_620                                     |   1|   0|    1|          0|
    |tmp_36_reg_656                                     |   1|   0|    1|          0|
    |tmp_38_reg_661                                     |   1|   0|    1|          0|
    |tmp_39_reg_693                                     |   1|   0|    1|          0|
    |tmp_41_reg_698                                     |   1|   0|    1|          0|
    |tmp_43_reg_718                                     |  30|   0|   30|          0|
    |tmp_44_reg_734                                     |   1|   0|    1|          0|
    |tmp_46_reg_739                                     |   1|   0|    1|          0|
    |tmp_reg_639                                        |  31|   0|   31|          0|
    |add_ln703_17_reg_703                               |  64|  32|   32|          0|
    |in_V_read_reg_573                                  |  64|  32|   32|          0|
    |p_Val2_43_reg_649                                  |  64|  32|   32|          0|
    |p_Val2_44_reg_686                                  |  64|  32|   32|          0|
    |p_Val2_s_reg_608                                   |  64|  32|   32|          0|
    |select_ln58_1_reg_625                              |  64|  32|    1|          0|
    |select_ln58_2_reg_677                              |  64|  32|    1|          0|
    |select_ln58_3_reg_709                              |  64|  32|    1|          0|
    |select_ln58_reg_594                                |  64|  32|    1|          0|
    |sext_ln1148_reg_629                                |   2|   1|   65|          0|
    |sub_ln703_reg_589                                  |  64|  32|   32|          0|
    |tmp_28_reg_581                                     |  64|  32|    1|          0|
    |tmp_31_reg_598                                     |  64|  32|    1|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |1805| 385| 1300|          2|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------+-----+-----+------------+---------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | attention_exp | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | attention_exp | return value |
|ap_return  | out |   32| ap_ctrl_hs | attention_exp | return value |
|in_V       |  in |   32|   ap_none  |      in_V     |    scalar    |
+-----------+-----+-----+------------+---------------+--------------+

