// Seed: 905984470
module module_0 ();
  logic id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input uwire id_2,
    output uwire id_3,
    output tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    input wire id_7,
    output uwire id_8,
    input uwire id_9,
    output wand id_10,
    input supply1 id_11,
    input supply1 id_12,
    output tri id_13,
    output uwire id_14
);
  assign id_4 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4,
    output supply1 id_5,
    input tri1 id_6
    , id_8
);
  logic [7:0] id_9 = (id_0);
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  nor primCall (id_5, id_6, id_8, id_9);
  always begin : LABEL_0
    id_9[-1] <= 1'h0;
  end
  assign id_5 = id_19;
  parameter id_22 = {1{1}};
  module_0 modCall_1 ();
endmodule
