rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/MultipleAssignments/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/MultipleAssignments/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/MultipleAssignments/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/MultipleAssignments/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/MultipleAssignments/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:8:14, endln:8:17
      |vpiParent:
      \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:SHIFT
    |vpiFullName:work@top.SHIFT
  |vpiParamAssign:
  \_param_assign: , line:8:18, endln:8:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:8:26, endln:8:27
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:8:14, endln:8:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:2:17, endln:2:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_i
    |vpiFullName:work@top.wire_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_o
    |vpiFullName:work@top.wire_o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:register_o
    |vpiFullName:work@top.register_o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.register), line:9:21, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:register
    |vpiFullName:work@top.register
    |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:2:17, endln:2:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.clk), line:2:17, endln:2:20
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:16
  |vpiPort:
  \_port: (wire_i), line:3:17, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiTypedef:
    \_logic_typespec: , line:3:11, endln:3:16
  |vpiPort:
  \_port: (wire_o), line:4:18, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:17
  |vpiPort:
  \_port: (register_o), line:5:18, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:register_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:17
  |vpiProcess:
  \_always: , line:11:3, endln:17:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiStmt:
    \_event_control: , line:11:13, endln:11:27
      |vpiParent:
      \_always: , line:11:3, endln:17:6
      |vpiCondition:
      \_operation: , line:11:15, endln:11:26
        |vpiParent:
        \_event_control: , line:11:13, endln:11:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.clk), line:11:23, endln:11:26
          |vpiParent:
          \_operation: , line:11:15, endln:11:26
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:17, endln:2:20
      |vpiStmt:
      \_begin: (work@top), line:11:28, endln:17:6
        |vpiParent:
        \_event_control: , line:11:13, endln:11:27
        |vpiFullName:work@top
        |vpiStmt:
        \_for_stmt: (work@top), line:12:7, endln:12:10
          |vpiParent:
          \_begin: (work@top), line:11:28, endln:17:6
          |vpiFullName:work@top
          |vpiForInitStmt:
          \_assign_stmt: , line:12:12, endln:12:27
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiRhs:
            \_operation: , line:12:20, endln:12:27
              |vpiParent:
              \_assign_stmt: , line:12:12, endln:12:27
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.SHIFT), line:12:20, endln:12:25
                |vpiParent:
                \_operation: , line:12:20, endln:12:27
                |vpiName:SHIFT
                |vpiFullName:work@top.SHIFT
              |vpiOperand:
              \_constant: , line:12:26, endln:12:27
                |vpiParent:
                \_operation: , line:12:20, endln:12:27
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_int_var: (work@top.i), line:12:16, endln:12:17
              |vpiParent:
              \_assign_stmt: , line:12:12, endln:12:27
              |vpiTypespec:
              \_int_typespec: , line:12:12, endln:12:15
                |vpiSigned:1
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiSigned:1
          |vpiForIncStmt:
          \_assignment: , line:12:37, endln:12:46
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:12:41, endln:12:46
              |vpiParent:
              \_for_stmt: (work@top), line:12:7, endln:12:10
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.i), line:12:41, endln:12:42
                |vpiParent:
                \_for_stmt: (work@top), line:12:7, endln:12:10
                |vpiName:i
                |vpiFullName:work@top.i
                |vpiActual:
                \_int_var: (work@top.i), line:12:16, endln:12:17
              |vpiOperand:
              \_constant: , line:12:45, endln:12:46
                |vpiParent:
                \_operation: , line:12:41, endln:12:46
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@top.i), line:12:37, endln:12:38
              |vpiParent:
              \_for_stmt: (work@top), line:12:7, endln:12:10
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_var: (work@top.i), line:12:16, endln:12:17
          |vpiCondition:
          \_operation: , line:12:29, endln:12:35
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiOpType:19
            |vpiOperand:
            \_ref_obj: (work@top.i), line:12:29, endln:12:30
              |vpiParent:
              \_operation: , line:12:29, endln:12:35
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_var: (work@top.i), line:12:16, endln:12:17
            |vpiOperand:
            \_constant: , line:12:34, endln:12:35
              |vpiParent:
              \_operation: , line:12:29, endln:12:35
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiStmt:
          \_begin: (work@top), line:12:47, endln:14:10
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiFullName:work@top
            |vpiStmt:
            \_assignment: , line:13:11, endln:13:38
              |vpiParent:
              \_begin: (work@top), line:12:47, endln:14:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_bit_select: (work@top.register), line:13:25, endln:13:38
                |vpiParent:
                \_ref_obj: (work@top.register)
                  |vpiParent:
                  \_assignment: , line:13:11, endln:13:38
                  |vpiName:register
                  |vpiFullName:work@top.register
                |vpiName:register
                |vpiFullName:work@top.register
                |vpiIndex:
                \_operation: , line:13:34, endln:13:37
                  |vpiParent:
                  \_begin: (work@top), line:12:47, endln:14:10
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@top.i), line:13:34, endln:13:35
                    |vpiParent:
                    \_begin: (work@top), line:12:47, endln:14:10
                    |vpiName:i
                    |vpiFullName:work@top.i
                    |vpiActual:
                    \_int_var: (work@top.i), line:12:16, endln:12:17
                  |vpiOperand:
                  \_constant: , line:13:36, endln:13:37
                    |vpiParent:
                    \_operation: , line:13:34, endln:13:37
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
              |vpiLhs:
              \_bit_select: (work@top.register), line:13:11, endln:13:22
                |vpiParent:
                \_ref_obj: (work@top.register)
                  |vpiParent:
                  \_assignment: , line:13:11, endln:13:38
                  |vpiName:register
                  |vpiFullName:work@top.register
                |vpiName:register
                |vpiFullName:work@top.register
                |vpiIndex:
                \_ref_obj: (work@top.i), line:13:20, endln:13:21
                  |vpiParent:
                  \_begin: (work@top), line:12:47, endln:14:10
                  |vpiName:i
                  |vpiFullName:work@top.i
                  |vpiActual:
                  \_int_var: (work@top.i), line:12:16, endln:12:17
        |vpiStmt:
        \_assignment: , line:15:7, endln:15:27
          |vpiParent:
          \_begin: (work@top), line:11:28, endln:17:6
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@top.wire_i), line:15:21, endln:15:27
            |vpiParent:
            \_begin: (work@top), line:11:28, endln:17:6
            |vpiName:wire_i
            |vpiFullName:work@top.wire_i
            |vpiActual:
            \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
          |vpiLhs:
          \_bit_select: (work@top.register), line:15:7, endln:15:18
            |vpiParent:
            \_ref_obj: (work@top.register)
              |vpiParent:
              \_assignment: , line:15:7, endln:15:27
              |vpiName:register
              |vpiFullName:work@top.register
            |vpiName:register
            |vpiFullName:work@top.register
            |vpiIndex:
            \_constant: , line:15:16, endln:15:17
              |vpiParent:
              \_bit_select: (work@top.register), line:15:7, endln:15:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:16:7, endln:16:38
          |vpiParent:
          \_begin: (work@top), line:11:28, endln:17:6
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@top.register), line:16:21, endln:16:38
            |vpiParent:
            \_ref_obj: (work@top.register)
              |vpiParent:
              \_assignment: , line:16:7, endln:16:38
              |vpiName:register
              |vpiFullName:work@top.register
            |vpiName:register
            |vpiFullName:work@top.register
            |vpiIndex:
            \_operation: , line:16:30, endln:16:37
              |vpiParent:
              \_begin: (work@top), line:11:28, endln:17:6
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.SHIFT), line:16:30, endln:16:35
                |vpiParent:
                \_begin: (work@top), line:11:28, endln:17:6
                |vpiName:SHIFT
                |vpiFullName:work@top.SHIFT
              |vpiOperand:
              \_constant: , line:16:36, endln:16:37
                |vpiParent:
                \_operation: , line:16:30, endln:16:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@top.register_o), line:16:7, endln:16:17
            |vpiParent:
            \_begin: (work@top), line:11:28, endln:17:6
            |vpiName:register_o
            |vpiFullName:work@top.register_o
            |vpiActual:
            \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiAlwaysType:3
  |vpiContAssign:
  \_cont_assign: , line:19:10, endln:19:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_ref_obj: (work@top.wire_i), line:19:19, endln:19:25
      |vpiParent:
      \_cont_assign: , line:19:10, endln:19:25
      |vpiName:wire_i
      |vpiFullName:work@top.wire_i
      |vpiActual:
      \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiLhs:
    \_ref_obj: (work@top.wire_o), line:19:10, endln:19:16
      |vpiParent:
      \_cont_assign: , line:19:10, endln:19:25
      |vpiName:wire_o
      |vpiFullName:work@top.wire_o
      |vpiActual:
      \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.register), line:9:21, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:9:3, endln:9:20
      |vpiRange:
      \_range: , line:9:9, endln:9:20
        |vpiLeftRange:
        \_constant: , line:9:10, endln:9:15
          |vpiParent:
          \_range: , line:9:9, endln:9:20
          |vpiDecompile:2
          |vpiSize:64
          |INT:2
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:9:18, endln:9:19
          |vpiParent:
          \_range: , line:9:9, endln:9:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:register
    |vpiFullName:work@top.register
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:9:9, endln:9:20
      |vpiLeftRange:
      \_constant: , line:9:10, endln:9:15
        |vpiParent:
        \_range: , line:9:9, endln:9:20
        |vpiDecompile:2
        |vpiSize:64
        |INT:2
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:9:18, endln:9:19
        |vpiParent:
        \_range: , line:9:9, endln:9:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:8:14, endln:8:17
      |vpiParent:
      \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:SHIFT
    |vpiFullName:work@top.SHIFT
  |vpiParamAssign:
  \_param_assign: , line:8:18, endln:8:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:8:26, endln:8:27
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:8:14, endln:8:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.clk), line:2:17, endln:2:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:3:11, endln:3:16
    |vpiName:wire_i
    |vpiFullName:work@top.wire_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:17
    |vpiName:wire_o
    |vpiFullName:work@top.wire_o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:5:12, endln:5:17
    |vpiName:register_o
    |vpiFullName:work@top.register_o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:2:17, endln:2:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk), line:2:17, endln:2:20
      |vpiName:clk
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:2:17, endln:2:20
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:16
  |vpiPort:
  \_port: (wire_i), line:3:17, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.wire_i), line:3:17, endln:3:23
      |vpiName:wire_i
      |vpiFullName:work@top.wire_i
      |vpiActual:
      \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiTypedef:
    \_logic_typespec: , line:3:11, endln:3:16
  |vpiPort:
  \_port: (wire_o), line:4:18, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.wire_o), line:4:18, endln:4:24
      |vpiName:wire_o
      |vpiFullName:work@top.wire_o
      |vpiActual:
      \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:17
  |vpiPort:
  \_port: (register_o), line:5:18, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:register_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.register_o), line:5:18, endln:5:28
      |vpiName:register_o
      |vpiFullName:work@top.register_o
      |vpiActual:
      \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:17
  |vpiProcess:
  \_always: , line:11:3, endln:17:6
  |vpiContAssign:
  \_cont_assign: , line:19:10, endln:19:25
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'SHIFT' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'SHIFT' of type 'parameter'
      Object '' of type 'constant'
    Object 'clk' of type 'logic_net'
    Object 'wire_i' of type 'logic_net'
    Object 'wire_o' of type 'logic_net'
    Object 'register_o' of type 'logic_net'
    Object 'register' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clk' of type 'ref_obj'
        Object '' of type 'begin'
          Object '' of type 'for_stmt'
            Object '' of type 'assign_stmt'
              Object 'i' of type 'int_var'
              Object '' of type 'operation'
                Object 'SHIFT' of type 'ref_obj'
                Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'assignment'
              Object 'i' of type 'ref_obj'
              Object '' of type 'operation'
                Object 'i' of type 'ref_obj'
                Object '' of type 'constant'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'register' of type 'bit_select'
                  Object 'i' of type 'ref_obj'
                Object 'register' of type 'bit_select'
                  Object '' of type 'operation'
                    Object 'i' of type 'ref_obj'
                    Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'register' of type 'bit_select'
              Object '' of type 'constant'
            Object 'wire_i' of type 'ref_obj'
          Object '' of type 'assignment'
            Object 'register_o' of type 'ref_obj'
            Object 'register' of type 'bit_select'
              Object '' of type 'operation'
                Object 'SHIFT' of type 'ref_obj'
                Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'SHIFT' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'SHIFT' of type 'parameter'
      Object '' of type 'constant'
    Object 'clk' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'wire_i' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'wire_o' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'register_o' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'clk' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'wire_i' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'wire_o' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'register_o' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object '' of type 'cont_assign'
      Object 'wire_o' of type 'ref_obj'
      Object 'wire_i' of type 'ref_obj'
    Object 'register' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:1.1-21.10> str='\top'
      AST_LOCALPARAM <UHDM-integration-tests/tests/MultipleAssignments/top.sv:8.18-8.27> str='\UHDM-integration-tests/tests/MultipleAssignments/top.sv' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:2.17-2.20> str='\clk' input logic port=1 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:3.17-3.23> str='\wire_i' input logic port=2 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:4.18-4.24> str='\wire_o' output logic port=3 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:5.18-5.28> str='\register_o' output logic port=4 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:9.21-9.29> str='\register' logic
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:9.9-9.20>
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/MultipleAssignments/top.sv:19.10-19.25>
        AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:19.10-19.16> str='\wire_o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:19.19-19.25> str='\wire_i'
      AST_ALWAYS <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.3-17.6>
        ATTR \always_ff:
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_POSEDGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.15-11.26>
          AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.23-11.26> str='\clk'
        AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.13-11.27>
          AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.28-17.6>
            AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.7-12.10> str='$fordecl_block0'
              AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.16-12.17> str='\i' logic signed range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_FOR <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.7-12.10> str='$loop0'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.12-12.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.16-12.17> str='\i'
                  AST_SUB <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.20-12.27>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.20-12.25> str='\SHIFT'
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_GE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.29-12.35>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.29-12.30> str='\i'
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.37-12.46>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.37-12.38> str='\i'
                  AST_SUB <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.41-12.46>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.41-12.42> str='\i'
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.47-14.10> str='$loop0'
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.22> str='\register'
                      AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.22>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.20-13.21> str='\i'
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.25-13.38> str='\register'
                      AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.25-13.38>
                        AST_SUB <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.35> str='\i'
                          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.7-15.27>
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.7-15.18> str='\register'
                AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.7-15.18>
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.21-15.27> str='\wire_i'
            AST_ASSIGN_LE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.7-16.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.7-16.17> str='\register_o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.21-16.38> str='\register'
                AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.21-16.38>
                  AST_SUB <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.30-16.37>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.30-16.35> str='\SHIFT'
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(clk, wire_i, wire_o, register_o);
      /** AST_LOCALPARAM **/
      input clk;
      input wire_i;
      output wire_o;
      output register_o;
      wire [2:0] register;
      assign wire_o = wire_i;
      (* always_ff = 1 *)
      always @(posedge clk)
        begin
          begin
            wire signed [31:0] i;
            /** AST_FOR **/
          end
          register[0] = wire_i;
          register_o <= register[(SHIFT)-(1)];
        end
    endmodule
