#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Feb  7 20:08:02 2024
# Process ID: 4112
# Current directory: /home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_cpack_0_synth_1
# Command line: vivado -log system_cpack_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cpack_0.tcl
# Log file: /home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_cpack_0_synth_1/system_cpack_0.vds
# Journal file: /home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_cpack_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3792.876 MHz, CPU Physical cores: 16, Host memory: 16723 MB
#-----------------------------------------------------------
source system_cpack_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.457 ; gain = 0.023 ; free physical = 9390 ; free virtual = 15103
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_cpack_0
Command: synth_design -top system_cpack_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4321
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.656 ; gain = 369.801 ; free physical = 2919 ; free virtual = 8671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.961; parent = 1033.442; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2935.422; parent = 1954.598; children = 980.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cpack_0' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_cpack_0/synth/system_cpack_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_cpack2' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/3c20/util_cpack2.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_cpack2_impl' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/3c20/util_cpack2_impl.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'pack_shell' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_network' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized0' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized0' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_shell' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2_impl' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/3c20/util_cpack2_impl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/3c20/util_cpack2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_cpack_0' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_cpack_0/synth/system_cpack_0.v:53]
WARNING: [Synth 8-7129] Port fifo_wr_en[3] in module util_cpack2_impl is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_en[2] in module util_cpack2_impl is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_en[1] in module util_cpack2_impl is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_4 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_5 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_6 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_7 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_8 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_9 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_10 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_11 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_12 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_13 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_14 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_15 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_16 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_17 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_18 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_19 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_20 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_21 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_22 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_23 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_24 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_25 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_26 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_27 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_28 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_29 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_30 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_31 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_32 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_33 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_34 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_35 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_36 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_37 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_38 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_39 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_40 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_41 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_42 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_43 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_44 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_45 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_46 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_47 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_48 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_49 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_50 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_51 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_52 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_53 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_54 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_55 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_56 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_57 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_58 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_59 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_60 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_61 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_62 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_63 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[15] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[14] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[13] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[12] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[11] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[10] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[9] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[8] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[7] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[6] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[5] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[4] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[3] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[2] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[1] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[0] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[15] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[14] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[13] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[12] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[11] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[10] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[9] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[8] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[7] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[6] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[5] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[4] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[3] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[2] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[1] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[0] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[15] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[14] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[13] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[12] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[11] in module util_cpack2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2022.562 ; gain = 443.707 ; free physical = 3255 ; free virtual = 9015
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.961; parent = 1033.442; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3003.391; parent = 2022.566; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.375 ; gain = 461.520 ; free physical = 3224 ; free virtual = 8983
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.961; parent = 1033.442; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.203; parent = 2040.379; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.375 ; gain = 461.520 ; free physical = 3222 ; free virtual = 8981
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.961; parent = 1033.442; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.203; parent = 2040.379; children = 980.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.375 ; gain = 0.000 ; free physical = 3217 ; free virtual = 8975
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.125 ; gain = 0.000 ; free physical = 3223 ; free virtual = 8997
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2186.125 ; gain = 0.000 ; free physical = 3226 ; free virtual = 9001
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 3176 ; free virtual = 8962
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.961; parent = 1033.442; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 3194 ; free virtual = 8981
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.961; parent = 1033.442; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 3227 ; free virtual = 9015
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.961; parent = 1033.442; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 3350 ; free virtual = 9144
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.961; parent = 1033.442; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 5     
	   4 Input    2 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 3137 ; free virtual = 8953
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.961; parent = 1033.442; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 2555 ; free virtual = 8378
Synthesis current peak Physical Memory [PSS] (MB): peak = 1239.463; parent = 1109.953; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 2556 ; free virtual = 8378
Synthesis current peak Physical Memory [PSS] (MB): peak = 1239.534; parent = 1110.024; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 2552 ; free virtual = 8374
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.055; parent = 1111.545; children = 129.519
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 2748 ; free virtual = 8576
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.402; parent = 1113.707; children = 131.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 2863 ; free virtual = 8691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.418; parent = 1113.745; children = 131.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 2914 ; free virtual = 8741
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.432; parent = 1113.745; children = 131.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 2899 ; free virtual = 8727
Synthesis current peak Physical Memory [PSS] (MB): peak = 1247.925; parent = 1114.917; children = 133.008
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 3040 ; free virtual = 8868
Synthesis current peak Physical Memory [PSS] (MB): peak = 1248.148; parent = 1115.117; children = 133.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 3060 ; free virtual = 8887
Synthesis current peak Physical Memory [PSS] (MB): peak = 1248.158; parent = 1115.129; children = 133.031
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     8|
|2     |LUT3 |    36|
|3     |LUT4 |    14|
|4     |LUT5 |     4|
|5     |LUT6 |    77|
|6     |FDRE |   132|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 3029 ; free virtual = 8857
Synthesis current peak Physical Memory [PSS] (MB): peak = 1249.526; parent = 1115.129; children = 134.437
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.938; parent = 2154.113; children = 980.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2186.125 ; gain = 461.520 ; free physical = 3165 ; free virtual = 8993
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2186.125 ; gain = 607.270 ; free physical = 3161 ; free virtual = 8989
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.125 ; gain = 0.000 ; free physical = 3256 ; free virtual = 9084
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.125 ; gain = 0.000 ; free physical = 3510 ; free virtual = 9337
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 16fe0f4e
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2186.125 ; gain = 912.668 ; free physical = 3715 ; free virtual = 9549
INFO: [Common 17-1381] The checkpoint '/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_cpack_0_synth_1/system_cpack_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_cpack_0, cache-ID = 69ed80c64d227902
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_cpack_0_synth_1/system_cpack_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_cpack_0_utilization_synth.rpt -pb system_cpack_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 20:09:18 2024...
