
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8u_pwr_0_033_ep_00 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_033_ep_00_gen.v)]  [[C](add8u_pwr_0_033_ep_00.c)] |
| add8u_pwr_0_031_ep_18 | 0.16 | 1.56 | 18.75 | 0.41 | 4.5 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_031_ep_18_gen.v)]  [[C](add8u_pwr_0_031_ep_18.c)] |
| add8u_pwr_0_029_ep_25 | 0.039 | 0.20 | 25.00 | 0.14 | 0.2 |   [[Verilog<sub>PDK45</sub>](add8u_pwr_0_029_ep_25_pdk45.v)] [[C](add8u_pwr_0_029_ep_25.c)] |
| add8u_pwr_0_024_ep_43 | 0.16 | 0.59 | 43.75 | 0.40 | 1.5 |   [[Verilog<sub>PDK45</sub>](add8u_pwr_0_024_ep_43_pdk45.v)] [[C](add8u_pwr_0_024_ep_43.c)] |
| add8u_pwr_0_023_ep_49 | 0.76 | 3.91 | 49.22 | 1.95 | 56 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_023_ep_49_gen.v)]  [[C](add8u_pwr_0_023_ep_49.c)] |
| add8u_pwr_0_019_ep_71 | 0.35 | 1.37 | 71.88 | 0.94 | 6.5 |   [[Verilog<sub>PDK45</sub>](add8u_pwr_0_019_ep_71_pdk45.v)] [[C](add8u_pwr_0_019_ep_71.c)] |
| add8u_pwr_0_015_ep_85 | 0.72 | 2.93 | 85.94 | 1.91 | 26 |   [[Verilog<sub>PDK45</sub>](add8u_pwr_0_015_ep_85_pdk45.v)] [[C](add8u_pwr_0_015_ep_85.c)] |
| add8u_pwr_0_000_ep_99 | 15.29 | 47.66 | 99.61 | 37.63 | 9126 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_000_ep_99_gen.v)]  [[C](add8u_pwr_0_000_ep_99.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)

             