# Contributions

## Ethan 
- Designed row decoder schematic
- Did row decoder layout
- Fully verified row decoder using Veriloga and Matlab
- Evaluated static noise margins, read margins, and write margins with simulation
- Evaluated quantitative effect of Vdd scaling on SRAM cell read delays
- Wrote tests for and debugged on SRAM word line and SRAM array