<?xml version="1.0" encoding="UTF-8" ?>
<document>
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pn" timeStamp="Tue Oct 07 05:50:25 2014">
<section name="Project Information" visible="false">
<property name="ProjectID" value="12D81A9466434884BC49C4E7F5324745" type="project"/>
<property name="ProjectIteration" value="2" type="project"/>
<property name="ProjectFile" value="C:/Users/VNIE-RESEARCH/Google Drive/v-7 Interface Git/Project_Files/Ethernet_Try1/Ethernet_Try1.xise" type="project"/>
<property name="ProjectCreationTimestamp" value="2014-10-07T05:04:03" type="project"/>
</section>
<section name="Project Statistics" visible="true">
<property name="PROP_Board" value="Virtex-7 VC707 Evaluation Platform" type="process"/>
<property name="PROP_Enable_Message_Filtering" value="true" type="design"/>
<property name="PROP_FitterReportFormat" value="HTML" type="process"/>
<property name="PROP_LastAppliedGoal" value="Minimum Runtime_4Cores" type="design"/>
<property name="PROP_LastAppliedStrategy" value="Runtime Reduction with Multi-Threading_4Cores;C:/Xilinx/14.1/ISE_DS/ISE/virtex7/data/Runtime Reduction with Multi-Threading_4Cores.xds" type="design"/>
<property name="PROP_ManualCompileOrderImp" value="false" type="design"/>
<property name="PROP_MapEffortLevel_virtex5" value="Standard" type="process"/>
<property name="PROP_PropSpecInProjFile" value="Store all values" type="design"/>
<property name="PROP_Simulator" value="Modelsim-SE Mixed" type="design"/>
<property name="PROP_SynthTopFile" value="changed" type="process"/>
<property name="PROP_Top_Level_Module_Type" value="HDL" type="design"/>
<property name="PROP_UseSmartGuide" value="false" type="design"/>
<property name="PROP_UserBrowsedStrategyFiles" value="C:/Xilinx/14.1/ISE_DS/ISE/data/default.xds" type="process"/>
<property name="PROP_UserConstraintEditorPreference" value="Text Editor" type="process"/>
<property name="PROP_intProjectCreationTimestamp" value="2014-10-07T05:04:03" type="design"/>
<property name="PROP_intWbtProjectID" value="12D81A9466434884BC49C4E7F5324745" type="design"/>
<property name="PROP_intWbtProjectIteration" value="2" type="process"/>
<property name="PROP_intWorkingDirLocWRTProjDir" value="Same" type="design"/>
<property name="PROP_intWorkingDirUsed" value="No" type="design"/>
<property name="PROPEXT_xilxPAReffortLevel_virtex5" value="Standard" type="process"/>
<property name="PROP_AutoTop" value="true" type="design"/>
<property name="PROP_DevFamily" value="Virtex7" type="design"/>
<property name="PROP_xilxMapEnableMultiThreading" value="2" type="process"/>
<property name="PROP_DevDevice" value="xc7vx485t" type="design"/>
<property name="PROP_DevFamilyPMName" value="virtex7" type="design"/>
<property name="PROP_DevPackage" value="ffg1761" type="design"/>
<property name="PROP_Synthesis_Tool" value="XST (VHDL/Verilog)" type="design"/>
<property name="PROP_parEnableMultiThreading_virtex5" value="4" type="process"/>
<property name="PROP_DevSpeed" value="-2" type="design"/>
<property name="PROP_PreferredLanguage" value="Verilog" type="design"/>
<property name="FILE_COREGEN" value="1" type="source"/>
<property name="FILE_NGC" value="1" type="source"/>
<property name="FILE_UCF" value="1" type="source"/>
<property name="FILE_VERILOG" value="35" type="source"/>
</section>
</application>
</document>
