#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec 17 16:14:15 2023
# Process ID: 12496
# Current directory: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4664 C:\Users\Jsangwook\Desktop\DSD_Project\dsd-final-project-team11\build\layer_tb\pool_tb\pool_tb.xpr
# Log file: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/vivado.log
# Journal file: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb\vivado.jou
# Running On: DESKTOP-UA3I8HH, OS: Windows, CPU Frequency: 2189 MHz, CPU Physical cores: 12, Host memory: 16706 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/data/scratch/share/ECE-315.A-Project/student_version/build/layer_tb/pool_tb' since last save.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.srcs/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_vdma_0' is locked:
* IP definition 'AXI Video Direct Memory Access (6.3)' for IP 'axi_vdma_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'axi_interconnect_0' is locked:
* IP definition 'AXI Interconnect RTL (1.7)' for IP 'axi_interconnect_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'pool_tb.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1195.766 ; gain = 296.699
upgrade_project -migrate_output_products
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {axi_interconnect_0 axi_vdma_0}] -log ip_upgrade.log
Upgrading 'axi_interconnect_0'
INFO: [IP_Flow 19-3422] Upgraded axi_interconnect_0 (AXI Interconnect RTL 1.7) from revision 18 to revision 20
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_interconnect_0'...
Upgrading 'axi_vdma_0'
INFO: [IP_Flow 19-3422] Upgraded axi_vdma_0 (AXI Video Direct Memory Access 6.3) from revision 9 to revision 15
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_vdma_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {axi_interconnect_0 axi_vdma_0}] -no_script -sync -force -quiet
generate_target all [get_files  {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/pool/ip/axi_interconnect_0/axi_interconnect_0.xci C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/pool/ip/axi_vdma_0/axi_vdma_0.xci}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_vdma_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/pool/ip/axi_vdma_0/axi_vdma_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_vdma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_vdma_0'...
catch { config_ip_cache -export [get_ips -all axi_interconnect_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_interconnect_0
catch { config_ip_cache -export [get_ips -all axi_vdma_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_vdma_0
export_ip_user_files -of_objects [get_files C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/pool/ip/axi_interconnect_0/axi_interconnect_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/pool/ip/axi_vdma_0/axi_vdma_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/pool/ip/axi_interconnect_0/axi_interconnect_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/pool/ip/axi_vdma_0/axi_vdma_0.xci]
launch_runs axi_interconnect_0_synth_1 axi_vdma_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_interconnect_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_vdma_0
[Sun Dec 17 16:15:27 2023] Launched axi_interconnect_0_synth_1, axi_vdma_0_synth_1...
Run output will be captured here:
axi_interconnect_0_synth_1: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.runs/axi_interconnect_0_synth_1/runme.log
axi_vdma_0_synth_1: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.runs/axi_vdma_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/pool/ip/axi_interconnect_0/axi_interconnect_0.xci] -directory C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.ip_user_files -ipstatic_source_dir C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.cache/compile_simlib/modelsim} {questa=C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.cache/compile_simlib/questa} {riviera=C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.cache/compile_simlib/riviera} {activehdl=C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/pool/ip/axi_vdma_0/axi_vdma_0.xci] -directory C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.ip_user_files -ipstatic_source_dir C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.cache/compile_simlib/modelsim} {questa=C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.cache/compile_simlib/questa} {riviera=C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.cache/compile_simlib/riviera} {activehdl=C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/pool_tb/pool_tb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 16:17:41 2023...
