#ifndef REGISTER_VVP_OP
#define REGISTER_VVP_OP(VVP_NAME, NATIVE_ISD)
#endif

#ifndef REGISTER_TERNARY_VVP_OP
#define REGISTER_TERNARY_VVP_OP(X,Y) REGISTER_VVP_OP(X,Y)
#endif

#ifndef REGISTER_BINARY_VVP_OP
#define REGISTER_BINARY_VVP_OP(X,Y) REGISTER_VVP_OP(X,Y)
#endif

#ifndef REGISTER_UNARY_VVP_OP
#define REGISTER_UNARY_VVP_OP(X,Y) REGISTER_VVP_OP(X,Y)
#endif


// non-standard SIMD operators
REGISTER_VVP_OP(VVP_LOAD,LOAD)
REGISTER_VVP_OP(VVP_STORE,STORE)

// standard SIMD operators
// int
REGISTER_BINARY_VVP_OP(VVP_ADD,ADD)
REGISTER_BINARY_VVP_OP(VVP_MUL,MUL)
REGISTER_BINARY_VVP_OP(VVP_SUB,SUB)
REGISTER_BINARY_VVP_OP(VVP_UDIV,UDIV)
REGISTER_BINARY_VVP_OP(VVP_SDIV,SDIV)

REGISTER_BINARY_VVP_OP(VVP_SRL,SRL)
REGISTER_BINARY_VVP_OP(VVP_SRA,SRA)
REGISTER_BINARY_VVP_OP(VVP_SHL,SHL)

// fp
REGISTER_BINARY_VVP_OP(VVP_FADD,FADD)
REGISTER_BINARY_VVP_OP(VVP_FMUL,FMUL)
REGISTER_BINARY_VVP_OP(VVP_FSUB,FSUB)
REGISTER_BINARY_VVP_OP(VVP_FDIV,FDIV)

REGISTER_TERNARY_VVP_OP(VVP_FFMA,FMAD)

#undef REGISTER_VVP_OP
#undef REGISTER_TERNARY_VVP_OP
#undef REGISTER_BINARY_VVP_OP
#undef REGISTER_UNARY_VVP_OP
