n_iters: 20
Circuit name: "lrs_a_10"
Public inputs:
main.root: 607128402452085945977951061577213938823992063072315574349980532378792659063
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 969.319374ms
LRS_A Proof time: 750.404709ms
LRS_A verification time: 562.787949ms
Average Setup time for : 851.928326ms
Average Proof time: 733.528507ms
Average Verify time: 562.204636ms


Circuit name: "lrs_a_11"
Public inputs:
main.root: 9960834465169500401277474226125061124244330051627899264431515413299381918966
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 857.552678ms
LRS_A Proof time: 743.231077ms
LRS_A verification time: 1.115664207s
Average Setup time for : 884.212878ms
Average Proof time: 760.577064ms
Average Verify time: 1.128653628s


Circuit name: "lrs_a_12"
Public inputs:
main.root: 17214883695510503641615552246415259399619872392035824948781169246318105977161
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 867.941223ms
LRS_A Proof time: 764.282643ms
LRS_A verification time: 2.234366436s
Average Setup time for : 883.761554ms
Average Proof time: 761.875328ms
Average Verify time: 2.238736577s


Circuit name: "lrs_a_13"
Public inputs:
main.root: 19848578142987217705319985166862843816723000760245192010261044135623521770497
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 900.351018ms
LRS_A Proof time: 779.342302ms
LRS_A verification time: 4.450590178s
Average Setup time for : 900.836653ms
Average Proof time: 794.675209ms
Average Verify time: 4.487027711s


Circuit name: "lrs_a_14"
Public inputs:
main.root: 17318257385819815251623633823224877325916134069717219897557008285510446717779
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 922.9046ms
LRS_A Proof time: 786.316017ms
LRS_A verification time: 8.890872876s
Average Setup time for : 894.170736ms
Average Proof time: 781.27881ms
Average Verify time: 8.855363662s


Circuit name: "lrs_a_15"
Public inputs:
main.root: 887627513922095346942354120846420879169415483909913545308220738035754338806
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 923.292585ms
LRS_A Proof time: 817.150726ms
LRS_A verification time: 17.620646563s
Average Setup time for : 912.923263ms
Average Proof time: 797.513811ms
Average Verify time: 17.639795568s


Circuit name: "lrs_a_16"
Public inputs:
main.root: 12131491296023659741094124698371840213695010886564733791217601641620829862033
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 959.009403ms
LRS_A Proof time: 822.431491ms
LRS_A verification time: 35.350563289s
Average Setup time for : 937.834321ms
Average Proof time: 815.976789ms
Average Verify time: 35.335245355s


