Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 13 16:25:36 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.253   -10609.816                   8819                30485        0.053        0.000                      0                30443       -0.667      -13.337                      20                 13292  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc_lvds_clk                                                                                {0.000 0.500}        1.000           1000.000        
  adc_data_clk                                                                              {0.000 2.000}        4.000           250.000         
clk_fpga_0                                                                                  {0.000 2.813}        5.625           177.778         
  cfg_bram_clkb                                                                             {0.000 5.625}        11.250          88.889          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
nolabel_line190/clk_wiz_0/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_0_0                                                             {0.000 1.667}        3.333           300.000         
  clk_out2_design_1_clk_wiz_0_0                                                             {0.833 2.500}        3.333           300.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 5.625}        11.250          88.889          
nolabel_line368/inst/clk_in1                                                                {0.000 2.825}        5.650           176.991         
  clk_out1_clk_wiz_1_idelay_refclk_1                                                        {0.000 2.500}        5.000           199.983         
  clkfbout_clk_wiz_1_idelay_refclk_1                                                        {0.000 33.900}       67.800          14.749          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk                                                                                     -8.872       -8.872                      1                    1        7.283        0.000                      0                    1       -0.667      -13.337                      20                    20  
  adc_data_clk                                                                                   -1.005      -18.170                     78                  684        0.079        0.000                      0                  684        1.020        0.000                       0                   257  
clk_fpga_0                                                                                       -3.851    -6702.970                   5672                19052        0.053        0.000                      0                19052        0.313        0.000                       0                  7450  
  cfg_bram_clkb                                                                                   4.936        0.000                      0                  459        0.139        0.000                      0                  459        4.645        0.000                       0                   206  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.967        0.000                      0                  928        0.091        0.000                      0                  928       15.250        0.000                       0                   483  
nolabel_line190/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                        1.313        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                  -3.480    -3155.847                   2959                 8979        0.055        0.000                      0                 8979        0.160        0.000                       0                  4860  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                               1.178        0.000                       0                     5  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                               9.095        0.000                       0                     3  
nolabel_line368/inst/clk_in1                                                                                                                                                                                                                  1.325        0.000                       0                     1  
  clk_out1_clk_wiz_1_idelay_refclk_1                                                                                                                                                                                                          0.264        0.000                       0                     3  
  clkfbout_clk_wiz_1_idelay_refclk_1                                                                                                                                                                                                         32.200        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_data_clk                                                                                adc_lvds_clk                                                                                     -2.378      -18.452                      9                    9        0.372        0.000                      0                    9  
clk_fpga_0                                                                                  adc_data_clk                                                                                     -2.742      -27.853                     11                   24        0.094        0.000                      0                   11  
adc_lvds_clk                                                                                clk_fpga_0                                                                                      -10.253     -163.085                     16                   16        8.159        0.000                      0                   16  
adc_data_clk                                                                                clk_fpga_0                                                                                       -2.997       -9.915                      4                   17        0.121        0.000                      0                    4  
cfg_bram_clkb                                                                               clk_fpga_0                                                                                        0.840        0.000                      0                   29        0.882        0.000                      0                   29  
clk_fpga_0                                                                                  cfg_bram_clkb                                                                                     0.667        0.000                      0                   32        0.593        0.000                      0                   32  
clk_out1_design_1_clk_wiz_0_0                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        2.035        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_design_1_clk_wiz_0_0                                                                    -3.198      -12.792                      4                    4        0.401        0.000                      0                    4  
cfg_bram_clkb                                                                               clk_out1_design_1_clk_wiz_0_0                                                                    -5.811     -528.550                    100                  100        0.811        0.000                      0                  100  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_0_0                                                                    31.712        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               clk_out2_design_1_clk_wiz_0_0                                                                    -3.695      -14.530                      7                    7        2.386        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        2.383        0.000                      0                   64        0.622        0.000                      0                   64  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0                                                                     0.195        0.000                      0                   91        0.343        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.173        0.000                      0                  100        0.350        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -8.872ns,  Total Violation       -8.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
PW    :           20  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -13.337ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.872ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            10.100ns
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 1.642 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.100    10.100    
    P19                                               0.000    10.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    10.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    10.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.000    10.495    nolabel_line374/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.179     1.074    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.484     1.558 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.084     1.642    nolabel_line374/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.642    
                         clock uncertainty           -0.035     1.607    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.016     1.623    nolabel_line374/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.623    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 -8.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.283ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.889ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.000    10.789    nolabel_line374/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.408     1.375    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.610     2.985 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.320     3.306    nolabel_line374/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     3.306    
                         clock uncertainty            0.035     3.341    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.165     3.506    nolabel_line374/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                          10.789    
  -------------------------------------------------------------------
                         slack                                  7.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :           78  Failing Endpoints,  Worst Slack       -1.005ns,  Total Violation      -18.170ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.025ns (20.113%)  route 4.071ns (79.887%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 7.213 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.815     3.324    nolabel_line374/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.977 r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/Q3
                         net (fo=2, routed)           2.427     6.404    lopt_5
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.162     6.690    trig_gen_i_2_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124     6.814 r  trig_gen_i_1/O
                         net (fo=4, routed)           1.483     8.297    trig_gen_i_1_n_0
    SLICE_X59Y99         LUT2 (Prop_lut2_I0_O)        0.124     8.421 r  trig_sub_word_test[0]_i_1/O
                         net (fo=1, routed)           0.000     8.421    trig_sub_word_test[0]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  trig_sub_word_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.911     7.213    adc_data_clk
    SLICE_X59Y99         FDRE                                         r  trig_sub_word_test_reg[0]/C
                         clock pessimism              0.208     7.420    
                         clock uncertainty           -0.035     7.385    
    SLICE_X59Y99         FDRE (Setup_fdre_C_D)        0.031     7.416    trig_sub_word_test_reg[0]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.025ns (19.960%)  route 4.110ns (80.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.815     3.324    nolabel_line374/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.977 r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/Q3
                         net (fo=2, routed)           2.427     6.404    lopt_5
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.162     6.690    trig_gen_i_2_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124     6.814 r  trig_gen_i_1/O
                         net (fo=4, routed)           1.522     8.336    trig_gen_i_1_n_0
    SLICE_X54Y99         LUT4 (Prop_lut4_I2_O)        0.124     8.460 r  trig_sub_word_test[2]_i_1/O
                         net (fo=1, routed)           0.000     8.460    trig_sub_word_test[2]_i_1_n_0
    SLICE_X54Y99         FDRE                                         r  trig_sub_word_test_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.910     7.212    adc_data_clk
    SLICE_X54Y99         FDRE                                         r  trig_sub_word_test_reg[2]/C
                         clock pessimism              0.208     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X54Y99         FDRE (Setup_fdre_C_D)        0.079     7.463    trig_sub_word_test_reg[2]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.848ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.025ns (20.752%)  route 3.914ns (79.248%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 7.213 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.815     3.324    nolabel_line374/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.977 r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/Q3
                         net (fo=2, routed)           2.427     6.404    lopt_5
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.162     6.690    trig_gen_i_2_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I2_O)        0.124     6.814 r  trig_gen_i_1/O
                         net (fo=4, routed)           1.326     8.140    trig_gen_i_1_n_0
    SLICE_X57Y99         LUT3 (Prop_lut3_I1_O)        0.124     8.264 r  trig_sub_word_test[1]_i_1/O
                         net (fo=1, routed)           0.000     8.264    trig_sub_word_test[1]_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  trig_sub_word_test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.911     7.213    adc_data_clk
    SLICE_X57Y99         FDRE                                         r  trig_sub_word_test_reg[1]/C
                         clock pessimism              0.208     7.420    
                         clock uncertainty           -0.035     7.385    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)        0.031     7.416    trig_sub_word_test_reg[1]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                 -0.848    

Slack (VIOLATED) :        -0.526ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.777ns (19.961%)  route 3.116ns (80.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.801     3.310    nolabel_line374/asi2_mod_inst2/adc_clk_div_in
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.963 f  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/Q4
                         net (fo=1, routed)           2.616     6.580    nolabel_line374/asi2_mod_inst2/oq_data_raw[4]
    SLICE_X55Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.704 r  nolabel_line374/asi2_mod_inst2/oq_data[4]_INST_0/O
                         net (fo=2, routed)           0.499     7.203    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X3Y15         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.939     7.241    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y15         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.449    
                         clock uncertainty           -0.035     7.414    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.677    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.677    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                 -0.526    

Slack (VIOLATED) :        -0.523ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.777ns (19.955%)  route 3.117ns (80.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 7.246 - 4.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.801     3.310    nolabel_line374/asi2_mod_inst2/adc_clk_div_in
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.963 f  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/Q4
                         net (fo=1, routed)           2.616     6.580    nolabel_line374/asi2_mod_inst2/oq_data_raw[4]
    SLICE_X55Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.704 r  nolabel_line374/asi2_mod_inst2/oq_data[4]_INST_0/O
                         net (fo=2, routed)           0.500     7.204    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X3Y16         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.944     7.246    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y16         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.454    
                         clock uncertainty           -0.035     7.419    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737     6.682    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.682    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 -0.523    

Slack (VIOLATED) :        -0.473ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.704ns (18.148%)  route 3.175ns (81.852%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 7.158 - 4.000 ) 
    Source Clock Delay      (SCD):    3.481ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.972     3.481    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X60Y62         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.456     3.937 f  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=18, routed)          0.946     4.883    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/lopt
    SLICE_X58Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.007 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT[1]_INST_0/O
                         net (fo=7, routed)           1.226     6.233    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X92Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.357 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_72_LOPT_REMAP/O
                         net (fo=1, routed)           1.003     7.361    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_60
    RAMB36_X5Y13         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.856     7.158    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y13         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.366    
                         clock uncertainty           -0.035     7.331    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.888    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.419ns (11.740%)  route 3.150ns (88.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 7.158 - 4.000 ) 
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.975     3.484    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X63Y58         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.419     3.903 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/Q
                         net (fo=17, routed)          3.150     7.053    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ADDRA[11]
    RAMB36_X5Y13         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.856     7.158    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y13         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.366    
                         clock uncertainty           -0.035     7.331    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.739     6.592    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.704ns (18.186%)  route 3.167ns (81.814%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 7.164 - 4.000 ) 
    Source Clock Delay      (SCD):    3.481ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.972     3.481    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X60Y62         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.456     3.937 f  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=18, routed)          0.946     4.883    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/lopt
    SLICE_X58Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.007 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT[1]_INST_0/O
                         net (fo=7, routed)           1.495     6.502    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X93Y74         LUT3 (Prop_lut3_I1_O)        0.124     6.626 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_52_LOPT_REMAP/O
                         net (fo=1, routed)           0.727     7.353    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_50
    RAMB36_X4Y16         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.862     7.164    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y16         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.372    
                         clock uncertainty           -0.035     7.337    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.894    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.894    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.574ns (16.135%)  route 2.983ns (83.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 7.158 - 4.000 ) 
    Source Clock Delay      (SCD):    3.481ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.972     3.481    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X60Y62         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.456     3.937 f  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=18, routed)          0.483     4.421    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts_n_1
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.118     4.539 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN_INST_0/O
                         net (fo=55, routed)          2.500     7.039    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y13         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.856     7.158    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y13         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.366    
                         clock uncertainty           -0.035     7.331    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.597    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                 -0.442    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.653ns (17.159%)  route 3.153ns (82.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 7.246 - 4.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.807     3.316    nolabel_line374/asi2_mod_inst3/adc_clk_div_in
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.969 r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/Q4
                         net (fo=2, routed)           3.153     7.122    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[8]
    RAMB36_X3Y16         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.944     7.246    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y16         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.454    
                         clock uncertainty           -0.035     7.419    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     6.682    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.682    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                 -0.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/CLKA
    SLICE_X55Y52         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.068     1.404    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X54Y52         SRL16E                                       r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.362     1.535    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/CLKA
    SLICE_X54Y52         SRL16E                                       r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.327     1.208    
    SLICE_X54Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.325    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.635%)  route 0.215ns (60.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/CLKA
    SLICE_X55Y52         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.215     1.551    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.403     1.577    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.253    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.442    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.737%)  route 0.223ns (61.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.310     1.182    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/CLKA
    SLICE_X55Y76         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.223     1.546    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y15         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.391     1.565    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y15         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.241    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.430    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.321     1.193    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y56         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.390    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X65Y56         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.359     1.532    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y56         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.075     1.268    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.321     1.193    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y54         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.390    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X65Y54         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.359     1.532    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y54         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.075     1.268    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.318     1.190    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X63Y62         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.387    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X63Y62         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.355     1.528    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X63Y62         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.338     1.190    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.075     1.265    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.320     1.192    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y59         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.333 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     1.389    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X61Y59         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.358     1.531    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y59         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.339     1.192    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.075     1.267    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.320     1.192    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y59         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.333 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.056     1.389    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X61Y59         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.358     1.531    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y59         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.339     1.192    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.071     1.263    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.321     1.193    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y56         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058     1.392    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X64Y56         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.359     1.532    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y56         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.071     1.264    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.320     1.192    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y58         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.141     1.333 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058     1.391    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X60Y58         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.358     1.531    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y58         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.339     1.192    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.071     1.263    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_data_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line374/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y11  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y10  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y11  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y16  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y15  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y10  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y13  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y13  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X3Y24  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y12  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X90Y64  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X90Y64  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y56  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y56  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X94Y73  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y69  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y57  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y50  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y76  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y76  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y56  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y56  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X90Y64  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X90Y64  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y77  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X94Y73  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y69  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y52  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y57  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y50  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5672  Failing Endpoints,  Worst Slack       -3.851ns,  Total Violation    -6702.970ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.851ns  (required time - arrival time)
  Source:                 nolabel_line190/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 2.364ns (26.101%)  route 6.693ns (73.899%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 8.442 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.929     3.223    nolabel_line190/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line190/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[8])
                                                      1.470     4.693 r  nolabel_line190/processing_system7_0/inst/PS7_i/MAXIGP1AWID[8]
                         net (fo=17, routed)          2.694     7.387    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[8]
    SLICE_X33Y117        LUT6 (Prop_lut6_I3_O)        0.124     7.511 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[35]_i_5/O
                         net (fo=1, routed)           0.000     7.511    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[35]_i_5_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.909 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[35]_i_3/CO[3]
                         net (fo=4, routed)           1.061     8.970    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X29Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.094 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.290    10.383    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.507 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[11]_i_2/O
                         net (fo=24, routed)          1.053    11.561    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X31Y125        LUT6 (Prop_lut6_I1_O)        0.124    11.685 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.595    12.280    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1_n_0
    SLICE_X32Y126        FDRE                                         r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.638     8.442    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X32Y126        FDRE                                         r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/C
                         clock pessimism              0.247     8.689    
                         clock uncertainty           -0.092     8.597    
    SLICE_X32Y126        FDRE (Setup_fdre_C_CE)      -0.169     8.428    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                 -3.851    

Slack (VIOLATED) :        -3.758ns  (required time - arrival time)
  Source:                 nolabel_line190/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 2.364ns (26.228%)  route 6.649ns (73.772%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 8.492 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.929     3.223    nolabel_line190/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line190/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[8])
                                                      1.470     4.693 r  nolabel_line190/processing_system7_0/inst/PS7_i/MAXIGP1AWID[8]
                         net (fo=17, routed)          2.694     7.387    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[8]
    SLICE_X33Y117        LUT6 (Prop_lut6_I3_O)        0.124     7.511 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[35]_i_5/O
                         net (fo=1, routed)           0.000     7.511    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[35]_i_5_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.909 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[35]_i_3/CO[3]
                         net (fo=4, routed)           1.061     8.970    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X29Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.094 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.290    10.383    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.507 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[11]_i_2/O
                         net (fo=24, routed)          1.053    11.561    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X31Y125        LUT6 (Prop_lut6_I1_O)        0.124    11.685 r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.551    12.236    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1_n_0
    SLICE_X30Y130        FDRE                                         r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.688     8.492    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X30Y130        FDRE                                         r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/C
                         clock pessimism              0.247     8.739    
                         clock uncertainty           -0.092     8.647    
    SLICE_X30Y130        FDRE (Setup_fdre_C_CE)      -0.169     8.478    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                 -3.758    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 1.358ns (15.288%)  route 7.525ns (84.712%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 8.280 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X41Y106        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=295, routed)         5.363     8.919    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Addr[7]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.299     9.218 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/IP2Bus_Data[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.218    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/IP2Bus_Data[15]_INST_0_i_11_n_0
    SLICE_X63Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     9.435 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/IP2Bus_Data[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.861    10.296    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/IP2Bus_Data[15]_INST_0_i_4_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I3_O)        0.299    10.595 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/IP2Bus_Data[15]_INST_0_i_1/O
                         net (fo=1, routed)           1.301    11.896    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/IP2Bus_Data[15]_INST_0_i_1_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.020 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/IP2Bus_Data[15]_INST_0/O
                         net (fo=1, routed)           0.000    12.020    nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[16]
    SLICE_X48Y92         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.476     8.280    nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X48Y92         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism              0.129     8.409    
                         clock uncertainty           -0.092     8.317    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)        0.029     8.346    nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 0.608ns (7.418%)  route 7.588ns (92.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 8.255 - 5.625 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.844     3.138    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Clk
    SLICE_X43Y100        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.656     4.250    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_n_0
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.152     4.402 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.932    11.334    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y76         FDSE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.451     8.255    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y76         FDSE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][0]/C
                         clock pessimism              0.129     8.384    
                         clock uncertainty           -0.092     8.292    
    SLICE_X52Y76         FDSE (Setup_fdse_C_S)       -0.631     7.661    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][0]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 0.608ns (7.418%)  route 7.588ns (92.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 8.255 - 5.625 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.844     3.138    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Clk
    SLICE_X43Y100        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.656     4.250    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_n_0
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.152     4.402 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.932    11.334    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.451     8.255    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][1]/C
                         clock pessimism              0.129     8.384    
                         clock uncertainty           -0.092     8.292    
    SLICE_X52Y76         FDRE (Setup_fdre_C_R)       -0.631     7.661    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][1]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 0.608ns (7.418%)  route 7.588ns (92.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 8.255 - 5.625 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.844     3.138    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Clk
    SLICE_X43Y100        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.656     4.250    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_n_0
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.152     4.402 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.932    11.334    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.451     8.255    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][2]/C
                         clock pessimism              0.129     8.384    
                         clock uncertainty           -0.092     8.292    
    SLICE_X52Y76         FDRE (Setup_fdre_C_R)       -0.631     7.661    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][2]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 0.608ns (7.418%)  route 7.588ns (92.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 8.255 - 5.625 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.844     3.138    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Clk
    SLICE_X43Y100        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.656     4.250    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_n_0
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.152     4.402 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.932    11.334    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.451     8.255    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][3]/C
                         clock pessimism              0.129     8.384    
                         clock uncertainty           -0.092     8.292    
    SLICE_X52Y76         FDRE (Setup_fdre_C_R)       -0.631     7.661    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][3]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 0.608ns (7.418%)  route 7.588ns (92.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 8.255 - 5.625 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.844     3.138    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Clk
    SLICE_X43Y100        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.656     4.250    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_n_0
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.152     4.402 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.932    11.334    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.451     8.255    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][4]/C
                         clock pessimism              0.129     8.384    
                         clock uncertainty           -0.092     8.292    
    SLICE_X52Y76         FDRE (Setup_fdre_C_R)       -0.631     7.661    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][4]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 0.608ns (7.418%)  route 7.588ns (92.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 8.255 - 5.625 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.844     3.138    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Clk
    SLICE_X43Y100        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.656     4.250    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_n_0
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.152     4.402 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.932    11.334    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.451     8.255    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][5]/C
                         clock pessimism              0.129     8.384    
                         clock uncertainty           -0.092     8.292    
    SLICE_X52Y76         FDRE (Setup_fdre_C_R)       -0.631     7.661    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][5]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 0.608ns (7.418%)  route 7.588ns (92.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 8.255 - 5.625 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.844     3.138    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Clk
    SLICE_X43Y100        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.656     4.250    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_n_0
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.152     4.402 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.932    11.334    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.451     8.255    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y76         FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][6]/C
                         clock pessimism              0.129     8.384    
                         clock uncertainty           -0.092     8.292    
    SLICE_X52Y76         FDRE (Setup_fdre_C_R)       -0.631     7.661    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][6]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 -3.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.002%)  route 0.251ns (63.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.550     0.886    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X51Y60         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[43]/Q
                         net (fo=1, routed)           0.251     1.277    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[43]
    SLICE_X44Y57         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.823     1.189    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X44Y57         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.070     1.224    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.719%)  route 0.243ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.635     0.971    nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/ACLK
    SLICE_X44Y112        FDRE                                         r  nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.243     1.355    nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid[9]
    SLICE_X51Y111        FDRE                                         r  nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.904     1.270    nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/clk
    SLICE_X51Y111        FDRE                                         r  nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.070     1.301    nolabel_line190/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.576     0.912    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/primary_aclk
    SLICE_X31Y56         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.110     1.163    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Din[37]
    SLICE_X30Y56         SRL16E                                       r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.844     1.210    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Clk
    SLICE_X30Y56         SRL16E                                       r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.108    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.710%)  route 0.254ns (64.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.551     0.887    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X52Y59         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[51]/Q
                         net (fo=1, routed)           0.254     1.281    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[51]
    SLICE_X47Y58         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.823     1.189    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X47Y58         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.072     1.226    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.576     0.912    nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X31Y94         FDRE                                         r  nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.169    nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[15]
    SLICE_X30Y93         SRL16E                                       r  nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.844     1.210    nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y93         SRL16E                                       r  nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.111    nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/processing_system7_0/inst/PS7_i/SAXIHP0WSTRB[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.313%)  route 0.295ns (67.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.592     0.928    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/ACLK
    SLICE_X27Y48         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/Q
                         net (fo=1, routed)           0.295     1.364    nolabel_line190/processing_system7_0/inst/S_AXI_HP0_WSTRB[3]
    PS7_X0Y0             PS7                                          r  nolabel_line190/processing_system7_0/inst/PS7_i/SAXIHP0WSTRB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.968     1.334    nolabel_line190/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line190/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.030     1.304    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0WSTRB[3])
                                                      0.000     1.304    nolabel_line190/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.205%)  route 0.260ns (64.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.549     0.885    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/aclk
    SLICE_X52Y62         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[61]/Q
                         net (fo=2, routed)           0.260     1.285    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/s_data[61]
    SLICE_X45Y59         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.823     1.189    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X45Y59         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[61]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.071     1.225    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.451%)  route 0.257ns (64.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.552     0.888    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/aclk
    SLICE_X53Y55         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]/Q
                         net (fo=2, routed)           0.257     1.285    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/s_data[6]
    SLICE_X47Y54         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.824     1.190    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X47Y54         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[6]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.225    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/processing_system7_0/inst/PS7_i/SAXIHP0WSTRB[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.166%)  route 0.297ns (67.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.592     0.928    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/ACLK
    SLICE_X27Y47         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/Q
                         net (fo=1, routed)           0.297     1.366    nolabel_line190/processing_system7_0/inst/S_AXI_HP0_WSTRB[0]
    PS7_X0Y0             PS7                                          r  nolabel_line190/processing_system7_0/inst/PS7_i/SAXIHP0WSTRB[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.968     1.334    nolabel_line190/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line190/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.030     1.304    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0WSTRB[0])
                                                      0.000     1.304    nolabel_line190/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.016%)  route 0.262ns (64.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.633     0.969    nolabel_line190/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AClk
    SLICE_X51Y107        FDRE                                         r  nolabel_line190/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  nolabel_line190/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]/Q
                         net (fo=2, routed)           0.262     1.372    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/S_PAYLOAD_DATA[16]
    SLICE_X49Y104        FDRE                                         r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.910     1.276    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/ACLK
    SLICE_X49Y104        FDRE                                         r  nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.070     1.307    nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         5.625       0.626      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y11     nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y26     nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y21     nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y10     nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y27     nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y19     nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y11     nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X5Y24     nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y25     nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y44     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y44     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y44     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y44     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y44     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y44     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y44     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X38Y44     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X14Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X14Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X14Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X14Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X14Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X14Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X14Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X14Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  cfg_bram_clkb

Setup :            0  Failing Endpoints,  Worst Slack        4.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_acq_size_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 2.454ns (40.548%)  route 3.598ns (59.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.249 - 11.250 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.018     5.568    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y29         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     8.022 r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[9]
                         net (fo=4, routed)           3.598    11.620    nolabel_line105/cfg_bram_dout[9]
    SLICE_X62Y103        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.909    16.249    nolabel_line105/cfg_bram_clk
    SLICE_X62Y103        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[9]/C
                         clock pessimism              0.460    16.709    
                         clock uncertainty           -0.092    16.617    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.061    16.556    nolabel_line105/R_acq_size_b_reg[9]
  -------------------------------------------------------------------
                         required time                         16.556    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_data_type_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 2.454ns (40.964%)  route 3.537ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.018     5.568    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y29         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     8.022 r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[5]
                         net (fo=6, routed)           3.537    11.559    nolabel_line105/cfg_bram_dout[5]
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[5]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X64Y100        FDRE (Setup_fdre_C_D)       -0.058    16.560    nolabel_line105/R_csi_data_type_reg[5]
  -------------------------------------------------------------------
                         required time                         16.560    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_gpio_test_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.479ns (26.852%)  route 4.029ns (73.148%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.975     5.525    nolabel_line105/cfg_bram_clk
    SLICE_X54Y107        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_fdre_C_Q)         0.478     6.003 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           1.146     7.148    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.329     7.477 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.203     8.680    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X57Y105        LUT5 (Prop_lut5_I3_O)        0.354     9.034 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           1.053    10.087    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X66Y102        LUT4 (Prop_lut4_I3_O)        0.318    10.405 r  nolabel_line105/R_gpio_test[1]_i_1/O
                         net (fo=2, routed)           0.627    11.032    nolabel_line105/R_gpio_test[1]_i_1_n_0
    SLICE_X67Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X67Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[0]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X67Y100        FDRE (Setup_fdre_C_CE)      -0.409    16.209    nolabel_line105/R_gpio_test_reg[0]
  -------------------------------------------------------------------
                         required time                         16.209    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_gpio_test_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.479ns (26.852%)  route 4.029ns (73.148%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.975     5.525    nolabel_line105/cfg_bram_clk
    SLICE_X54Y107        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_fdre_C_Q)         0.478     6.003 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           1.146     7.148    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.329     7.477 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.203     8.680    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X57Y105        LUT5 (Prop_lut5_I3_O)        0.354     9.034 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           1.053    10.087    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X66Y102        LUT4 (Prop_lut4_I3_O)        0.318    10.405 r  nolabel_line105/R_gpio_test[1]_i_1/O
                         net (fo=2, routed)           0.627    11.032    nolabel_line105/R_gpio_test[1]_i_1_n_0
    SLICE_X67Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X67Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[1]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X67Y100        FDRE (Setup_fdre_C_CE)      -0.409    16.209    nolabel_line105/R_gpio_test_reg[1]
  -------------------------------------------------------------------
                         required time                         16.209    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_acq_size_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 2.454ns (42.612%)  route 3.305ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.018     5.568    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y29         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     8.022 r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[9]
                         net (fo=4, routed)           3.305    11.327    nolabel_line105/cfg_bram_dout[9]
    SLICE_X62Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X62Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[9]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X62Y102        FDRE (Setup_fdre_C_D)       -0.063    16.555    nolabel_line105/R_acq_size_a_reg[9]
  -------------------------------------------------------------------
                         required time                         16.555    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.454ns (42.377%)  route 3.337ns (57.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.018     5.568    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y29         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     8.022 r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6]
                         net (fo=5, routed)           3.337    11.359    nolabel_line105/cfg_bram_dout[6]
    SLICE_X62Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X62Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[6]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X62Y100        FDRE (Setup_fdre_C_D)       -0.013    16.605    nolabel_line105/R_csi_line_byte_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.605    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_acq_size_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 2.454ns (43.322%)  route 3.211ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.249 - 11.250 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.018     5.568    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y29         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     8.022 r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[15]
                         net (fo=4, routed)           3.211    11.233    nolabel_line105/cfg_bram_dout[15]
    SLICE_X62Y105        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.909    16.249    nolabel_line105/cfg_bram_clk
    SLICE_X62Y105        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[15]/C
                         clock pessimism              0.460    16.709    
                         clock uncertainty           -0.092    16.617    
    SLICE_X62Y105        FDRE (Setup_fdre_C_D)       -0.058    16.559    nolabel_line105/R_acq_size_a_reg[15]
  -------------------------------------------------------------------
                         required time                         16.559    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_control_flags_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.578ns (45.143%)  route 3.133ns (54.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 16.247 - 11.250 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.018     5.568    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y29         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.022 r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=8, routed)           3.133    11.155    nolabel_line105/cfg_bram_dout[0]
    SLICE_X80Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  nolabel_line105/R_csi_control_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    11.279    nolabel_line105/R_csi_control_flags[0]_i_1_n_0
    SLICE_X80Y100        FDRE                                         r  nolabel_line105/R_csi_control_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.907    16.247    nolabel_line105/cfg_bram_clk
    SLICE_X80Y100        FDRE                                         r  nolabel_line105/R_csi_control_flags_reg[0]/C
                         clock pessimism              0.460    16.707    
                         clock uncertainty           -0.092    16.615    
    SLICE_X80Y100        FDRE (Setup_fdre_C_D)        0.029    16.644    nolabel_line105/R_csi_control_flags_reg[0]
  -------------------------------------------------------------------
                         required time                         16.644    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.481ns (28.182%)  route 3.774ns (71.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.975     5.525    nolabel_line105/cfg_bram_clk
    SLICE_X54Y107        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_fdre_C_Q)         0.478     6.003 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           1.146     7.148    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.329     7.477 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.203     8.680    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X57Y105        LUT5 (Prop_lut5_I3_O)        0.354     9.034 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.611     9.645    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I3_O)        0.320     9.965 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.815    10.780    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[0]/C
                         clock pessimism              0.460    16.711    
                         clock uncertainty           -0.092    16.619    
    SLICE_X57Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.212    nolabel_line105/R_csi_line_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.212    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_bram_substate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.481ns (28.182%)  route 3.774ns (71.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.975     5.525    nolabel_line105/cfg_bram_clk
    SLICE_X54Y107        FDRE                                         r  nolabel_line105/cfg_bram_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_fdre_C_Q)         0.478     6.003 r  nolabel_line105/cfg_bram_substate_reg[1]/Q
                         net (fo=6, routed)           1.146     7.148    nolabel_line105/cfg_bram_substate[1]
    SLICE_X55Y107        LUT4 (Prop_lut4_I2_O)        0.329     7.477 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.203     8.680    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X57Y105        LUT5 (Prop_lut5_I3_O)        0.354     9.034 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.611     9.645    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I3_O)        0.320     9.965 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.815    10.780    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[1]/C
                         clock pessimism              0.460    16.711    
                         clock uncertainty           -0.092    16.619    
    SLICE_X57Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.212    nolabel_line105/R_csi_line_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.212    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  5.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/CLKB
    SLICE_X55Y103        FDRE                                         r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.128     1.962    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X54Y103        SRL16E                                       r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/CLKB
    SLICE_X54Y103        SRL16E                                       r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.500     1.707    
    SLICE_X54Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.824    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X57Y104        FDRE                                         r  nolabel_line105/dummy1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/dummy1_reg[12]/Q
                         net (fo=1, routed)           0.102     1.937    nolabel_line105/dummy1_reg_n_0_[12]
    SLICE_X58Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.982 r  nolabel_line105/cfg_bram_din[12]_i_1/O
                         net (fo=1, routed)           0.000     1.982    nolabel_line105/cfg_bram_din[12]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[12]/C
                         clock pessimism             -0.497     1.710    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.120     1.830    nolabel_line105/cfg_bram_din_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X57Y107        FDRE                                         r  nolabel_line105/dummy1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/dummy1_reg[13]/Q
                         net (fo=1, routed)           0.102     1.936    nolabel_line105/dummy1_reg_n_0_[13]
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.981 r  nolabel_line105/cfg_bram_din[13]_i_1/O
                         net (fo=1, routed)           0.000     1.981    nolabel_line105/cfg_bram_din[13]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[13]/C
                         clock pessimism             -0.497     1.709    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.120     1.829    nolabel_line105/cfg_bram_din_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X58Y108        FDRE                                         r  nolabel_line105/dummy1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/dummy1_reg[30]/Q
                         net (fo=1, routed)           0.052     1.909    nolabel_line105/dummy1_reg_n_0_[30]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.954 r  nolabel_line105/cfg_bram_din[30]_i_1/O
                         net (fo=1, routed)           0.000     1.954    nolabel_line105/cfg_bram_din[30]_i_1_n_0
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[30]/C
                         clock pessimism             -0.500     1.706    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.092     1.798    nolabel_line105/cfg_bram_din_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_ctrl_idx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.763%)  route 0.142ns (50.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X56Y109        FDRE                                         r  nolabel_line105/cfg_ctrl_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/cfg_ctrl_idx_reg[9]/Q
                         net (fo=3, routed)           0.142     1.976    nolabel_line105/cfg_ctrl_idx_reg[9]
    SLICE_X55Y109        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X55Y109        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[11]/C
                         clock pessimism             -0.474     1.732    
    SLICE_X55Y109        FDRE (Hold_fdre_C_D)         0.066     1.798    nolabel_line105/cfg_bram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X57Y107        FDRE                                         r  nolabel_line105/dummy1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/dummy1_reg[24]/Q
                         net (fo=1, routed)           0.104     1.938    nolabel_line105/dummy1_reg_n_0_[24]
    SLICE_X57Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.983 r  nolabel_line105/cfg_bram_din[24]_i_1/O
                         net (fo=1, routed)           0.000     1.983    nolabel_line105/cfg_bram_din[24]_i_1_n_0
    SLICE_X57Y106        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X57Y106        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[24]/C
                         clock pessimism             -0.497     1.710    
    SLICE_X57Y106        FDRE (Hold_fdre_C_D)         0.092     1.802    nolabel_line105/cfg_bram_din_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X57Y104        FDRE                                         r  nolabel_line105/dummy1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/dummy1_reg[15]/Q
                         net (fo=1, routed)           0.135     1.970    nolabel_line105/dummy1_reg_n_0_[15]
    SLICE_X58Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.015 r  nolabel_line105/cfg_bram_din[15]_i_1/O
                         net (fo=1, routed)           0.000     2.015    nolabel_line105/cfg_bram_din[15]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[15]/C
                         clock pessimism             -0.497     1.710    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.121     1.831    nolabel_line105/cfg_bram_din_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X57Y105        FDRE                                         r  nolabel_line105/dummy1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/dummy1_reg[17]/Q
                         net (fo=1, routed)           0.136     1.971    nolabel_line105/dummy1_reg_n_0_[17]
    SLICE_X58Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.016 r  nolabel_line105/cfg_bram_din[17]_i_1/O
                         net (fo=1, routed)           0.000     2.016    nolabel_line105/cfg_bram_din[17]_i_1_n_0
    SLICE_X58Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X58Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/C
                         clock pessimism             -0.497     1.710    
    SLICE_X58Y105        FDRE (Hold_fdre_C_D)         0.121     1.831    nolabel_line105/cfg_bram_din_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X58Y101        FDRE                                         r  nolabel_line105/dummy1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/dummy1_reg[0]/Q
                         net (fo=1, routed)           0.083     1.942    nolabel_line105/dummy1_reg_n_0_[0]
    SLICE_X59Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.987 r  nolabel_line105/cfg_bram_din[0]_i_1/O
                         net (fo=1, routed)           0.000     1.987    nolabel_line105/cfg_bram_din[0]_i_1_n_0
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[0]/C
                         clock pessimism             -0.500     1.708    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.092     1.800    nolabel_line105/cfg_bram_din_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X58Y108        FDRE                                         r  nolabel_line105/dummy1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/dummy1_reg[25]/Q
                         net (fo=1, routed)           0.083     1.940    nolabel_line105/dummy1_reg_n_0_[25]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.985 r  nolabel_line105/cfg_bram_din[25]_i_1/O
                         net (fo=1, routed)           0.000     1.985    nolabel_line105/cfg_bram_din[25]_i_1_n_0
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[25]/C
                         clock pessimism             -0.500     1.706    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.092     1.798    nolabel_line105/cfg_bram_din_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cfg_bram_clkb
Waveform(ns):       { 0.000 5.625 }
Period(ns):         11.250
Sources:            { nolabel_line105/bufr_bram_cfg_local_div/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.250      8.674      RAMB36_X3Y29   nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.250      8.674      RAMB36_X3Y28   nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X62Y102  nolabel_line105/R_acq_size_a_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X63Y103  nolabel_line105/R_acq_size_a_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X63Y104  nolabel_line105/R_acq_size_a_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X63Y103  nolabel_line105/R_acq_size_a_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X63Y104  nolabel_line105/R_acq_size_a_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X63Y103  nolabel_line105/R_acq_size_a_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X62Y105  nolabel_line105/R_acq_size_a_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X64Y105  nolabel_line105/R_acq_size_a_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y106  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y103  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y103  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y106  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X54Y111  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X54Y111  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X54Y111  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X54Y111  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X52Y106  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X52Y106  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y103  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y103  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y106  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y106  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X61Y108  nolabel_line105/R_acq_size_a_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X62Y108  nolabel_line105/R_acq_size_a_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X62Y108  nolabel_line105/R_acq_size_a_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X62Y108  nolabel_line105/R_acq_size_a_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X62Y108  nolabel_line105/R_acq_size_a_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X63Y108  nolabel_line105/R_acq_size_b_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.967ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 2.098ns (29.955%)  route 4.906ns (70.045%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 36.880 - 33.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.849     4.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.419     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.735     6.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.329     6.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.824     7.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.355     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.063     9.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I1_O)        0.153     9.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.285    11.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X106Y73        LUT3 (Prop_lut3_I1_O)        0.327    11.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.671    36.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.496    37.376    
                         clock uncertainty           -0.035    37.341    
    SLICE_X106Y73        FDRE (Setup_fdre_C_D)        0.029    37.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.370    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                 25.967    

Slack (MET) :             26.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 2.098ns (31.311%)  route 4.603ns (68.689%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 36.881 - 33.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.849     4.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.419     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.735     6.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.329     6.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.824     7.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.355     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.063     9.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I1_O)        0.153     9.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.982    10.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X108Y72        LUT3 (Prop_lut3_I1_O)        0.327    11.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X108Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X108Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.496    37.377    
                         clock uncertainty           -0.035    37.342    
    SLICE_X108Y72        FDRE (Setup_fdre_C_D)        0.077    37.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 26.319    

Slack (MET) :             26.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.866ns (28.336%)  route 4.719ns (71.664%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 36.881 - 33.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.849     4.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.419     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.735     6.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.329     6.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.824     7.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.355     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.291     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X107Y72        LUT6 (Prop_lut6_I5_O)        0.124     9.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.870    10.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I5_O)        0.124    10.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.496    37.377    
                         clock uncertainty           -0.035    37.342    
    SLICE_X106Y72        FDRE (Setup_fdre_C_D)        0.029    37.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.371    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 26.386    

Slack (MET) :             26.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 2.098ns (32.943%)  route 4.271ns (67.057%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 36.880 - 33.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.849     4.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.419     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.735     6.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.329     6.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.824     7.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.355     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.063     9.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I1_O)        0.153     9.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.650    10.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X108Y73        LUT3 (Prop_lut3_I1_O)        0.327    10.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.671    36.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X108Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.496    37.376    
                         clock uncertainty           -0.035    37.341    
    SLICE_X108Y73        FDRE (Setup_fdre_C_D)        0.079    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                 26.652    

Slack (MET) :             26.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.098ns (32.974%)  route 4.265ns (67.026%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 36.880 - 33.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.849     4.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.419     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.735     6.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.329     6.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.824     7.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.355     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.063     9.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I1_O)        0.153     9.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.644    10.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X108Y73        LUT3 (Prop_lut3_I1_O)        0.327    10.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.671    36.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X108Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.496    37.376    
                         clock uncertainty           -0.035    37.341    
    SLICE_X108Y73        FDRE (Setup_fdre_C_D)        0.077    37.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.418    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 26.656    

Slack (MET) :             26.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 2.098ns (32.995%)  route 4.261ns (67.005%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 36.880 - 33.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.849     4.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.419     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.735     6.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.329     6.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.824     7.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.355     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.063     9.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I1_O)        0.153     9.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.640    10.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X108Y73        LUT3 (Prop_lut3_I1_O)        0.327    10.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.671    36.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X108Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.496    37.376    
                         clock uncertainty           -0.035    37.341    
    SLICE_X108Y73        FDRE (Setup_fdre_C_D)        0.079    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                 26.662    

Slack (MET) :             26.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 2.098ns (32.989%)  route 4.262ns (67.011%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 36.880 - 33.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.849     4.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.419     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.735     6.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.329     6.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.824     7.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.355     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.063     9.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I1_O)        0.153     9.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.641    10.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X108Y73        LUT3 (Prop_lut3_I1_O)        0.327    10.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X108Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.671    36.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X108Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.496    37.376    
                         clock uncertainty           -0.035    37.341    
    SLICE_X108Y73        FDRE (Setup_fdre_C_D)        0.081    37.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.422    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                 26.663    

Slack (MET) :             26.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.866ns (30.460%)  route 4.260ns (69.540%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 36.881 - 33.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.849     4.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.419     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.735     6.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.329     6.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.824     7.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.355     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.136     9.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X108Y72        LUT6 (Prop_lut6_I0_O)        0.124     9.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.566    10.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X107Y72        LUT6 (Prop_lut6_I0_O)        0.124    10.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.518    37.399    
                         clock uncertainty           -0.035    37.364    
    SLICE_X107Y72        FDRE (Setup_fdre_C_D)        0.029    37.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.393    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                 26.868    

Slack (MET) :             26.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.098ns (34.950%)  route 3.905ns (65.050%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 36.881 - 33.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.849     4.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.419     4.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.735     6.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.329     6.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.824     7.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X111Y70        LUT6 (Prop_lut6_I4_O)        0.355     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.063     9.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I1_O)        0.153     9.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.284    10.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X107Y72        LUT6 (Prop_lut6_I2_O)        0.327    10.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.672    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.518    37.399    
                         clock uncertainty           -0.035    37.364    
    SLICE_X107Y72        FDRE (Setup_fdre_C_D)        0.031    37.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.395    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 26.993    

Slack (MET) :             27.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.145ns (23.994%)  route 3.627ns (76.006%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 36.893 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I3_O)        0.120     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.228     7.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X110Y59        LUT4 (Prop_lut4_I1_O)        0.327     8.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.423     8.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X109Y58        LUT5 (Prop_lut5_I4_O)        0.118     8.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.343     9.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X108Y59        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.684    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X108Y59        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.496    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X108Y59        FDRE (Setup_fdre_C_R)       -0.726    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.628    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                 27.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X103Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDCE (Prop_fdce_C_Q)         0.141     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.129     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X104Y66        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.874     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X104Y66        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.378     1.760    
    SLICE_X104Y66        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X103Y66        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDCE (Prop_fdce_C_Q)         0.141     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.129     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X104Y66        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.874     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X104Y66        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.378     1.760    
    SLICE_X104Y66        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.611     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.056     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X99Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.881     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.414     1.731    
    SLICE_X99Y50         FDRE (Hold_fdre_C_D)         0.078     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.611     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.056     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X99Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.881     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.414     1.731    
    SLICE_X99Y50         FDRE (Hold_fdre_C_D)         0.075     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.606     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X103Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63        FDCE (Prop_fdce_C_Q)         0.141     1.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X103Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.875     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X103Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.413     1.726    
    SLICE_X103Y63        FDCE (Hold_fdce_C_D)         0.075     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y61        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        FDPE (Prop_fdpe_C_Q)         0.141     1.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X105Y61        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X105Y61        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.415     1.728    
    SLICE_X105Y61        FDPE (Hold_fdpe_C_D)         0.075     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X107Y59        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.141     1.897 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X107Y59        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.906     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X107Y59        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.414     1.756    
    SLICE_X107Y59        FDRE (Hold_fdre_C_D)         0.075     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X109Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.141     1.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X109Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.903     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X109Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.413     1.754    
    SLICE_X109Y62        FDCE (Hold_fdce_C_D)         0.075     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.633     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X106Y64        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.062     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X106Y64        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.902     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X106Y64        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.413     1.753    
    SLICE_X106Y64        FDRE (Hold_fdre_C_D)         0.078     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.611     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.056     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X99Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.881     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.414     1.731    
    SLICE_X99Y50         FDRE (Hold_fdre_C_D)         0.071     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y56  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y56  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y56  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y56  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X109Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X106Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X104Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line190/clk_wiz_0/inst/clk_in1
  To Clock:  nolabel_line190/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line190/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line190/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :         2959  Failing Endpoints,  Worst Slack       -3.480ns,  Total Violation    -3155.847ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.480ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 1.072ns (16.885%)  route 5.277ns (83.115%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 5.128 - 3.333 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.718     1.983    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y65         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     2.439 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=61, routed)          1.284     3.723    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X93Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.847 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.704     4.551    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.675 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.495     5.170    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.294 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.264     5.558    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.682 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.987     6.669    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X93Y56         LUT3 (Prop_lut3_I1_O)        0.120     6.789 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[6]_i_1/O
                         net (fo=10, routed)          1.543     8.332    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[6]
    SLICE_X62Y46         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.553     5.128    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y46         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_7/C
                         clock pessimism              0.024     5.152    
                         clock uncertainty           -0.067     5.084    
    SLICE_X62Y46         FDRE (Setup_fdre_C_D)       -0.233     4.851    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_7
  -------------------------------------------------------------------
                         required time                          4.851    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                 -3.480    

Slack (VIOLATED) :        -3.448ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 1.072ns (16.935%)  route 5.258ns (83.065%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 5.128 - 3.333 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.718     1.983    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y65         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     2.439 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=61, routed)          1.284     3.723    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X93Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.847 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.704     4.551    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.675 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.495     5.170    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.294 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.264     5.558    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.682 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.987     6.669    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X93Y56         LUT3 (Prop_lut3_I1_O)        0.120     6.789 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[6]_i_1/O
                         net (fo=10, routed)          1.524     8.313    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[6]
    SLICE_X62Y46         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.553     5.128    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y46         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_2/C
                         clock pessimism              0.024     5.152    
                         clock uncertainty           -0.067     5.084    
    SLICE_X62Y46         FDRE (Setup_fdre_C_D)       -0.219     4.865    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_2
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                 -3.448    

Slack (VIOLATED) :        -3.444ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.072ns (16.976%)  route 5.243ns (83.024%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 5.128 - 3.333 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.718     1.983    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y65         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     2.439 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=61, routed)          1.284     3.723    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X93Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.847 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.704     4.551    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.675 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.495     5.170    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.294 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.264     5.558    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.682 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.987     6.669    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X93Y56         LUT3 (Prop_lut3_I1_O)        0.120     6.789 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[6]_i_1/O
                         net (fo=10, routed)          1.509     8.298    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[6]
    SLICE_X62Y46         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.553     5.128    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y46         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_1/C
                         clock pessimism              0.024     5.152    
                         clock uncertainty           -0.067     5.084    
    SLICE_X62Y46         FDRE (Setup_fdre_C_D)       -0.231     4.853    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                          4.853    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 -3.444    

Slack (VIOLATED) :        -3.338ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 1.072ns (17.269%)  route 5.136ns (82.731%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 5.129 - 3.333 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.718     1.983    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y65         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     2.439 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=61, routed)          1.284     3.723    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X93Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.847 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.704     4.551    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.675 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.495     5.170    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.294 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.264     5.558    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.682 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.847     6.529    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X93Y57         LUT3 (Prop_lut3_I0_O)        0.120     6.649 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[8]_i_1/O
                         net (fo=11, routed)          1.541     8.191    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[8]
    SLICE_X62Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.554     5.129    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_6/C
                         clock pessimism              0.024     5.153    
                         clock uncertainty           -0.067     5.085    
    SLICE_X62Y47         FDRE (Setup_fdre_C_D)       -0.233     4.852    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_6
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                 -3.338    

Slack (VIOLATED) :        -3.319ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.072ns (17.283%)  route 5.131ns (82.717%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 5.129 - 3.333 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.718     1.983    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y65         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     2.439 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=61, routed)          1.284     3.723    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X93Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.847 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.704     4.551    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.675 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.495     5.170    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.294 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.264     5.558    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.682 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.847     6.529    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X93Y57         LUT3 (Prop_lut3_I0_O)        0.120     6.649 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[8]_i_1/O
                         net (fo=11, routed)          1.536     8.186    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[8]
    SLICE_X62Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.554     5.129    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_1/C
                         clock pessimism              0.024     5.153    
                         clock uncertainty           -0.067     5.085    
    SLICE_X62Y47         FDRE (Setup_fdre_C_D)       -0.219     4.866    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica_1
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                 -3.319    

Slack (VIOLATED) :        -3.316ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 1.072ns (17.325%)  route 5.115ns (82.675%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 5.129 - 3.333 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.718     1.983    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y65         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     2.439 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=61, routed)          1.284     3.723    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X93Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.847 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.704     4.551    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.675 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.495     5.170    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.294 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.264     5.558    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.682 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.847     6.529    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X93Y57         LUT3 (Prop_lut3_I0_O)        0.120     6.649 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[8]_i_1/O
                         net (fo=11, routed)          1.521     8.170    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[8]
    SLICE_X62Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.554     5.129    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X62Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica/C
                         clock pessimism              0.024     5.153    
                         clock uncertainty           -0.067     5.085    
    SLICE_X62Y47         FDRE (Setup_fdre_C_D)       -0.231     4.854    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_replica
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 -3.316    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.069ns (17.555%)  route 5.021ns (82.445%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.130 - 3.333 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.718     1.983    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y65         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     2.439 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=61, routed)          1.284     3.723    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X93Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.847 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.704     4.551    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.675 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.495     5.170    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.294 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.264     5.558    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.682 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.826     6.508    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.117     6.625 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          1.447     8.073    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]
    SLICE_X66Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.555     5.130    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X66Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_7/C
                         clock pessimism              0.024     5.154    
                         clock uncertainty           -0.067     5.086    
    SLICE_X66Y47         FDRE (Setup_fdre_C_D)       -0.236     4.850    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_7
  -------------------------------------------------------------------
                         required time                          4.850    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.199ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/tx_words_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.076ns (17.952%)  route 4.918ns (82.048%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 5.256 - 3.333 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.724     1.989    nolabel_line283/mipi_csi0/clk_out
    SLICE_X85Y93         FDRE                                         r  nolabel_line283/mipi_csi0/tx_words_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDRE (Prop_fdre_C_Q)         0.456     2.445 f  nolabel_line283/mipi_csi0/tx_words_counter_reg[1]/Q
                         net (fo=6, routed)           0.823     3.268    nolabel_line283/mipi_csi0/debug_tx_size[1]
    SLICE_X85Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.392 f  nolabel_line283/mipi_csi0/current_state[1]_i_9/O
                         net (fo=1, routed)           0.640     4.032    nolabel_line283/mipi_csi0/current_state[1]_i_9_n_0
    SLICE_X85Y95         LUT4 (Prop_lut4_I1_O)        0.124     4.156 f  nolabel_line283/mipi_csi0/current_state[1]_i_5/O
                         net (fo=7, routed)           0.467     4.622    nolabel_line283/mipi_csi0/current_state[1]_i_5_n_0
    SLICE_X85Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.746 r  nolabel_line283/mipi_csi0/state_timer_2[15]_i_3/O
                         net (fo=4, routed)           0.529     5.275    nolabel_line283/mipi_csi0/state_timer_2[15]_i_3_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.399 r  nolabel_line283/mipi_csi0/mem_read_en_i_1/O
                         net (fo=17, routed)          1.761     7.160    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X32Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.284 r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_100/O
                         net (fo=1, routed)           0.698     7.983    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_74
    RAMB36_X2Y24         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.681     5.256    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y24         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.038     5.294    
                         clock uncertainty           -0.067     5.226    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     4.783    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                 -3.199    

Slack (VIOLATED) :        -3.163ns  (required time - arrival time)
  Source:                 nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][177]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.512ns (24.961%)  route 4.545ns (75.039%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.178 - 3.333 ) 
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.937     2.202    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y26         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.084 r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.530     4.615    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[64]
    SLICE_X54Y120        LUT6 (Prop_lut6_I3_O)        0.124     4.739 r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.739    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[0]_INST_0_i_1_n_0
    SLICE_X54Y120        MUXF7 (Prop_muxf7_I0_O)      0.209     4.948 r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[0]_INST_0/O
                         net (fo=4, routed)           1.263     6.211    nolabel_line283/mipi_mem_data[0]
    SLICE_X87Y118        LUT3 (Prop_lut3_I2_O)        0.297     6.508 r  nolabel_line283/csi_debug_data_mux_out[0]_INST_0/O
                         net (fo=2, routed)           1.752     8.260    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[177]
    SLICE_X96Y83         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][177]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.604     5.178    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X96Y83         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][177]_srl8/CLK
                         clock pessimism              0.038     5.216    
                         clock uncertainty           -0.067     5.149    
    SLICE_X96Y83         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     5.097    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][177]_srl8
  -------------------------------------------------------------------
                         required time                          5.097    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 -3.163    

Slack (VIOLATED) :        -3.159ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.069ns (17.788%)  route 4.941ns (82.212%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.130 - 3.333 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.718     1.983    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y65         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.456     2.439 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=61, routed)          1.284     3.723    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[7]
    SLICE_X93Y60         LUT6 (Prop_lut6_I2_O)        0.124     3.847 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.704     4.551    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.675 f  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=4, routed)           0.495     5.170    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124     5.294 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8/O
                         net (fo=1, routed)           0.264     5.558    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_8_n_0
    SLICE_X87Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.682 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_3/O
                         net (fo=16, routed)          0.826     6.508    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X91Y58         LUT3 (Prop_lut3_I1_O)        0.117     6.625 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          1.367     7.993    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]
    SLICE_X66Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.555     5.130    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X66Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_1/C
                         clock pessimism              0.024     5.154    
                         clock uncertainty           -0.067     5.086    
    SLICE_X66Y47         FDRE (Setup_fdre_C_D)       -0.253     4.833    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_replica_1
  -------------------------------------------------------------------
                         required time                          4.833    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                 -3.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_rise_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.226ns (51.050%)  route 0.217ns (48.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.613     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X99Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.128     0.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/Q
                         net (fo=2, routed)           0.217     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2[1]
    SLICE_X102Y53        LUT2 (Prop_lut2_I0_O)        0.098     1.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/burst_wd_in_rdy_rise_edge_i_1/O
                         net (fo=1, routed)           0.000     1.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_rise_edge0
    SLICE_X102Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_rise_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.880     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X102Y53        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_rise_edge_reg/C
                         clock pessimism             -0.007     0.950    
    SLICE_X102Y53        FDRE (Hold_fdre_C_D)         0.120     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_rise_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.636     0.706    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/CLKB
    SLICE_X43Y113        FDRE                                         r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.128     0.834 r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.255     1.089    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X50Y115        SRL16E                                       r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.902     0.979    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/CLKB
    SLICE_X50Y115        SRL16E                                       r  nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.016     0.963    
    SLICE_X50Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.024    nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.817%)  route 0.135ns (45.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.549     0.619    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y25         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     0.783 r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][26]/Q
                         net (fo=2, routed)           0.135     0.918    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[6]
    RAMB36_X2Y5          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.858     0.935    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y5          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.240     0.695    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.850    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clk_state_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/clk_state_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.611     0.681    nolabel_line283/mipi_csi0/clk_out
    SLICE_X98Y99         FDRE                                         r  nolabel_line283/mipi_csi0/clk_state_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164     0.845 r  nolabel_line283/mipi_csi0/clk_state_timer_reg[7]/Q
                         net (fo=4, routed)           0.185     1.030    nolabel_line283/mipi_csi0/clk_state_timer_reg[7]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.184 r  nolabel_line283/mipi_csi0/clk_state_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.184    nolabel_line283/mipi_csi0/clk_state_timer_reg[4]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.237 r  nolabel_line283/mipi_csi0/clk_state_timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.237    nolabel_line283/mipi_csi0/clk_state_timer_reg[8]_i_1_n_7
    SLICE_X98Y100        FDRE                                         r  nolabel_line283/mipi_csi0/clk_state_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.967     1.044    nolabel_line283/mipi_csi0/clk_out
    SLICE_X98Y100        FDRE                                         r  nolabel_line283/mipi_csi0/clk_state_timer_reg[8]/C
                         clock pessimism             -0.012     1.032    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.166    nolabel_line283/mipi_csi0/clk_state_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.570     0.640    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y28         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     0.804 r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][34]/Q
                         net (fo=2, routed)           0.121     0.925    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X3Y5          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.878     0.955    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y5          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.259     0.696    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.851    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.630     0.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X106Y68        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.141     0.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.101     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X108Y67        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.899     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X108Y67        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.261     0.715    
    SLICE_X108Y67        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.631     0.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X106Y67        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67        FDRE (Prop_fdre_C_Q)         0.141     0.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.103     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X108Y66        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.900     0.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y66        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.261     0.716    
    SLICE_X108Y66        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clk_state_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/clk_state_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.384ns (67.423%)  route 0.186ns (32.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.611     0.681    nolabel_line283/mipi_csi0/clk_out
    SLICE_X98Y99         FDRE                                         r  nolabel_line283/mipi_csi0/clk_state_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.164     0.845 r  nolabel_line283/mipi_csi0/clk_state_timer_reg[7]/Q
                         net (fo=4, routed)           0.185     1.030    nolabel_line283/mipi_csi0/clk_state_timer_reg[7]
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.184 r  nolabel_line283/mipi_csi0/clk_state_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.184    nolabel_line283/mipi_csi0/clk_state_timer_reg[4]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.250 r  nolabel_line283/mipi_csi0/clk_state_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.250    nolabel_line283/mipi_csi0/clk_state_timer_reg[8]_i_1_n_5
    SLICE_X98Y100        FDRE                                         r  nolabel_line283/mipi_csi0/clk_state_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.967     1.044    nolabel_line283/mipi_csi0/clk_out
    SLICE_X98Y100        FDRE                                         r  nolabel_line283/mipi_csi0/clk_state_timer_reg[10]/C
                         clock pessimism             -0.012     1.032    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.166    nolabel_line283/mipi_csi0/clk_state_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.029%)  route 0.170ns (50.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.611     0.681    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X90Y49         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.164     0.845 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]_replica_6/Q
                         net (fo=9, routed)           0.170     1.015    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/CURR_READ_ADDR_O[3]_repN_6_alias
    RAMB36_X4Y9          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.921     0.998    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/CLKB
    RAMB36_X4Y9          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.260     0.738    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.921    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.944%)  route 0.171ns (51.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.611     0.681    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X90Y47         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y47         FDRE (Prop_fdre_C_Q)         0.164     0.845 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]_replica_6/Q
                         net (fo=9, routed)           0.171     1.016    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/CURR_READ_ADDR_O[10]_repN_6_alias
    RAMB36_X4Y9          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.921     0.998    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/CLKB
    RAMB36_X4Y9          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.260     0.738    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.921    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         3.333       0.160      BUFR_X1Y11       nolabel_line283/mipi_csi0/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X2Y13     nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X2Y13     nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X5Y5      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X5Y5      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X5Y9      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X5Y9      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y2      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y2      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X2Y8      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X108Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.833 2.500 }
Period(ns):         3.333
Sources:            { nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y2    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y3    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/I0
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.625 }
Period(ns):         11.250
Sources:            { nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         11.250      9.095      BUFGCTRL_X0Y4    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         11.250      10.001     MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         11.250      10.001     MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       11.250      88.750     MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       11.250      202.110    MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line368/inst/clk_in1
  To Clock:  nolabel_line368/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line368/inst/clk_in1
Waveform(ns):       { 0.000 2.825 }
Period(ns):         5.650
Sources:            { nolabel_line368/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.650       4.401      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.650       94.350     MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_idelay_refclk_1
  To Clock:  clk_out1_clk_wiz_1_idelay_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_idelay_refclk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line368/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.776      IDELAYCTRL_X1Y1  nolabel_line374/nolabel_line215/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    nolabel_line368/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  nolabel_line374/nolabel_line215/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_idelay_refclk_1
  To Clock:  clkfbout_clk_wiz_1_idelay_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       32.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_idelay_refclk_1
Waveform(ns):       { 0.000 33.900 }
Period(ns):         67.800
Sources:            { nolabel_line368/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         67.800      65.645     BUFGCTRL_X0Y5    nolabel_line368/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         67.800      66.551     MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         67.800      66.551     MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       67.800      32.200     MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       67.800      145.560    MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_lvds_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.378ns,  Total Violation      -18.452ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.378ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.704ns  (logic 0.422ns (24.762%)  route 1.282ns (75.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.422     5.736 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.282     7.019    nolabel_line374/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line374/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.640    nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.640    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                 -2.378    

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.672ns  (logic 0.422ns (25.238%)  route 1.250ns (74.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.422     5.736 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.250     6.986    nolabel_line374/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line374/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.640    nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.640    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                 -2.346    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.457ns  (logic 0.422ns (28.960%)  route 1.035ns (71.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.422     5.736 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.035     6.772    nolabel_line374/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line374/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.632    nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.450ns  (logic 0.422ns (29.100%)  route 1.028ns (70.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.422     5.736 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.028     6.765    nolabel_line374/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line374/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.636    nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.636    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.056ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.374ns  (logic 0.422ns (30.711%)  route 0.952ns (69.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.422     5.736 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.952     6.688    nolabel_line374/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line374/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.632    nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 -2.056    

Slack (VIOLATED) :        -1.938ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.260ns  (logic 0.422ns (33.480%)  route 0.838ns (66.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.422     5.736 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.838     6.575    nolabel_line374/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line374/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.636    nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.636    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 -1.938    

Slack (VIOLATED) :        -1.863ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.176ns  (logic 0.422ns (35.898%)  route 0.754ns (64.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 5.505 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.422     5.736 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.754     6.490    nolabel_line374/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.279     5.505    nolabel_line374/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.549    
                         clock uncertainty           -0.035     5.513    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.627    nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                 -1.863    

Slack (VIOLATED) :        -1.852ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.162ns  (logic 0.422ns (36.302%)  route 0.740ns (63.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 5.502 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.422     5.736 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.740     6.477    nolabel_line374/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.276     5.502    nolabel_line374/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.546    
                         clock uncertainty           -0.035     5.510    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.624    nolabel_line374/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.624    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 -1.852    

Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.067ns  (logic 0.422ns (39.550%)  route 0.645ns (60.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 5.508 - 2.500 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.422     5.736 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.645     6.381    nolabel_line374/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.282     5.508    nolabel_line374/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.552    
                         clock uncertainty           -0.035     5.516    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.630    nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.630    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                 -1.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.477ns  (logic 0.133ns (27.882%)  route 0.344ns (72.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 3.330 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.133     3.256 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.344     3.600    nolabel_line374/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.103     3.330    nolabel_line374/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.295    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.228    nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.510ns  (logic 0.133ns (26.055%)  route 0.377ns (73.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 3.325 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.133     3.256 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.377     3.633    nolabel_line374/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.098     3.325    nolabel_line374/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.290    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.223    nolabel_line374/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.527ns  (logic 0.133ns (25.258%)  route 0.394ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 3.327 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.133     3.256 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.394     3.650    nolabel_line374/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.100     3.327    nolabel_line374/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.292    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.225    nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.557ns  (logic 0.133ns (23.858%)  route 0.424ns (76.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.133     3.256 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.424     3.681    nolabel_line374/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line374/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.233    nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.609ns  (logic 0.133ns (21.835%)  route 0.476ns (78.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.133     3.256 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.476     3.732    nolabel_line374/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line374/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.230    nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.649ns  (logic 0.133ns (20.488%)  route 0.516ns (79.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.133     3.256 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.516     3.772    nolabel_line374/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line374/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.233    nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.660ns  (logic 0.133ns (20.146%)  route 0.527ns (79.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.133     3.256 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.527     3.783    nolabel_line374/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line374/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.230    nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.708ns  (logic 0.133ns (18.779%)  route 0.575ns (81.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.133     3.256 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.575     3.831    nolabel_line374/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line374/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.235    nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.831    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.752ns  (logic 0.133ns (17.684%)  route 0.619ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.123ns = ( 3.123 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.251     3.123    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.133     3.256 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.619     3.875    nolabel_line374/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line374/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.235    nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.640    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_data_clk

Setup :           11  Failing Endpoints,  Worst Slack       -2.742ns,  Total Violation      -27.853ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.742ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.257ns  (logic 0.773ns (34.242%)  route 1.484ns (65.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.557    66.049    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I2_O)        0.295    66.344 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.927    67.271    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line374/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line374/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.271    
  -------------------------------------------------------------------
                         slack                                 -2.742    

Slack (VIOLATED) :        -2.742ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.257ns  (logic 0.773ns (34.242%)  route 1.484ns (65.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.557    66.049    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I2_O)        0.295    66.344 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.927    67.271    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line374/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line374/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.271    
  -------------------------------------------------------------------
                         slack                                 -2.742    

Slack (VIOLATED) :        -2.742ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.257ns  (logic 0.773ns (34.242%)  route 1.484ns (65.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.557    66.049    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I2_O)        0.295    66.344 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.927    67.271    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line374/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line374/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.271    
  -------------------------------------------------------------------
                         slack                                 -2.742    

Slack (VIOLATED) :        -2.742ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.257ns  (logic 0.773ns (34.242%)  route 1.484ns (65.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.557    66.049    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I2_O)        0.295    66.344 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.927    67.271    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line374/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line374/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.271    
  -------------------------------------------------------------------
                         slack                                 -2.742    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.983ns  (logic 0.773ns (38.988%)  route 1.210ns (61.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.557    66.049    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I2_O)        0.295    66.344 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.652    66.997    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line374/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -66.997    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.983ns  (logic 0.773ns (38.988%)  route 1.210ns (61.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.557    66.049    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I2_O)        0.295    66.344 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.652    66.997    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line374/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -66.997    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.983ns  (logic 0.773ns (38.988%)  route 1.210ns (61.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.557    66.049    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I2_O)        0.295    66.344 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.652    66.997    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line374/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -66.997    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.983ns  (logic 0.773ns (38.988%)  route 1.210ns (61.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.557    66.049    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I2_O)        0.295    66.344 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.652    66.997    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line374/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -66.997    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.983ns  (logic 0.773ns (38.988%)  route 1.210ns (61.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.557    66.049    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I2_O)        0.295    66.344 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.652    66.997    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line374/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -66.997    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.306ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.344ns  (logic 0.897ns (38.275%)  route 1.447ns (61.725%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 65.112 - 62.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 65.014 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845    65.014    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.478    65.492 f  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.749    66.241    nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_n_0_repN
    SLICE_X111Y75        LUT2 (Prop_lut2_I0_O)        0.295    66.536 f  nolabel_line374/nolabel_line229/rst_gen_INST_0/O
                         net (fo=2, routed)           0.697    67.234    nolabel_line374/rst_gen_bitslip
    SLICE_X105Y77        LUT4 (Prop_lut4_I2_O)        0.124    67.358 r  nolabel_line374/g_rst_clkdiv_state_complete_i_1/O
                         net (fo=1, routed)           0.000    67.358    nolabel_line374/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X105Y77        FDRE                                         r  nolabel_line374/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.810    65.112    nolabel_line374/adc_data_clk
    SLICE_X105Y77        FDRE                                         r  nolabel_line374/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.112    
                         clock uncertainty           -0.092    65.020    
    SLICE_X105Y77        FDRE (Setup_fdre_C_D)        0.032    65.052    nolabel_line374/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                         65.052    
                         arrival time                         -67.358    
  -------------------------------------------------------------------
                         slack                                 -2.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.808ns  (logic 0.291ns (36.021%)  route 0.517ns (63.979%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.623    90.959    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDRE (Prop_fdre_C_Q)         0.148    91.107 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=2, routed)           0.257    91.364    nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_n_0_repN
    SLICE_X111Y75        LUT2 (Prop_lut2_I0_O)        0.098    91.462 r  nolabel_line374/nolabel_line229/rst_gen_INST_0/O
                         net (fo=2, routed)           0.260    91.721    nolabel_line374/rst_gen_bitslip
    SLICE_X112Y74        LUT4 (Prop_lut4_I2_O)        0.045    91.766 r  nolabel_line374/g_rst_clkdiv_i_1/O
                         net (fo=1, routed)           0.000    91.766    nolabel_line374/g_rst_clkdiv_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  nolabel_line374/g_rst_clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line374/adc_data_clk
    SLICE_X112Y74        FDRE                                         r  nolabel_line374/g_rst_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.124    91.673    nolabel_line374/g_rst_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.673    
                         arrival time                          91.766    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.578%)  route 0.676ns (78.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 91.485 - 90.000 ) 
    Source Clock Delay      (SCD):    0.932ns = ( 90.932 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.596    90.932    nolabel_line81/clk_master
    SLICE_X105Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.141    91.073 f  nolabel_line81/g_rst_gen_reg_reg_replica_2/Q
                         net (fo=1, routed)           0.676    91.749    nolabel_line374/g_rst_gen_repN_2_alias
    SLICE_X105Y77        LUT4 (Prop_lut4_I3_O)        0.045    91.794 r  nolabel_line374/g_rst_clkdiv_state_complete_i_1/O
                         net (fo=1, routed)           0.000    91.794    nolabel_line374/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X105Y77        FDRE                                         r  nolabel_line374/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.312    91.485    nolabel_line374/adc_data_clk
    SLICE_X105Y77        FDRE                                         r  nolabel_line374/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.485    
                         clock uncertainty            0.092    91.577    
    SLICE_X105Y77        FDRE (Hold_fdre_C_D)         0.098    91.675    nolabel_line374/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                        -91.675    
                         arrival time                          91.794    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.707%)  route 0.538ns (74.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 90.960 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    90.960    nolabel_line81/clk_master
    SLICE_X111Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    91.101 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=2, routed)           0.201    91.302    nolabel_line374/g_rst_gen_repN_1_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.347 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.336    91.683    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line374/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.683    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.707%)  route 0.538ns (74.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 90.960 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    90.960    nolabel_line81/clk_master
    SLICE_X111Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    91.101 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=2, routed)           0.201    91.302    nolabel_line374/g_rst_gen_repN_1_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.347 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.336    91.683    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line374/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.683    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.707%)  route 0.538ns (74.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 90.960 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    90.960    nolabel_line81/clk_master
    SLICE_X111Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    91.101 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=2, routed)           0.201    91.302    nolabel_line374/g_rst_gen_repN_1_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.347 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.336    91.683    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line374/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.683    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.707%)  route 0.538ns (74.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 90.960 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    90.960    nolabel_line81/clk_master
    SLICE_X111Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    91.101 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=2, routed)           0.201    91.302    nolabel_line374/g_rst_gen_repN_1_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.347 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.336    91.683    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line374/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.683    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.707%)  route 0.538ns (74.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 90.960 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    90.960    nolabel_line81/clk_master
    SLICE_X111Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    91.101 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=2, routed)           0.201    91.302    nolabel_line374/g_rst_gen_repN_1_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.347 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.336    91.683    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line374/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.683    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.617%)  route 0.636ns (77.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 90.960 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    90.960    nolabel_line81/clk_master
    SLICE_X111Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    91.101 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=2, routed)           0.201    91.302    nolabel_line374/g_rst_gen_repN_1_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.347 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.435    91.782    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line374/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line374/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.782    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.617%)  route 0.636ns (77.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 90.960 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    90.960    nolabel_line81/clk_master
    SLICE_X111Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    91.101 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=2, routed)           0.201    91.302    nolabel_line374/g_rst_gen_repN_1_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.347 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.435    91.782    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line374/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line374/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.782    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.617%)  route 0.636ns (77.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.960ns = ( 90.960 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    90.960    nolabel_line81/clk_master
    SLICE_X111Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    91.101 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=2, routed)           0.201    91.302    nolabel_line374/g_rst_gen_repN_1_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I0_O)        0.045    91.347 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=9, routed)           0.435    91.782    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line374/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line374/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.782    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack      -10.253ns,  Total Violation     -163.085ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[8]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.253ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[9]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.253    

Slack (VIOLATED) :        -10.248ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.248    

Slack (VIOLATED) :        -10.248ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.248    

Slack (VIOLATED) :        -10.248ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.248    

Slack (VIOLATED) :        -10.248ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.029ns  (logic 0.452ns (43.919%)  route 0.577ns (56.081%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.445    38.940    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.997 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.132    39.129    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -10.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.159ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.990ns (56.256%)  route 0.770ns (43.744%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.770    11.559    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X113Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.660 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_state_i_1/O
                         net (fo=1, routed)           0.000    11.660    nolabel_line374/nolabel_line229/rst_gen_clkloss_state_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845     3.139    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_state_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.270     3.501    nolabel_line374/nolabel_line229/rst_gen_clkloss_state_reg
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                          11.660    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.162ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.990ns (56.192%)  route 0.772ns (43.808%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.772    11.561    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X113Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.662 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_i_1/O
                         net (fo=2, routed)           0.000    11.662    nolabel_line374/nolabel_line229/rst_gen_clkloss_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845     3.139    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.269     3.500    nolabel_line374/nolabel_line229/rst_gen_clkloss_reg
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                          11.662    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.167ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.889ns (52.578%)  route 0.802ns (47.422%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.802    11.591    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845     3.139    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/last_fclk_comb_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.193     3.424    nolabel_line374/nolabel_line229/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                          11.591    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.502ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.990ns (47.910%)  route 1.076ns (52.090%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.772    11.561    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X113Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.662 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_i_1/O
                         net (fo=2, routed)           0.305    11.966    nolabel_line374/nolabel_line229/rst_gen_clkloss_i_1_n_0
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.845     3.139    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y75        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y75        FDRE (Hold_fdre_C_D)         0.234     3.465    nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                          11.966    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.748ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.990ns (46.759%)  route 1.127ns (53.241%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.843    11.632    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.733 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.284    12.017    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.017    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.748ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.990ns (46.759%)  route 1.127ns (53.241%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.843    11.632    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.733 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.284    12.017    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.017    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.748ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.990ns (46.759%)  route 1.127ns (53.241%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.843    11.632    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.733 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.284    12.017    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.017    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.748ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.990ns (46.759%)  route 1.127ns (53.241%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.843    11.632    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.733 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.284    12.017    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.017    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.748ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.990ns (46.759%)  route 1.127ns (53.241%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.843    11.632    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.733 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.284    12.017    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.017    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.748ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.990ns (46.759%)  route 1.127ns (53.241%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=5, routed)           0.843    11.632    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.733 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=12, routed)          0.284    12.017    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.017    
  -------------------------------------------------------------------
                         slack                                  8.748    





---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -2.997ns,  Total Violation       -9.915ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.997ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        2.595ns  (logic 0.704ns (27.126%)  route 1.891ns (72.874%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 30.975 - 28.125 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 31.314 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805    31.314    nolabel_line374/nolabel_line229/adc_clk_div_in
    SLICE_X110Y76        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456    31.770 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[9]/Q
                         net (fo=3, routed)           1.422    33.192    nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[9]
    SLICE_X111Y76        LUT5 (Prop_lut5_I1_O)        0.124    33.316 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_i_3/O
                         net (fo=1, routed)           0.469    33.786    nolabel_line374/nolabel_line229/rst_gen_bitslip_i_3_n_0
    SLICE_X111Y76        LUT5 (Prop_lut5_I3_O)        0.124    33.910 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000    33.910    nolabel_line374/nolabel_line229/rst_gen_bitslip_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.671    30.975    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y76        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                         clock pessimism              0.000    30.975    
                         clock uncertainty           -0.092    30.883    
    SLICE_X111Y76        FDRE (Setup_fdre_C_D)        0.029    30.912    nolabel_line374/nolabel_line229/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         30.912    
                         arrival time                         -33.910    
  -------------------------------------------------------------------
                         slack                                 -2.997    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        2.357ns  (logic 0.704ns (29.863%)  route 1.653ns (70.137%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 31.015 - 28.125 ) 
    Source Clock Delay      (SCD):    3.487ns = ( 31.487 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.978    31.487    adc_data_clk
    SLICE_X57Y99         FDRE                                         r  trig_sub_word_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.456    31.943 r  trig_sub_word_test_reg[1]/Q
                         net (fo=3, routed)           0.823    32.766    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[1]
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124    32.890 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2/O
                         net (fo=1, routed)           0.831    33.721    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124    33.845 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1/O
                         net (fo=1, routed)           0.000    33.845    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.711    31.015    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X55Y100        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                         clock pessimism              0.000    31.015    
                         clock uncertainty           -0.092    30.924    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.031    30.955    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]
  -------------------------------------------------------------------
                         required time                         30.955    
                         arrival time                         -33.845    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        1.707ns  (logic 0.704ns (41.238%)  route 1.003ns (58.762%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 31.016 - 28.125 ) 
    Source Clock Delay      (SCD):    3.487ns = ( 31.487 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.978    31.487    adc_data_clk
    SLICE_X59Y99         FDRE                                         r  trig_sub_word_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456    31.943 r  trig_sub_word_test_reg[0]/Q
                         net (fo=4, routed)           0.596    32.540    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[0]
    SLICE_X57Y99         LUT3 (Prop_lut3_I0_O)        0.124    32.664 f  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2/O
                         net (fo=1, routed)           0.407    33.071    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.124    33.195 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1/O
                         net (fo=1, routed)           0.000    33.195    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1_n_0
    SLICE_X59Y100        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.712    31.016    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y100        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                         clock pessimism              0.000    31.016    
                         clock uncertainty           -0.092    30.925    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)        0.029    30.954    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]
  -------------------------------------------------------------------
                         required time                         30.954    
                         arrival time                         -33.195    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -1.786ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        1.157ns  (logic 0.518ns (44.764%)  route 0.639ns (55.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 31.016 - 28.125 ) 
    Source Clock Delay      (SCD):    3.486ns = ( 31.486 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.977    31.486    adc_data_clk
    SLICE_X54Y99         FDRE                                         r  trig_sub_word_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.518    32.004 r  trig_sub_word_test_reg[2]/Q
                         net (fo=2, routed)           0.639    32.644    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[2]
    SLICE_X56Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.712    31.016    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                         clock pessimism              0.000    31.016    
                         clock uncertainty           -0.092    30.925    
    SLICE_X56Y100        FDSE (Setup_fdse_C_D)       -0.067    30.858    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]
  -------------------------------------------------------------------
                         required time                         30.858    
                         arrival time                         -32.644    
  -------------------------------------------------------------------
                         slack                                 -1.786    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.034ns  (logic 0.419ns (40.527%)  route 0.615ns (59.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.615     1.034    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X60Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)       -0.268     3.732    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.481%)  route 0.591ns (58.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.591     1.010    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X60Y60         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)       -0.268     3.732    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.737%)  route 0.497ns (54.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.497     0.916    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X59Y54         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y54         FDRE (Setup_fdre_C_D)       -0.270     3.730    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.088%)  route 0.471ns (52.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.471     0.890    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X59Y57         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.268     3.732    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X59Y54         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y54         FDRE (Setup_fdre_C_D)       -0.268     3.732    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.499%)  route 0.445ns (51.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.445     0.864    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X59Y58         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.266     3.734    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.734    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  2.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.356%)  route 0.223ns (57.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    adc_data_clk
    SLICE_X54Y99         FDRE                                         r  trig_sub_word_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.359 r  trig_sub_word_test_reg[2]/Q
                         net (fo=2, routed)           0.223     1.582    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[2]
    SLICE_X56Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.934     1.300    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                         clock pessimism              0.000     1.300    
                         clock uncertainty            0.092     1.392    
    SLICE_X56Y100        FDSE (Hold_fdse_C_D)         0.070     1.462    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.498%)  route 0.273ns (59.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.253     1.125    nolabel_line374/nolabel_line229/adc_clk_div_in
    SLICE_X110Y77        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141     1.266 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[7]/Q
                         net (fo=3, routed)           0.273     1.539    nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[7]
    SLICE_X111Y76        LUT5 (Prop_lut5_I2_O)        0.045     1.584 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000     1.584    nolabel_line374/nolabel_line229/rst_gen_bitslip_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.893     1.259    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y76        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                         clock pessimism              0.000     1.259    
                         clock uncertainty            0.092     1.351    
    SLICE_X111Y76        FDRE (Hold_fdre_C_D)         0.091     1.442    nolabel_line374/nolabel_line229/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.729%)  route 0.336ns (59.271%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    adc_data_clk
    SLICE_X59Y99         FDRE                                         r  trig_sub_word_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  trig_sub_word_test_reg[0]/Q
                         net (fo=4, routed)           0.209     1.545    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[0]
    SLICE_X57Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.590 f  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2/O
                         net (fo=1, routed)           0.127     1.717    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.762 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1_n_0
    SLICE_X59Y100        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.934     1.300    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y100        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                         clock pessimism              0.000     1.300    
                         clock uncertainty            0.092     1.392    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.091     1.483    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.231ns (28.260%)  route 0.586ns (71.740%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    adc_data_clk
    SLICE_X57Y99         FDRE                                         r  trig_sub_word_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  trig_sub_word_test_reg[1]/Q
                         net (fo=3, routed)           0.304     1.640    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[1]
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.685 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2/O
                         net (fo=1, routed)           0.283     1.967    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.012 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.012    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.932     1.298    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X55Y100        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                         clock pessimism              0.000     1.298    
                         clock uncertainty            0.092     1.390    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.092     1.482    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.531    





---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.072%)  route 1.566ns (70.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X62Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     6.045 r  nolabel_line105/R_acq_size_a_reg[0]/Q
                         net (fo=1, routed)           1.566     7.611    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[0]
    SLICE_X63Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.735    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[0]_i_1_n_0
    SLICE_X63Y102        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.715     8.519    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y102        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X63Y102        FDRE (Setup_fdre_C_D)        0.032     8.575    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.580ns (27.505%)  route 1.529ns (72.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X65Y106        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.456     5.982 r  nolabel_line105/R_acq_size_a_reg[24]/Q
                         net (fo=1, routed)           1.529     7.510    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[24]
    SLICE_X64Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.634 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[24]_i_1/O
                         net (fo=1, routed)           0.000     7.634    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[24]_i_1_n_0
    SLICE_X64Y106        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.715     8.519    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y106        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.031     8.574    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.580ns (28.561%)  route 1.451ns (71.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X64Y105        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456     5.982 r  nolabel_line105/R_acq_size_a_reg[22]/Q
                         net (fo=1, routed)           1.451     7.432    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[22]
    SLICE_X64Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.556 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[22]_i_1/O
                         net (fo=1, routed)           0.000     7.556    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[22]_i_1_n_0
    SLICE_X64Y106        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.715     8.519    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y106        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.031     8.574    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.642ns (31.886%)  route 1.371ns (68.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 8.517 - 5.625 ) 
    Source Clock Delay      (SCD):    5.525ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.975     5.525    nolabel_line105/cfg_bram_clk
    SLICE_X62Y108        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.518     6.043 r  nolabel_line105/R_acq_size_a_reg[25]/Q
                         net (fo=1, routed)           1.371     7.414    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[25]
    SLICE_X63Y107        LUT5 (Prop_lut5_I4_O)        0.124     7.538 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[25]_i_1/O
                         net (fo=1, routed)           0.000     7.538    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[25]_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.713     8.517    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y107        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/C
                         clock pessimism              0.115     8.632    
                         clock uncertainty           -0.092     8.541    
    SLICE_X63Y107        FDRE (Setup_fdre_C_D)        0.029     8.570    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.852%)  route 1.363ns (70.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X64Y105        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456     5.982 r  nolabel_line105/R_acq_size_a_reg[21]/Q
                         net (fo=1, routed)           1.363     7.344    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[21]
    SLICE_X64Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.468 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[21]_i_1/O
                         net (fo=1, routed)           0.000     7.468    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[21]_i_1_n_0
    SLICE_X64Y106        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.715     8.519    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y106        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.029     8.572    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.642ns (34.094%)  route 1.241ns (65.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X62Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     6.045 r  nolabel_line105/R_acq_size_a_reg[6]/Q
                         net (fo=1, routed)           1.241     7.286    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[6]
    SLICE_X65Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.410 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.410    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[6]_i_1_n_0
    SLICE_X65Y102        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.716     8.520    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X65Y102        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X65Y102        FDRE (Setup_fdre_C_D)        0.032     8.576    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.718ns (38.743%)  route 1.135ns (61.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X63Y101        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.419     5.946 r  nolabel_line105/R_acq_size_a_reg[7]/Q
                         net (fo=1, routed)           1.135     7.081    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[7]
    SLICE_X63Y102        LUT5 (Prop_lut5_I4_O)        0.299     7.380 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.380    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[7]_i_1_n_0
    SLICE_X63Y102        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.715     8.519    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y102        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X63Y102        FDRE (Setup_fdre_C_D)        0.031     8.574    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.718ns (38.979%)  route 1.124ns (61.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X64Y102        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.419     5.946 r  nolabel_line105/R_acq_size_b_reg[3]/Q
                         net (fo=1, routed)           1.124     7.070    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[3]
    SLICE_X64Y101        LUT5 (Prop_lut5_I2_O)        0.299     7.369 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.369    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[3]_i_1_n_0
    SLICE_X64Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.716     8.520    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)        0.029     8.573    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.580ns (31.754%)  route 1.247ns (68.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 8.518 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X61Y104        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     5.982 r  nolabel_line105/R_acq_size_b_reg[10]/Q
                         net (fo=1, routed)           1.247     7.228    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[10]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.124     7.352 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.352    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[10]_i_1_n_0
    SLICE_X61Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.714     8.518    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/C
                         clock pessimism              0.115     8.633    
                         clock uncertainty           -0.092     8.542    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)        0.029     8.571    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.715ns (39.119%)  route 1.113ns (60.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X64Y102        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.419     5.946 r  nolabel_line105/R_acq_size_b_reg[4]/Q
                         net (fo=1, routed)           1.113     7.058    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[4]
    SLICE_X64Y101        LUT5 (Prop_lut5_I2_O)        0.296     7.354 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.354    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[4]_i_1_n_0
    SLICE_X64Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.716     8.520    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)        0.031     8.575    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  1.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.746%)  route 0.365ns (66.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X65Y104        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/R_acq_size_b_reg[19]/Q
                         net (fo=1, routed)           0.365     2.199    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[19]
    SLICE_X64Y104        LUT5 (Prop_lut5_I2_O)        0.045     2.244 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.244    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[19]_i_1_n_0
    SLICE_X64Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.934     1.300    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.865%)  route 0.363ns (66.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X64Y102        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_b_reg[14]/Q
                         net (fo=1, routed)           0.363     2.198    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[14]
    SLICE_X64Y103        LUT5 (Prop_lut5_I2_O)        0.045     2.243 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.243    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[14]_i_1_n_0
    SLICE_X64Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.934     1.300    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X64Y103        FDRE (Hold_fdre_C_D)         0.091     1.361    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.756%)  route 0.365ns (66.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X63Y101        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_a_reg[3]/Q
                         net (fo=1, routed)           0.365     2.200    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[3]
    SLICE_X64Y101        LUT5 (Prop_lut5_I4_O)        0.045     2.245 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.245    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[3]_i_1_n_0
    SLICE_X64Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.935     1.301    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]/C
                         clock pessimism             -0.030     1.271    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.091     1.362    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.858%)  route 0.343ns (62.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y103        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_acq_size_b_reg[9]/Q
                         net (fo=1, routed)           0.343     2.200    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[9]
    SLICE_X61Y103        LUT5 (Prop_lut5_I2_O)        0.045     2.245 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.245    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[9]_i_1_n_0
    SLICE_X61Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.934     1.300    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X61Y103        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.790%)  route 0.344ns (62.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y106        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_acq_size_b_reg[23]/Q
                         net (fo=1, routed)           0.344     2.201    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[23]
    SLICE_X61Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.246 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.246    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[23]_i_1_n_0
    SLICE_X61Y106        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.934     1.300    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y106        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.091     1.361    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.209ns (37.670%)  route 0.346ns (62.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.320     1.692    nolabel_line105/cfg_bram_clk
    SLICE_X62Y108        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.164     1.856 r  nolabel_line105/R_acq_size_a_reg[26]/Q
                         net (fo=1, routed)           0.346     2.201    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[26]
    SLICE_X63Y107        LUT5 (Prop_lut5_I4_O)        0.045     2.246 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.246    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[26]_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.933     1.299    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y107        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/C
                         clock pessimism             -0.030     1.269    
    SLICE_X63Y107        FDRE (Hold_fdre_C_D)         0.092     1.361    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.209ns (37.612%)  route 0.347ns (62.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y105        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_acq_size_a_reg[17]/Q
                         net (fo=1, routed)           0.347     2.203    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[17]
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.045     2.248 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.248    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[17]_i_1_n_0
    SLICE_X61Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.934     1.300    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X61Y105        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.531%)  route 0.348ns (62.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.320     1.692    nolabel_line105/cfg_bram_clk
    SLICE_X62Y108        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.164     1.856 r  nolabel_line105/R_acq_size_a_reg[28]/Q
                         net (fo=1, routed)           0.348     2.203    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[28]
    SLICE_X63Y107        LUT5 (Prop_lut5_I4_O)        0.045     2.248 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.248    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[28]_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.933     1.299    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y107        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/C
                         clock pessimism             -0.030     1.269    
    SLICE_X63Y107        FDRE (Hold_fdre_C_D)         0.092     1.361    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.304%)  route 0.372ns (66.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X63Y103        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/R_acq_size_a_reg[10]/Q
                         net (fo=1, routed)           0.372     2.206    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[10]
    SLICE_X61Y103        LUT5 (Prop_lut5_I4_O)        0.045     2.251 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.251    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[10]_i_1_n_0
    SLICE_X61Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.934     1.300    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X61Y103        FDRE (Hold_fdre_C_D)         0.091     1.361    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.204%)  route 0.374ns (66.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X64Y102        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_b_reg[1]/Q
                         net (fo=1, routed)           0.374     2.209    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[1]
    SLICE_X63Y102        LUT5 (Prop_lut5_I2_O)        0.045     2.254 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.254    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[1]_i_1_n_0
    SLICE_X63Y102        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.935     1.301    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y102        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/C
                         clock pessimism             -0.030     1.271    
    SLICE_X63Y102        FDRE (Hold_fdre_C_D)         0.091     1.362    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.892    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  cfg_bram_clkb

Setup :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.860ns  (logic 0.580ns (8.455%)  route 6.280ns (91.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 8.823 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.904     8.823    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y104        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDSE (Prop_fdse_C_Q)         0.456     9.279 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/Q
                         net (fo=1, routed)           6.280    15.559    nolabel_line105/R_acq_trigger_ptr[12]
    SLICE_X58Y104        LUT6 (Prop_lut6_I1_O)        0.124    15.683 r  nolabel_line105/cfg_bram_din[12]_i_1/O
                         net (fo=1, routed)           0.000    15.683    nolabel_line105/cfg_bram_din[12]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[12]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.077    16.350    nolabel_line105/cfg_bram_din_reg[12]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.256ns  (logic 0.580ns (9.271%)  route 5.676ns (90.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.249 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.905     8.824    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y107        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDSE (Prop_fdse_C_Q)         0.456     9.280 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/Q
                         net (fo=1, routed)           5.676    14.956    nolabel_line105/R_acq_trigger_ptr[26]
    SLICE_X59Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.080 r  nolabel_line105/cfg_bram_din[26]_i_1/O
                         net (fo=1, routed)           0.000    15.080    nolabel_line105/cfg_bram_din[26]_i_1_n_0
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.909    16.249    nolabel_line105/cfg_bram_clk
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[26]/C
                         clock pessimism              0.115    16.364    
                         clock uncertainty           -0.092    16.272    
    SLICE_X59Y108        FDRE (Setup_fdre_C_D)        0.031    16.303    nolabel_line105/cfg_bram_din_reg[26]
  -------------------------------------------------------------------
                         required time                         16.303    
                         arrival time                         -15.080    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.205ns  (logic 0.580ns (9.348%)  route 5.625ns (90.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 8.823 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.904     8.823    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X55Y102        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDSE (Prop_fdse_C_Q)         0.456     9.279 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/Q
                         net (fo=1, routed)           5.625    14.904    nolabel_line105/R_acq_trigger_ptr[9]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124    15.028 r  nolabel_line105/cfg_bram_din[9]_i_1/O
                         net (fo=1, routed)           0.000    15.028    nolabel_line105/cfg_bram_din[9]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[9]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)        0.032    16.306    nolabel_line105/cfg_bram_din_reg[9]
  -------------------------------------------------------------------
                         required time                         16.306    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.232ns  (logic 0.580ns (9.307%)  route 5.652ns (90.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.249 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.905     8.824    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y107        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDSE (Prop_fdse_C_Q)         0.456     9.280 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[28]/Q
                         net (fo=1, routed)           5.652    14.932    nolabel_line105/R_acq_trigger_ptr[28]
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    15.056 r  nolabel_line105/cfg_bram_din[28]_i_1/O
                         net (fo=1, routed)           0.000    15.056    nolabel_line105/cfg_bram_din[28]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.909    16.249    nolabel_line105/cfg_bram_clk
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[28]/C
                         clock pessimism              0.115    16.364    
                         clock uncertainty           -0.092    16.272    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)        0.081    16.353    nolabel_line105/cfg_bram_din_reg[28]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.164ns  (logic 0.642ns (10.415%)  route 5.522ns (89.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 8.826 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.907     8.826    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X62Y101        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDSE (Prop_fdse_C_Q)         0.518     9.344 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/Q
                         net (fo=1, routed)           5.522    14.866    nolabel_line105/R_acq_trigger_ptr[19]
    SLICE_X58Y104        LUT6 (Prop_lut6_I1_O)        0.124    14.990 r  nolabel_line105/cfg_bram_din[19]_i_1/O
                         net (fo=1, routed)           0.000    14.990    nolabel_line105/cfg_bram_din[19]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[19]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.079    16.352    nolabel_line105/cfg_bram_din_reg[19]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -14.990    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.119ns  (logic 0.718ns (11.735%)  route 5.401ns (88.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.905     8.824    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y102        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDSE (Prop_fdse_C_Q)         0.419     9.243 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[5]/Q
                         net (fo=1, routed)           5.401    14.644    nolabel_line105/R_acq_trigger_ptr[5]
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.299    14.943 r  nolabel_line105/cfg_bram_din[5]_i_1/O
                         net (fo=1, routed)           0.000    14.943    nolabel_line105/cfg_bram_din[5]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[5]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)        0.031    16.305    nolabel_line105/cfg_bram_din_reg[5]
  -------------------------------------------------------------------
                         required time                         16.305    
                         arrival time                         -14.943    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.028ns  (logic 0.715ns (11.861%)  route 5.313ns (88.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 8.823 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.904     8.823    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y106        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDSE (Prop_fdse_C_Q)         0.419     9.242 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/Q
                         net (fo=1, routed)           5.313    14.555    nolabel_line105/R_acq_trigger_ptr[27]
    SLICE_X57Y106        LUT6 (Prop_lut6_I1_O)        0.296    14.851 r  nolabel_line105/cfg_bram_din[27]_i_1/O
                         net (fo=1, routed)           0.000    14.851    nolabel_line105/cfg_bram_din[27]_i_1_n_0
    SLICE_X57Y106        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X57Y106        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[27]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X57Y106        FDRE (Setup_fdre_C_D)        0.031    16.304    nolabel_line105/cfg_bram_din_reg[27]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.051ns  (logic 0.642ns (10.610%)  route 5.409ns (89.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 8.826 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.907     8.826    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X62Y101        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDSE (Prop_fdse_C_Q)         0.518     9.344 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[18]/Q
                         net (fo=1, routed)           5.409    14.753    nolabel_line105/R_acq_trigger_ptr[18]
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.124    14.877 r  nolabel_line105/cfg_bram_din[18]_i_1/O
                         net (fo=1, routed)           0.000    14.877    nolabel_line105/cfg_bram_din[18]_i_1_n_0
    SLICE_X58Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X58Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[18]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X58Y105        FDRE (Setup_fdre_C_D)        0.079    16.352    nolabel_line105/cfg_bram_din_reg[18]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                         -14.877    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.934ns  (logic 0.580ns (9.774%)  route 5.354ns (90.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.905     8.824    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDSE (Prop_fdse_C_Q)         0.456     9.280 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/Q
                         net (fo=1, routed)           5.354    14.634    nolabel_line105/R_acq_trigger_ptr[2]
    SLICE_X58Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.758 r  nolabel_line105/cfg_bram_din[2]_i_1/O
                         net (fo=1, routed)           0.000    14.758    nolabel_line105/cfg_bram_din[2]_i_1_n_0
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[2]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)        0.081    16.355    nolabel_line105/cfg_bram_din_reg[2]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.842ns  (logic 0.580ns (9.929%)  route 5.262ns (90.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 8.823 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.904     8.823    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y106        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDSE (Prop_fdse_C_Q)         0.456     9.279 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[24]/Q
                         net (fo=1, routed)           5.262    14.541    nolabel_line105/R_acq_trigger_ptr[24]
    SLICE_X57Y106        LUT6 (Prop_lut6_I1_O)        0.124    14.665 r  nolabel_line105/cfg_bram_din[24]_i_1/O
                         net (fo=1, routed)           0.000    14.665    nolabel_line105/cfg_bram_din[24]_i_1_n_0
    SLICE_X57Y106        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X57Y106        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[24]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X57Y106        FDRE (Setup_fdre_C_D)        0.031    16.304    nolabel_line105/cfg_bram_din_reg[24]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                         -14.665    
  -------------------------------------------------------------------
                         slack                                  1.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.227ns (11.991%)  route 1.666ns (88.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.660     0.996    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y107        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDSE (Prop_fdse_C_Q)         0.128     1.124 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/Q
                         net (fo=1, routed)           1.666     2.790    nolabel_line105/R_acq_trigger_ptr[29]
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.099     2.889 r  nolabel_line105/cfg_bram_din[29]_i_1/O
                         net (fo=1, routed)           0.000     2.889    nolabel_line105/cfg_bram_din[29]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[29]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.121     2.296    nolabel_line105/cfg_bram_din_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.186ns (9.761%)  route 1.719ns (90.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.660     0.996    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y102        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDSE (Prop_fdse_C_Q)         0.141     1.137 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[4]/Q
                         net (fo=1, routed)           1.719     2.856    nolabel_line105/R_acq_trigger_ptr[4]
    SLICE_X59Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.901 r  nolabel_line105/cfg_bram_din[4]_i_1/O
                         net (fo=1, routed)           0.000     2.901    nolabel_line105/cfg_bram_din[4]_i_1_n_0
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[4]/C
                         clock pessimism             -0.030     2.177    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.091     2.268    nolabel_line105/cfg_bram_din_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.209ns (10.950%)  route 1.700ns (89.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.662     0.998    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X62Y101        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDSE (Prop_fdse_C_Q)         0.164     1.162 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[21]/Q
                         net (fo=1, routed)           1.700     2.862    nolabel_line105/R_acq_trigger_ptr[21]
    SLICE_X59Y108        LUT6 (Prop_lut6_I1_O)        0.045     2.907 r  nolabel_line105/cfg_bram_din[21]_i_1/O
                         net (fo=1, routed)           0.000     2.907    nolabel_line105/cfg_bram_din[21]_i_1_n_0
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[21]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.091     2.266    nolabel_line105/cfg_bram_din_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.226ns (11.146%)  route 1.802ns (88.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.659     0.995    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y104        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDSE (Prop_fdse_C_Q)         0.128     1.123 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/Q
                         net (fo=1, routed)           1.802     2.925    nolabel_line105/R_acq_trigger_ptr[20]
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.098     3.023 r  nolabel_line105/cfg_bram_din[20]_i_1/O
                         net (fo=1, routed)           0.000     3.023    nolabel_line105/cfg_bram_din[20]_i_1_n_0
    SLICE_X58Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X58Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[20]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X58Y105        FDRE (Hold_fdre_C_D)         0.121     2.297    nolabel_line105/cfg_bram_din_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.186ns (9.144%)  route 1.848ns (90.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.660     0.996    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y102        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDSE (Prop_fdse_C_Q)         0.141     1.137 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/Q
                         net (fo=1, routed)           1.848     2.985    nolabel_line105/R_acq_trigger_ptr[11]
    SLICE_X58Y102        LUT6 (Prop_lut6_I1_O)        0.045     3.030 r  nolabel_line105/cfg_bram_din[11]_i_1/O
                         net (fo=1, routed)           0.000     3.030    nolabel_line105/cfg_bram_din[11]_i_1_n_0
    SLICE_X58Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X58Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[11]/C
                         clock pessimism             -0.030     2.177    
    SLICE_X58Y102        FDRE (Hold_fdre_C_D)         0.121     2.298    nolabel_line105/cfg_bram_din_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.226ns (11.136%)  route 1.803ns (88.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.660     0.996    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y107        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDSE (Prop_fdse_C_Q)         0.128     1.124 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[30]/Q
                         net (fo=1, routed)           1.803     2.927    nolabel_line105/R_acq_trigger_ptr[30]
    SLICE_X59Y108        LUT6 (Prop_lut6_I1_O)        0.098     3.025 r  nolabel_line105/cfg_bram_din[30]_i_1/O
                         net (fo=1, routed)           0.000     3.025    nolabel_line105/cfg_bram_din[30]_i_1_n_0
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X59Y108        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[30]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.092     2.267    nolabel_line105/cfg_bram_din_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.227ns (10.987%)  route 1.839ns (89.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.659     0.995    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y104        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDSE (Prop_fdse_C_Q)         0.128     1.123 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/Q
                         net (fo=1, routed)           1.839     2.962    nolabel_line105/R_acq_trigger_ptr[17]
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.099     3.061 r  nolabel_line105/cfg_bram_din[17]_i_1/O
                         net (fo=1, routed)           0.000     3.061    nolabel_line105/cfg_bram_din[17]_i_1_n_0
    SLICE_X58Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X58Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X58Y105        FDRE (Hold_fdre_C_D)         0.121     2.297    nolabel_line105/cfg_bram_din_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.227ns (10.864%)  route 1.863ns (89.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.659     0.995    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y106        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDSE (Prop_fdse_C_Q)         0.128     1.123 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/Q
                         net (fo=1, routed)           1.863     2.986    nolabel_line105/R_acq_trigger_ptr[23]
    SLICE_X57Y106        LUT6 (Prop_lut6_I1_O)        0.099     3.085 r  nolabel_line105/cfg_bram_din[23]_i_1/O
                         net (fo=1, routed)           0.000     3.085    nolabel_line105/cfg_bram_din[23]_i_1_n_0
    SLICE_X57Y106        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X57Y106        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[23]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X57Y106        FDRE (Hold_fdre_C_D)         0.091     2.267    nolabel_line105/cfg_bram_din_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.227ns (10.669%)  route 1.901ns (89.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.662     0.998    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y102        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDSE (Prop_fdse_C_Q)         0.128     1.126 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/Q
                         net (fo=1, routed)           1.901     3.027    nolabel_line105/R_acq_trigger_ptr[31]
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.099     3.126 r  nolabel_line105/cfg_bram_din[31]_i_2/O
                         net (fo=1, routed)           0.000     3.126    nolabel_line105/cfg_bram_din[31]_i_2_n_0
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.121     2.296    nolabel_line105/cfg_bram_din_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.186ns (8.678%)  route 1.957ns (91.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.660     0.996    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y107        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDSE (Prop_fdse_C_Q)         0.141     1.137 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[13]/Q
                         net (fo=1, routed)           1.957     3.094    nolabel_line105/R_acq_trigger_ptr[13]
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.045     3.139 r  nolabel_line105/cfg_bram_din[13]_i_1/O
                         net (fo=1, routed)           0.000     3.139    nolabel_line105/cfg_bram_din[13]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X58Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[13]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.120     2.295    nolabel_line105/cfg_bram_din_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.844    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        2.035ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.758%)  route 0.609ns (59.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.609     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X110Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X110Y62        FDCE (Setup_fdce_C_D)       -0.270     3.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.773%)  route 0.590ns (55.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X108Y61        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.590     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X108Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X108Y62        FDCE (Setup_fdce_C_D)       -0.215     3.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.118    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.544%)  route 0.727ns (61.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X103Y61        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.727     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X102Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X102Y63        FDCE (Setup_fdce_C_D)       -0.047     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.901ns  (logic 0.419ns (46.500%)  route 0.482ns (53.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y62                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X103Y62        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.482     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X103Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X103Y63        FDCE (Setup_fdce_C_D)       -0.270     3.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.119ns  (logic 0.518ns (46.280%)  route 0.601ns (53.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X108Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.601     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X108Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X108Y62        FDCE (Setup_fdce_C_D)       -0.047     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.941%)  route 0.606ns (57.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.606     1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X109Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X109Y62        FDCE (Setup_fdce_C_D)       -0.095     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.926ns  (logic 0.478ns (51.602%)  route 0.448ns (48.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y62                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X102Y62        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X102Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X102Y63        FDCE (Setup_fdce_C_D)       -0.222     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.111    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.964ns  (logic 0.518ns (53.717%)  route 0.446ns (46.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y62                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X102Y62        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.446     0.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X102Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X102Y63        FDCE (Setup_fdce_C_D)       -0.043     3.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.290    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  2.326    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -3.198ns,  Total Violation      -12.792ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.198ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.761ns  (logic 0.704ns (39.978%)  route 1.057ns (60.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 75.121 - 73.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 76.138 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.719    76.138    nolabel_line81/clk_master
    SLICE_X85Y89         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.456    76.594 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.285    76.879    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.124    77.003 r  nolabel_line283/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.428    77.431    nolabel_line283/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y90         LUT5 (Prop_lut5_I1_O)        0.124    77.555 r  nolabel_line283/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.344    77.899    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X81Y91         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    74.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.547    75.121    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y91         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000    75.121    
                         clock uncertainty           -0.215    74.906    
    SLICE_X81Y91         FDRE (Setup_fdre_C_CE)      -0.205    74.701    nolabel_line283/csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         74.701    
                         arrival time                         -77.899    
  -------------------------------------------------------------------
                         slack                                 -3.198    

Slack (VIOLATED) :        -3.198ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.760ns  (logic 0.704ns (40.001%)  route 1.056ns (59.999%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 75.120 - 73.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 76.138 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.719    76.138    nolabel_line81/clk_master
    SLICE_X85Y89         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.456    76.594 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.285    76.879    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.124    77.003 r  nolabel_line283/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.428    77.431    nolabel_line283/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y90         LUT5 (Prop_lut5_I1_O)        0.124    77.555 r  nolabel_line283/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.343    77.898    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    74.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.546    75.120    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000    75.120    
                         clock uncertainty           -0.215    74.905    
    SLICE_X81Y89         FDRE (Setup_fdre_C_CE)      -0.205    74.700    nolabel_line283/csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         74.700    
                         arrival time                         -77.898    
  -------------------------------------------------------------------
                         slack                                 -3.198    

Slack (VIOLATED) :        -3.198ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.760ns  (logic 0.704ns (40.001%)  route 1.056ns (59.999%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 75.120 - 73.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 76.138 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.719    76.138    nolabel_line81/clk_master
    SLICE_X85Y89         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.456    76.594 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.285    76.879    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.124    77.003 r  nolabel_line283/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.428    77.431    nolabel_line283/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y90         LUT5 (Prop_lut5_I1_O)        0.124    77.555 r  nolabel_line283/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.343    77.898    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    74.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.546    75.120    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000    75.120    
                         clock uncertainty           -0.215    74.905    
    SLICE_X81Y89         FDRE (Setup_fdre_C_CE)      -0.205    74.700    nolabel_line283/csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         74.700    
                         arrival time                         -77.898    
  -------------------------------------------------------------------
                         slack                                 -3.198    

Slack (VIOLATED) :        -3.198ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.760ns  (logic 0.704ns (40.001%)  route 1.056ns (59.999%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 75.120 - 73.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 76.138 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.719    76.138    nolabel_line81/clk_master
    SLICE_X85Y89         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.456    76.594 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.285    76.879    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.124    77.003 r  nolabel_line283/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.428    77.431    nolabel_line283/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y90         LUT5 (Prop_lut5_I1_O)        0.124    77.555 r  nolabel_line283/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.343    77.898    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    74.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.546    75.120    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000    75.120    
                         clock uncertainty           -0.215    74.905    
    SLICE_X81Y89         FDRE (Setup_fdre_C_CE)      -0.205    74.700    nolabel_line283/csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         74.700    
                         arrival time                         -77.898    
  -------------------------------------------------------------------
                         slack                                 -3.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.221%)  route 0.358ns (60.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.581     0.917    nolabel_line81/clk_master
    SLICE_X85Y89         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.094     1.152    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.197 r  nolabel_line283/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.142     1.339    nolabel_line283/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.384 r  nolabel_line283/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.122     1.506    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.852     0.929    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000     0.929    
                         clock uncertainty            0.215     1.144    
    SLICE_X81Y89         FDRE (Hold_fdre_C_CE)       -0.039     1.105    nolabel_line283/csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.221%)  route 0.358ns (60.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.581     0.917    nolabel_line81/clk_master
    SLICE_X85Y89         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.094     1.152    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.197 r  nolabel_line283/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.142     1.339    nolabel_line283/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.384 r  nolabel_line283/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.122     1.506    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.852     0.929    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000     0.929    
                         clock uncertainty            0.215     1.144    
    SLICE_X81Y89         FDRE (Hold_fdre_C_CE)       -0.039     1.105    nolabel_line283/csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.221%)  route 0.358ns (60.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.581     0.917    nolabel_line81/clk_master
    SLICE_X85Y89         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.094     1.152    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.197 r  nolabel_line283/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.142     1.339    nolabel_line283/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.384 r  nolabel_line283/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.122     1.506    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.852     0.929    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y89         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000     0.929    
                         clock uncertainty            0.215     1.144    
    SLICE_X81Y89         FDRE (Hold_fdre_C_CE)       -0.039     1.105    nolabel_line283/csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.088%)  route 0.360ns (60.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.581     0.917    nolabel_line81/clk_master
    SLICE_X85Y89         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.094     1.152    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.197 r  nolabel_line283/csi_ctrl_state[3]_i_4/O
                         net (fo=1, routed)           0.142     1.339    nolabel_line283/csi_ctrl_state[3]_i_4_n_0
    SLICE_X81Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.384 r  nolabel_line283/csi_ctrl_state[3]_i_1/O
                         net (fo=4, routed)           0.124     1.508    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X81Y91         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.853     0.930    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y91         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.215     1.145    
    SLICE_X81Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.106    nolabel_line283/csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          100  Failing Endpoints,  Worst Slack       -5.811ns,  Total Violation     -528.550ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.811ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_data_type_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.163ns  (logic 0.456ns (21.079%)  route 1.707ns (78.921%))
  Logic Levels:           0  
  Clock Path Skew:        -3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 58.373 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_data_type_reg[3]/Q
                         net (fo=3, routed)           1.707    63.940    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[85]
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.466    58.373    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/CLK
                         clock pessimism              0.000    58.373    
                         clock uncertainty           -0.215    58.158    
    SLICE_X46Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    58.128    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8
  -------------------------------------------------------------------
                         required time                         58.128    
                         arrival time                         -63.940    
  -------------------------------------------------------------------
                         slack                                 -5.811    

Slack (VIOLATED) :        -5.793ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_data_type_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.156ns  (logic 0.456ns (21.154%)  route 1.700ns (78.846%))
  Logic Levels:           0  
  Clock Path Skew:        -3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 58.373 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_data_type_reg[4]/Q
                         net (fo=3, routed)           1.700    63.932    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[86]
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.466    58.373    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/CLK
                         clock pessimism              0.000    58.373    
                         clock uncertainty           -0.215    58.158    
    SLICE_X46Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    58.139    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8
  -------------------------------------------------------------------
                         required time                         58.139    
                         arrival time                         -63.932    
  -------------------------------------------------------------------
                         slack                                 -5.793    

Slack (VIOLATED) :        -5.790ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/csi_ctrl_num_lines_to_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.207ns  (logic 0.580ns (26.283%)  route 1.627ns (73.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 58.452 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.456    62.234 r  nolabel_line105/R_csi_line_count_reg[2]/Q
                         net (fo=3, routed)           1.296    63.529    nolabel_line283/R_csi_line_count[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I0_O)        0.124    63.653 r  nolabel_line283/csi_ctrl_num_lines_to_tx[2]_i_1/O
                         net (fo=1, routed)           0.331    63.984    nolabel_line283/csi_ctrl_num_lines_to_tx[2]_i_1_n_0
    SLICE_X80Y88         FDRE                                         r  nolabel_line283/csi_ctrl_num_lines_to_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.545    58.452    nolabel_line283/mipi_mem_read_clk
    SLICE_X80Y88         FDRE                                         r  nolabel_line283/csi_ctrl_num_lines_to_tx_reg[2]/C
                         clock pessimism              0.000    58.452    
                         clock uncertainty           -0.215    58.237    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)       -0.043    58.194    nolabel_line283/csi_ctrl_num_lines_to_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         58.194    
                         arrival time                         -63.984    
  -------------------------------------------------------------------
                         slack                                 -5.790    

Slack (VIOLATED) :        -5.786ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.943ns  (logic 0.419ns (21.562%)  route 1.524ns (78.438%))
  Logic Levels:           0  
  Clock Path Skew:        -3.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 58.373 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    62.197 r  nolabel_line105/R_csi_line_count_reg[5]/Q
                         net (fo=3, routed)           1.524    63.721    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[81]
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.466    58.373    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/CLK
                         clock pessimism              0.000    58.373    
                         clock uncertainty           -0.215    58.158    
    SLICE_X46Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.224    57.934    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8
  -------------------------------------------------------------------
                         required time                         57.934    
                         arrival time                         -63.721    
  -------------------------------------------------------------------
                         slack                                 -5.786    

Slack (VIOLATED) :        -5.766ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.925ns  (logic 0.419ns (21.772%)  route 1.506ns (78.228%))
  Logic Levels:           0  
  Clock Path Skew:        -3.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 58.373 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    62.197 r  nolabel_line105/R_csi_line_count_reg[4]/Q
                         net (fo=3, routed)           1.506    63.702    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[80]
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.466    58.373    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/CLK
                         clock pessimism              0.000    58.373    
                         clock uncertainty           -0.215    58.158    
    SLICE_X46Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222    57.936    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8
  -------------------------------------------------------------------
                         required time                         57.936    
                         arrival time                         -63.702    
  -------------------------------------------------------------------
                         slack                                 -5.766    

Slack (VIOLATED) :        -5.722ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.905ns  (logic 0.478ns (25.094%)  route 1.427ns (74.906%))
  Logic Levels:           0  
  Clock Path Skew:        -3.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 58.364 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X62Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.478    62.255 r  nolabel_line105/R_csi_line_byte_count_reg[4]/Q
                         net (fo=3, routed)           1.427    63.681    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[94]
    SLICE_X50Y78         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.457    58.364    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y78         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/CLK
                         clock pessimism              0.000    58.364    
                         clock uncertainty           -0.215    58.149    
    SLICE_X50Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.190    57.959    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8
  -------------------------------------------------------------------
                         required time                         57.959    
                         arrival time                         -63.681    
  -------------------------------------------------------------------
                         slack                                 -5.722    

Slack (VIOLATED) :        -5.721ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_data_type_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][88]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.872ns  (logic 0.419ns (22.379%)  route 1.453ns (77.621%))
  Logic Levels:           0  
  Clock Path Skew:        -3.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 58.364 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.419    62.196 r  nolabel_line105/R_csi_data_type_reg[6]/Q
                         net (fo=2, routed)           1.453    63.649    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[88]
    SLICE_X50Y78         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][88]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.457    58.364    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y78         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][88]_srl8/CLK
                         clock pessimism              0.000    58.364    
                         clock uncertainty           -0.215    58.149    
    SLICE_X50Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222    57.927    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][88]_srl8
  -------------------------------------------------------------------
                         required time                         57.927    
                         arrival time                         -63.649    
  -------------------------------------------------------------------
                         slack                                 -5.721    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_data_type_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.866ns  (logic 0.419ns (22.460%)  route 1.447ns (77.540%))
  Logic Levels:           0  
  Clock Path Skew:        -3.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 58.364 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.419    62.196 r  nolabel_line105/R_csi_data_type_reg[7]/Q
                         net (fo=2, routed)           1.447    63.642    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[89]
    SLICE_X50Y78         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.457    58.364    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y78         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/CLK
                         clock pessimism              0.000    58.364    
                         clock uncertainty           -0.215    58.149    
    SLICE_X50Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.224    57.925    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8
  -------------------------------------------------------------------
                         required time                         57.925    
                         arrival time                         -63.642    
  -------------------------------------------------------------------
                         slack                                 -5.717    

Slack (VIOLATED) :        -5.697ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_data_type_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.414%)  route 1.578ns (77.586%))
  Logic Levels:           0  
  Clock Path Skew:        -3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 58.373 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_data_type_reg[2]/Q
                         net (fo=3, routed)           1.578    63.811    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[84]
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.466    58.373    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8/CLK
                         clock pessimism              0.000    58.373    
                         clock uncertainty           -0.215    58.158    
    SLICE_X46Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    58.114    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8
  -------------------------------------------------------------------
                         required time                         58.114    
                         arrival time                         -63.811    
  -------------------------------------------------------------------
                         slack                                 -5.697    

Slack (VIOLATED) :        -5.671ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_data_type_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.014ns  (logic 0.456ns (22.645%)  route 1.558ns (77.355%))
  Logic Levels:           0  
  Clock Path Skew:        -3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 58.373 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X65Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_data_type_reg[1]/Q
                         net (fo=3, routed)           1.558    63.790    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[83]
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.466    58.373    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y73         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/CLK
                         clock pessimism              0.000    58.373    
                         clock uncertainty           -0.215    58.158    
    SLICE_X46Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    58.119    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8
  -------------------------------------------------------------------
                         required time                         58.119    
                         arrival time                         -63.790    
  -------------------------------------------------------------------
                         slack                                 -5.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/R_csi_data_type_regd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.682%)  route 0.189ns (57.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[3]/Q
                         net (fo=3, routed)           0.189     2.024    nolabel_line283/R_csi_data_type[3]
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.851     0.928    nolabel_line283/mipi_mem_read_clk
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[3]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X67Y98         FDRE (Hold_fdre_C_D)         0.070     1.213    nolabel_line283/R_csi_data_type_regd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/R_csi_data_type_regd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.261%)  route 0.193ns (57.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[2]/Q
                         net (fo=3, routed)           0.193     2.027    nolabel_line283/R_csi_data_type[2]
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.851     0.928    nolabel_line283/mipi_mem_read_clk
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[2]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X67Y98         FDRE (Hold_fdre_C_D)         0.066     1.209    nolabel_line283/R_csi_data_type_regd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/R_csi_data_type_regd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.518%)  route 0.183ns (56.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X65Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[1]/Q
                         net (fo=3, routed)           0.183     2.018    nolabel_line283/R_csi_data_type[1]
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.851     0.928    nolabel_line283/mipi_mem_read_clk
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[1]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X67Y98         FDRE (Hold_fdre_C_D)         0.046     1.189    nolabel_line283/R_csi_data_type_regd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_control_flags_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/R_clk_gating_enable_regd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.768%)  route 0.232ns (62.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.320     1.692    nolabel_line105/cfg_bram_clk
    SLICE_X80Y100        FDRE                                         r  nolabel_line105/R_csi_control_flags_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.141     1.833 r  nolabel_line105/R_csi_control_flags_reg[0]/Q
                         net (fo=5, routed)           0.232     2.065    nolabel_line283/R_clk_gating_enable
    SLICE_X84Y98         FDRE                                         r  nolabel_line283/R_clk_gating_enable_regd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.855     0.932    nolabel_line283/mipi_mem_read_clk
    SLICE_X84Y98         FDRE                                         r  nolabel_line283/R_clk_gating_enable_regd_reg/C
                         clock pessimism              0.000     0.932    
                         clock uncertainty            0.215     1.147    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.070     1.217    nolabel_line283/R_clk_gating_enable_regd_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_control_flags_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/mipi_idle_packet_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.293%)  route 0.268ns (53.707%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.320     1.692    nolabel_line105/cfg_bram_clk
    SLICE_X80Y100        FDRE                                         r  nolabel_line105/R_csi_control_flags_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.141     1.833 r  nolabel_line105/R_csi_control_flags_reg[0]/Q
                         net (fo=5, routed)           0.133     1.966    nolabel_line283/R_clk_gating_enable
    SLICE_X81Y100        LUT6 (Prop_lut6_I3_O)        0.045     2.011 r  nolabel_line283/mipi_idle_packet_i_3/O
                         net (fo=1, routed)           0.135     2.146    nolabel_line283/mipi_idle_packet_i_3_n_0
    SLICE_X81Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.191 r  nolabel_line283/mipi_idle_packet_i_1/O
                         net (fo=1, routed)           0.000     2.191    nolabel_line283/mipi_idle_packet_i_1_n_0
    SLICE_X81Y100        FDRE                                         r  nolabel_line283/mipi_idle_packet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.941     1.018    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y100        FDRE                                         r  nolabel_line283/mipi_idle_packet_reg/C
                         clock pessimism              0.000     1.018    
                         clock uncertainty            0.215     1.233    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.091     1.324    nolabel_line283/mipi_idle_packet_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/R_csi_data_type_regd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.043%)  route 0.250ns (63.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[5]/Q
                         net (fo=3, routed)           0.250     2.085    nolabel_line283/R_csi_data_type[5]
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.851     0.928    nolabel_line283/mipi_mem_read_clk
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[5]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X67Y98         FDRE (Hold_fdre_C_D)         0.075     1.218    nolabel_line283/R_csi_data_type_regd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/R_csi_data_type_regd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.886%)  route 0.252ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[4]/Q
                         net (fo=3, routed)           0.252     2.086    nolabel_line283/R_csi_data_type[4]
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.851     0.928    nolabel_line283/mipi_mem_read_clk
    SLICE_X67Y98         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[4]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X67Y98         FDRE (Hold_fdre_C_D)         0.072     1.215    nolabel_line283/R_csi_data_type_regd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.480%)  route 0.251ns (54.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X62Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  nolabel_line105/R_csi_line_byte_count_reg[16]/Q
                         net (fo=2, routed)           0.251     2.108    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[106]
    SLICE_X67Y92         LUT2 (Prop_lut2_I0_O)        0.045     2.153 r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig_i_93/O
                         net (fo=1, routed)           0.000     2.153    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[16]
    SLICE_X67Y92         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.849     0.926    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X67Y92         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.215     1.141    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.092     1.233    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/R_csi_data_type_regd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.215%)  route 0.311ns (68.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X65Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[0]/Q
                         net (fo=3, routed)           0.311     2.145    nolabel_line283/R_csi_data_type[0]
    SLICE_X81Y96         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.854     0.931    nolabel_line283/mipi_mem_read_clk
    SLICE_X81Y96         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[0]/C
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.215     1.146    
    SLICE_X81Y96         FDRE (Hold_fdre_C_D)         0.075     1.221    nolabel_line283/R_csi_data_type_regd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/mipi_tx_size_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.050%)  route 0.344ns (70.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X63Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_line_byte_count_reg[0]/Q
                         net (fo=3, routed)           0.344     2.179    nolabel_line283/R_csi_line_byte_count[0]
    SLICE_X82Y96         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.854     0.931    nolabel_line283/mipi_mem_read_clk
    SLICE_X82Y96         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[0]/C
                         clock pessimism              0.000     0.931    
                         clock uncertainty            0.215     1.146    
    SLICE_X82Y96         FDRE (Hold_fdre_C_D)         0.075     1.221    nolabel_line283/mipi_tx_size_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.958    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.712ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.731%)  route 0.591ns (55.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X108Y60        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X108Y60        FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 31.712    

Slack (MET) :             31.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.112%)  route 0.576ns (57.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X103Y63        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.576     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X103Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X103Y62        FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 31.740    

Slack (MET) :             31.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.698%)  route 0.562ns (57.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X103Y63        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.562     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X103Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X103Y62        FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                 31.753    

Slack (MET) :             31.775ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.498%)  route 0.591ns (58.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.591     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X108Y60        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X108Y60        FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 31.775    

Slack (MET) :             31.776ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.181ns  (logic 0.518ns (43.865%)  route 0.663ns (56.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.663     1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X108Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X108Y61        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                 31.776    

Slack (MET) :             31.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.072%)  route 0.628ns (57.928%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X103Y63        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.628     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X103Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X103Y62        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 31.821    

Slack (MET) :             31.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.994ns  (logic 0.518ns (52.135%)  route 0.476ns (47.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.476     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X108Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X108Y61        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 31.959    

Slack (MET) :             32.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.939%)  route 0.476ns (51.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y63                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X103Y63        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X102Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X102Y62        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 32.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -3.695ns,  Total Violation      -14.530ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.695ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.518ns (35.313%)  route 0.949ns (64.687%))
  Logic Levels:           0  
  Clock Path Skew:        -2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        2.228     2.493    nolabel_line283/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line283/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.885     3.914    nolabel_line283/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X102Y114       FDRE                                         r  nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.518     4.432 r  nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.949     5.381    nolabel_line283/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     1.686    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                 -3.695    

Slack (VIOLATED) :        -3.019ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.642ns (35.740%)  route 1.154ns (64.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 0.969 - 0.833 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           1.654     1.657    nolabel_line283/mipi_csi0/mod_clk_I_in
    SLICE_X50Y47         FDRE                                         r  nolabel_line283/mipi_csi0/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  nolabel_line283/mipi_csi0/mod_clk_div_reg[0]/Q
                         net (fo=4, routed)           0.541     2.716    nolabel_line283/mipi_csi0/mod_clk_div[0]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.840 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.613     3.453    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     0.795    
                         clock uncertainty           -0.187     0.608    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     0.434    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 -3.019    

Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.456ns (53.500%)  route 0.396ns (46.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.672 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          2.055     2.305    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line283/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line283/mipi_csi0/enz_3_INST_0/Q
                         net (fo=5, routed)           0.396     3.157    nolabel_line283/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     2.672    nolabel_line283/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     2.498    
                         clock uncertainty           -0.187     2.311    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     1.438    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                 -1.720    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.727%)  route 0.721ns (61.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          2.054     2.304    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X109Y112       FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.456     2.760 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.721     3.481    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625     1.910    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 -1.572    

Slack (VIOLATED) :        -1.558ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.456ns (39.187%)  route 0.708ns (60.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          2.054     2.304    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X109Y112       FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.456     2.760 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.708     3.468    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     1.910    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                 -1.558    

Slack (VIOLATED) :        -1.547ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.456ns (39.547%)  route 0.697ns (60.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          2.054     2.304    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X109Y112       FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.456     2.760 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.697     3.457    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     1.910    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.548%)  route 0.568ns (55.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          2.054     2.304    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X109Y112       FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.456     2.760 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.568     3.328    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     1.910    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                 -1.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.682%)  route 0.278ns (66.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.716     4.107    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X109Y112       FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.278     4.526    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.140    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.526    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.424ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.889%)  route 0.315ns (69.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.716     4.107    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X109Y112       FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.315     4.564    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.140    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.428ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.648%)  route 0.319ns (69.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.716     4.107    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X109Y112       FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.319     4.567    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.140    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.567    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.895%)  route 0.331ns (70.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.716     4.107    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X109Y112       FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.331     4.579    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.140    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.579    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.471ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.203%)  route 0.439ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 4.548 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     3.377    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.403 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.768     4.171    nolabel_line283/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     4.263 r  nolabel_line283/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.285     4.548    nolabel_line283/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X102Y114       FDRE                                         r  nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDRE (Prop_fdre_C_Q)         0.164     4.712 r  nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.439     5.151    nolabel_line283/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.680    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           5.151    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.515ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.905%)  route 0.212ns (60.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 1.821 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.716     4.107    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line283/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line283/mipi_csi0/enz_3_INST_0/Q
                         net (fo=5, routed)           0.212     4.461    nolabel_line283/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     1.821    nolabel_line283/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     1.871    
                         clock uncertainty            0.187     2.059    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     1.946    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           4.461    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             3.188ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.561ns  (logic 0.246ns (43.872%)  route 0.315ns (56.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 0.868 - 0.833 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 3.892 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.557     3.892    nolabel_line283/mipi_csi0/mod_clk_I_in
    SLICE_X50Y47         FDRE                                         r  nolabel_line283/mipi_csi0/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.148     4.040 f  nolabel_line283/mipi_csi0/mod_clk_div_reg[1]/Q
                         net (fo=3, routed)           0.086     4.125    nolabel_line283/mipi_csi0/mod_clk_div[1]
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.098     4.223 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.229     4.453    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     0.918    
                         clock uncertainty            0.187     1.106    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.265    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  3.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.773ns (28.773%)  route 1.914ns (71.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.735    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/RST_FULL_FF
    SLICE_X13Y43         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.580     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/WR_CLK
    SLICE_X13Y43         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230     8.614    
                         clock uncertainty           -0.092     8.522    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.117    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.773ns (28.773%)  route 1.914ns (71.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.735    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/RST_FULL_FF
    SLICE_X13Y43         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.580     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/WR_CLK
    SLICE_X13Y43         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230     8.614    
                         clock uncertainty           -0.092     8.522    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.117    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.773ns (28.773%)  route 1.914ns (71.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.735    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X12Y43         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.580     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X12Y43         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     8.614    
                         clock uncertainty           -0.092     8.522    
    SLICE_X12Y43         FDCE (Recov_fdce_C_CLR)     -0.361     8.161    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.773ns (28.773%)  route 1.914ns (71.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.735    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X12Y43         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.580     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X12Y43         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230     8.614    
                         clock uncertainty           -0.092     8.522    
    SLICE_X12Y43         FDPE (Recov_fdpe_C_PRE)     -0.361     8.161    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.773ns (28.773%)  route 1.914ns (71.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.735    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X12Y43         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.580     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X12Y43         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.230     8.614    
                         clock uncertainty           -0.092     8.522    
    SLICE_X12Y43         FDCE (Recov_fdce_C_CLR)     -0.361     8.161    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.773ns (28.773%)  route 1.914ns (71.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.735    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X13Y43         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.580     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X13Y43         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230     8.614    
                         clock uncertainty           -0.092     8.522    
    SLICE_X13Y43         FDPE (Recov_fdpe_C_PRE)     -0.359     8.163    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.773ns (28.773%)  route 1.914ns (71.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.735    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X12Y43         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.580     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X12Y43         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     8.614    
                         clock uncertainty           -0.092     8.522    
    SLICE_X12Y43         FDCE (Recov_fdce_C_CLR)     -0.319     8.203    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.773ns (28.773%)  route 1.914ns (71.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.315     5.735    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X12Y43         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.580     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X12Y43         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.230     8.614    
                         clock uncertainty           -0.092     8.522    
    SLICE_X12Y43         FDCE (Recov_fdce_C_CLR)     -0.319     8.203    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.773ns (30.073%)  route 1.797ns (69.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.199     5.618    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X11Y40         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X11Y40         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230     8.613    
                         clock uncertainty           -0.092     8.521    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405     8.116    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.773ns (30.073%)  route 1.797ns (69.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.754     3.048    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.478     3.526 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.598     4.124    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.295     4.419 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.199     5.618    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X11Y40         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X11Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230     8.613    
                         clock uncertainty           -0.092     8.521    
    SLICE_X11Y40         FDPE (Recov_fdpe_C_PRE)     -0.359     8.162    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  2.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.247ns (43.290%)  route 0.324ns (56.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.217     1.500    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X16Y41         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X16Y41         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.247ns (43.290%)  route 0.324ns (56.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.217     1.500    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X16Y41         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X16Y41         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.247ns (43.290%)  route 0.324ns (56.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.217     1.500    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X16Y41         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X16Y41         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.247ns (43.290%)  route 0.324ns (56.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.217     1.500    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X16Y41         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X16Y41         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.247ns (43.290%)  route 0.324ns (56.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.217     1.500    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X16Y41         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X16Y41         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.247ns (43.290%)  route 0.324ns (56.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.217     1.500    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X16Y41         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X16Y41         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.247ns (41.613%)  route 0.347ns (58.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.240     1.523    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X16Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X16Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.247ns (41.613%)  route 0.347ns (58.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.240     1.523    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X16Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X16Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.247ns (41.613%)  route 0.347ns (58.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.240     1.523    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X16Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X16Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.247ns (41.613%)  route 0.347ns (58.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.594     0.930    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDPE (Prop_fdpe_C_Q)         0.148     1.078 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.107     1.185    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.284 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.240     1.523    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X16Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X16Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.284     0.946    
    SLICE_X16Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.645    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.456ns (17.225%)  route 2.191ns (82.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 5.185 - 3.333 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.788     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456     2.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.191     4.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X98Y53         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.611     5.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X98Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.138     5.323    
                         clock uncertainty           -0.067     5.256    
    SLICE_X98Y53         FDPE (Recov_fdpe_C_PRE)     -0.361     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.456ns (17.225%)  route 2.191ns (82.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 5.185 - 3.333 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.788     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X105Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456     2.509 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.191     4.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X98Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.611     5.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X98Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.138     5.323    
                         clock uncertainty           -0.067     5.256    
    SLICE_X98Y53         FDCE (Recov_fdce_C_CLR)     -0.319     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.937    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.773ns (34.385%)  route 1.475ns (65.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 5.184 - 3.333 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.787     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X102Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y58        FDRE (Prop_fdre_C_Q)         0.478     2.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.295     3.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.622     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X102Y60        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.610     5.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.175     5.359    
                         clock uncertainty           -0.067     5.292    
    SLICE_X102Y60        FDPE (Recov_fdpe_C_PRE)     -0.361     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.773ns (34.385%)  route 1.475ns (65.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 5.184 - 3.333 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.787     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X102Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y58        FDRE (Prop_fdre_C_Q)         0.478     2.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.295     3.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.622     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X102Y60        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.610     5.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.175     5.359    
                         clock uncertainty           -0.067     5.292    
    SLICE_X102Y60        FDPE (Recov_fdpe_C_PRE)     -0.361     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.773ns (34.385%)  route 1.475ns (65.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 5.184 - 3.333 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.787     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X102Y58        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y58        FDRE (Prop_fdre_C_Q)         0.478     2.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.295     3.678 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.622     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X102Y60        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.610     5.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.175     5.359    
                         clock uncertainty           -0.067     5.292    
    SLICE_X102Y60        FDPE (Recov_fdpe_C_PRE)     -0.361     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.513%)  route 1.424ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.258 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.864     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X109Y60        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.419     2.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     3.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X109Y60        LUT2 (Prop_lut2_I1_O)        0.299     3.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     4.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X109Y59        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.684     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.179     5.437    
                         clock uncertainty           -0.067     5.370    
    SLICE_X109Y59        FDPE (Recov_fdpe_C_PRE)     -0.359     5.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.513%)  route 1.424ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.258 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.864     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X109Y60        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.419     2.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     3.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X109Y60        LUT2 (Prop_lut2_I1_O)        0.299     3.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     4.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X109Y59        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.684     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.179     5.437    
                         clock uncertainty           -0.067     5.370    
    SLICE_X109Y59        FDPE (Recov_fdpe_C_PRE)     -0.359     5.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.513%)  route 1.424ns (66.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.258 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.864     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X109Y60        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.419     2.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     3.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X109Y60        LUT2 (Prop_lut2_I1_O)        0.299     3.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     4.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X109Y59        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.684     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.179     5.437    
                         clock uncertainty           -0.067     5.370    
    SLICE_X109Y59        FDPE (Recov_fdpe_C_PRE)     -0.359     5.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.456ns (22.567%)  route 1.565ns (77.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.258 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.864     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.456     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.565     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X106Y60        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.684     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y60        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.179     5.437    
                         clock uncertainty           -0.067     5.370    
    SLICE_X106Y60        FDCE (Recov_fdce_C_CLR)     -0.405     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.456ns (22.567%)  route 1.565ns (77.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.258 - 3.333 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.864     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.456     2.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.565     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X106Y60        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        1.684     5.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X106Y60        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.179     5.437    
                         clock uncertainty           -0.067     5.370    
    SLICE_X106Y60        FDCE (Recov_fdce_C_CLR)     -0.405     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.226%)  route 0.128ns (43.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.608     0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDPE (Prop_fdpe_C_Q)         0.164     0.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X102Y61        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.878     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X102Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.261     0.694    
    SLICE_X102Y61        FDCE (Remov_fdce_C_CLR)     -0.067     0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.226%)  route 0.128ns (43.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.608     0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDPE (Prop_fdpe_C_Q)         0.164     0.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X102Y61        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.878     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X102Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.261     0.694    
    SLICE_X102Y61        FDCE (Remov_fdce_C_CLR)     -0.067     0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.226%)  route 0.128ns (43.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.608     0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDPE (Prop_fdpe_C_Q)         0.164     0.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X102Y61        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.878     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X102Y61        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.261     0.694    
    SLICE_X102Y61        FDCE (Remov_fdce_C_CLR)     -0.067     0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.226%)  route 0.128ns (43.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.608     0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDPE (Prop_fdpe_C_Q)         0.164     0.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.128     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X102Y61        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.878     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X102Y61        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.261     0.694    
    SLICE_X102Y61        FDPE (Remov_fdpe_C_PRE)     -0.071     0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X107Y60        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.905     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y60        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.261     0.721    
    SLICE_X107Y60        FDCE (Remov_fdce_C_CLR)     -0.092     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X107Y60        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.905     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y60        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.261     0.721    
    SLICE_X107Y60        FDCE (Remov_fdce_C_CLR)     -0.092     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X107Y60        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.905     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.261     0.721    
    SLICE_X107Y60        FDPE (Remov_fdpe_C_PRE)     -0.095     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.636     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y59        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDPE (Prop_fdpe_C_Q)         0.141     0.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X107Y60        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.905     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.261     0.721    
    SLICE_X107Y60        FDPE (Remov_fdpe_C_PRE)     -0.095     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.232%)  route 0.201ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.705ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.635     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X109Y60        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.141     0.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.201     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X111Y60        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.908     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.241     0.744    
    SLICE_X111Y60        FDPE (Remov_fdpe_C_PRE)     -0.095     0.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.232%)  route 0.201ns (58.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.705ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.635     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X109Y60        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.141     0.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.201     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X111Y60        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7454, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line171/O
                         net (fo=4814, routed)        0.908     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y60        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.241     0.744    
    SLICE_X111Y60        FDPE (Remov_fdpe_C_PRE)     -0.095     0.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.828ns (19.082%)  route 3.511ns (80.918%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 36.896 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.885     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y59        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.687    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y59        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.455    37.351    
                         clock uncertainty           -0.035    37.316    
    SLICE_X110Y59        FDCE (Recov_fdce_C_CLR)     -0.405    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.911    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 28.173    

Slack (MET) :             28.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.828ns (19.082%)  route 3.511ns (80.918%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 36.896 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.885     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y59        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.687    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y59        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.455    37.351    
                         clock uncertainty           -0.035    37.316    
    SLICE_X110Y59        FDCE (Recov_fdce_C_CLR)     -0.405    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.911    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 28.173    

Slack (MET) :             28.173ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.828ns (19.082%)  route 3.511ns (80.918%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 36.896 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.885     8.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y59        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.687    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y59        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.455    37.351    
                         clock uncertainty           -0.035    37.316    
    SLICE_X110Y59        FDCE (Recov_fdce_C_CLR)     -0.405    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.911    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 28.173    

Slack (MET) :             28.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.828ns (19.683%)  route 3.379ns (80.317%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 36.894 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X109Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X109Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.496    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X109Y58        FDCE (Recov_fdce_C_CLR)     -0.405    36.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 28.345    

Slack (MET) :             28.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.828ns (19.683%)  route 3.379ns (80.317%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 36.894 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X109Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X109Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.496    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X109Y58        FDCE (Recov_fdce_C_CLR)     -0.405    36.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 28.345    

Slack (MET) :             28.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.828ns (19.683%)  route 3.379ns (80.317%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 36.894 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X109Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X109Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.496    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X109Y58        FDCE (Recov_fdce_C_CLR)     -0.405    36.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 28.345    

Slack (MET) :             28.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.828ns (19.683%)  route 3.379ns (80.317%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 36.894 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X109Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X109Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.496    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X109Y58        FDCE (Recov_fdce_C_CLR)     -0.405    36.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 28.345    

Slack (MET) :             28.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.828ns (19.683%)  route 3.379ns (80.317%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 36.894 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X109Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X109Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.496    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X109Y58        FDCE (Recov_fdce_C_CLR)     -0.405    36.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 28.345    

Slack (MET) :             28.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.828ns (19.683%)  route 3.379ns (80.317%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 36.894 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.752     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X108Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X108Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.496    37.390    
                         clock uncertainty           -0.035    37.355    
    SLICE_X108Y58        FDCE (Recov_fdce_C_CLR)     -0.319    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 28.431    

Slack (MET) :             28.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.828ns (20.418%)  route 3.227ns (79.582%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 36.897 - 33.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.449     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.848     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.456     4.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X107Y73        LUT6 (Prop_lut6_I3_O)        0.124     5.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.777     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.124     6.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.994     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y59        LUT1 (Prop_lut1_I0_O)        0.124     7.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.601     8.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y58        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.118    35.118    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.688    36.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y58        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.455    37.352    
                         clock uncertainty           -0.035    37.317    
    SLICE_X110Y58        FDCE (Recov_fdce_C_CLR)     -0.405    36.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                 28.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.454%)  route 0.133ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X110Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.906     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X110Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.400     1.770    
    SLICE_X110Y62        FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.454%)  route 0.133ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X110Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.906     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X110Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.400     1.770    
    SLICE_X110Y62        FDCE (Remov_fdce_C_CLR)     -0.092     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.200%)  route 0.140ns (49.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.140     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X111Y64        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.905     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X111Y64        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.400     1.769    
    SLICE_X111Y64        FDCE (Remov_fdce_C_CLR)     -0.092     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.200%)  route 0.140ns (49.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.140     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X111Y64        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.905     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X111Y64        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.400     1.769    
    SLICE_X111Y64        FDCE (Remov_fdce_C_CLR)     -0.092     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.200%)  route 0.140ns (49.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.140     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X111Y64        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.905     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X111Y64        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.400     1.769    
    SLICE_X111Y64        FDPE (Remov_fdpe_C_PRE)     -0.095     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.200%)  route 0.140ns (49.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.140     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X111Y64        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.905     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X111Y64        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.400     1.769    
    SLICE_X111Y64        FDPE (Remov_fdpe_C_PRE)     -0.095     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.127%)  route 0.202ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X108Y63        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.902     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X108Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.378     1.788    
    SLICE_X108Y63        FDCE (Remov_fdce_C_CLR)     -0.067     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.127%)  route 0.202ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X108Y63        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.902     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X108Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.378     1.788    
    SLICE_X108Y63        FDCE (Remov_fdce_C_CLR)     -0.067     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.127%)  route 0.202ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X108Y63        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.902     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X108Y63        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.378     1.788    
    SLICE_X108Y63        FDCE (Remov_fdce_C_CLR)     -0.067     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.127%)  route 0.202ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.094     1.094    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.634     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDPE (Prop_fdpe_C_Q)         0.141     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.202     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X108Y63        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.235     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.902     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X108Y63        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.378     1.788    
    SLICE_X108Y63        FDPE (Remov_fdpe_C_PRE)     -0.071     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.380    





