/*
 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
 * Copyright (c) 2015-2018, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <string.h>
#include <bakery_lock.h>
#include <mmio.h>
#include <debug.h>
#include <arch.h>
#include <arch_helpers.h>
#include "rcar_def.h"
#include "rcar_private.h"
#include "rcar_pwrc.h"
#include "iic_dvfs.h"
#include "micro_wait.h"

/*
 * TODO: Someday there will be a generic power controller api. At the moment
 * each platform has its own pwrc so just exporting functions is fine.
 */
RCAR_INSTANTIATE_LOCK

#define	WUP_IRQ_SHIFT	(0U)
#define	WUP_FIQ_SHIFT	(8U)
#define	WUP_CSD_SHIFT	(16U)

#define	BIT_SOFTRESET	((uint32_t)1U<<15)
#define	BIT_CA53_SCU	((uint32_t)1U<<21)
#define	BIT_CA57_SCU	((uint32_t)1U<<12)
#define	REQ_RESUME	((uint32_t)1U<<1)
#define	REQ_OFF		((uint32_t)1U<<0)
#define	STATUS_PWRUP	((uint32_t)1U<<4)
#define	STATUS_PWRDOWN	((uint32_t)1U<<0)

#define	STATE_CA57_CPU	(27U)
#define	STATE_CA53_CPU	(22U)

#define	MODE_L2_DOWN	(0x00000002U)
#define	CPU_PWR_OFF	(0x00000003U)

#define	RCAR_PSTR_MASK	(0x00000003U)
#define	ST_ALL_STANDBY	(0x00003333U)

/* for suspend to ram	*/
/* DBSC Defines */
#define	DBSC4_REG_BASE			(0xE6790000U)
#define	DBSC4_REG_DBSYSCNT0		(DBSC4_REG_BASE + 0x0100U)
#define	DBSC4_REG_DBACEN		(DBSC4_REG_BASE + 0x0200U)
#define	DBSC4_REG_DBCMD			(DBSC4_REG_BASE + 0x0208U)
#define	DBSC4_REG_DBRFEN		(DBSC4_REG_BASE + 0x0204U)
#define	DBSC4_REG_DBWAIT		(DBSC4_REG_BASE + 0x0210U)
#define	DBSC4_REG_DBCALCNF		(DBSC4_REG_BASE + 0x0424U)
#define	DBSC4_REG_DBPDLK0		(DBSC4_REG_BASE + 0x0620U)
#define	DBSC4_REG_DBPDRGA0		(DBSC4_REG_BASE + 0x0624U)
#define	DBSC4_REG_DBPDRGD0		(DBSC4_REG_BASE + 0x0628U)
#define	DBSC4_REG_DBCAM0CTRL0		(DBSC4_REG_BASE + 0x0940U)
#define	DBSC4_REG_DBCAM0STAT0		(DBSC4_REG_BASE + 0x0980U)
#define	DBSC4_REG_DBCAM1STAT0		(DBSC4_REG_BASE + 0x0990U)
#define	DBSC4_REG_DBCAM2STAT0		(DBSC4_REG_BASE + 0x09A0U)
#define	DBSC4_REG_DBCAM3STAT0		(DBSC4_REG_BASE + 0x09B0U)

#define	DBSC4_BIT_DBACEN_ACCEN		((uint32_t)(1U << 0))
#define	DBSC4_BIT_DBRFEN_ARFEN		((uint32_t)(1U << 0))
#define	DBSC4_BIT_DBCAMxSTAT0		(0x00000001U)
#define	DBSC4_SET_DBCMD_OPC_PRE		(0x04000000U)
#define	DBSC4_SET_DBCMD_OPC_SR		(0x0A000000U)
#define	DBSC4_SET_DBCMD_OPC_PD		(0x08000000U)
#define	DBSC4_SET_DBCMD_OPC_MRW		(0x0E000000U)
#define	DBSC4_SET_DBCMD_CH_ALL		(0x00800000U)
#define	DBSC4_SET_DBCMD_RANK_ALL	(0x00040000U)
#define	DBSC4_SET_DBCMD_ARG_ALL		(0x00000010U)
#define	DBSC4_SET_DBCMD_ARG_ENTER	(0x00000000U)
#define	DBSC4_SET_DBCMD_ARG_MRW_ODTC	(0x00000B00U)
#define	DBSC4_SET_DBSYSCNT0_WRITE_ENABLE	(0x00001234U)
#define	DBSC4_SET_DBSYSCNT0_WRITE_DISABLE	(0x00000000U)
#define	DBSC4_SET_DBPDLK0_PHY_ACCESS		(0x0000A55AU)

#define	DBSC4_SET_DBPDRGA0_ACIOCR0		(0x0000001AU)
#define	DBSC4_SET_DBPDRGD0_ACIOCR0		(0x33C03C11U)
#define	DBSC4_SET_DBPDRGA0_DXCCR		(0x00000020U)
#define	DBSC4_SET_DBPDRGD0_DXCCR		(0x00181006U)
#define	DBSC4_SET_DBPDRGA0_PGCR1		(0x00000003U)
#define	DBSC4_SET_DBPDRGD0_PGCR1		(0x0380C600U)
#define	DBSC4_SET_DBPDRGA0_ACIOCR1		(0x0000001BU)
#define	DBSC4_SET_DBPDRGD0_ACIOCR1		(0xAAAAAAAAU)
#define	DBSC4_SET_DBPDRGA0_ACIOCR3		(0x0000001DU)
#define	DBSC4_SET_DBPDRGD0_ACIOCR3		(0xAAAAAAAAU)
#define	DBSC4_SET_DBPDRGA0_ACIOCR5		(0x0000001FU)
#define	DBSC4_SET_DBPDRGD0_ACIOCR5		(0x000000AAU)
#define	DBSC4_SET_DBPDRGA0_DX0GCR2		(0x000000A2U)
#define	DBSC4_SET_DBPDRGD0_DX0GCR2		(0xAAAA0000U)
#define	DBSC4_SET_DBPDRGA0_DX1GCR2		(0x000000C2U)
#define	DBSC4_SET_DBPDRGD0_DX1GCR2		(0xAAAA0000U)
#define	DBSC4_SET_DBPDRGA0_DX2GCR2		(0x000000E2U)
#define	DBSC4_SET_DBPDRGD0_DX2GCR2		(0xAAAA0000U)
#define	DBSC4_SET_DBPDRGA0_DX3GCR2		(0x00000102U)
#define	DBSC4_SET_DBPDRGD0_DX3GCR2		(0xAAAA0000U)
#define	DBSC4_SET_DBPDRGA0_ZQCR			(0x00000090U)
#define	DBSC4_SET_DBPDRGD0_ZQCR_MD19_0		(0x04058904U)
#define	DBSC4_SET_DBPDRGD0_ZQCR_MD19_1		(0x04058A04U)
#define	DBSC4_SET_DBPDRGA0_DX0GCR0		(0x000000A0U)
#define	DBSC4_SET_DBPDRGD0_DX0GCR0		(0x7C0002E5U)
#define	DBSC4_SET_DBPDRGA0_DX1GCR0		(0x000000C0U)
#define	DBSC4_SET_DBPDRGD0_DX1GCR0		(0x7C0002E5U)
#define	DBSC4_SET_DBPDRGA0_DX2GCR0		(0x000000E0U)
#define	DBSC4_SET_DBPDRGD0_DX2GCR0		(0x7C0002E5U)
#define	DBSC4_SET_DBPDRGA0_DX3GCR0		(0x00000100U)
#define	DBSC4_SET_DBPDRGD0_DX3GCR0		(0x7C0002E5U)
#define	DBSC4_SET_DBPDRGA0_DX0GCR1		(0x000000A1U)
#define	DBSC4_SET_DBPDRGD0_DX0GCR1		(0x55550000U)
#define	DBSC4_SET_DBPDRGA0_DX1GCR1		(0x000000C1U)
#define	DBSC4_SET_DBPDRGD0_DX1GCR1		(0x55550000U)
#define	DBSC4_SET_DBPDRGA0_DX2GCR1		(0x000000E1U)
#define	DBSC4_SET_DBPDRGD0_DX2GCR1		(0x55550000U)
#define	DBSC4_SET_DBPDRGA0_DX3GCR1		(0x00000101U)
#define	DBSC4_SET_DBPDRGD0_DX3GCR1		(0x55550000U)
#define	DBSC4_SET_DBPDRGA0_DX0GCR3		(0x000000A3U)
#define	DBSC4_SET_DBPDRGD0_DX0GCR3		(0x00008484U)
#define	DBSC4_SET_DBPDRGA0_DX1GCR3		(0x000000C3U)
#define	DBSC4_SET_DBPDRGD0_DX1GCR3		(0x00008484U)
#define	DBSC4_SET_DBPDRGA0_DX2GCR3		(0x000000E3U)
#define	DBSC4_SET_DBPDRGD0_DX2GCR3		(0x00008484U)
#define	DBSC4_SET_DBPDRGA0_DX3GCR3		(0x00000103U)
#define	DBSC4_SET_DBPDRGD0_DX3GCR3		(0x00008484U)



#define	RST_BASE				(0xE6160000U)
#define	RST_MODEMR				(RST_BASE + 0x0060U)
#define	RST_MODEMR_BIT0				(0x00000001U)


#if PMIC_ROHM_BD9571
/* PMIC for BD9571MWV-M*/
#define	PMIC_SLAVE_ADDR			(0x30U)
#define	PMIC_BKUP_MODE_CNT		(0x20U)
#define	PMIC_QLLM_CNT			(0x27U)
#define	BIT_BKUP_CTRL_OUT		((uint8_t)(1U << 4))

#define	PMIC_RETRY_MAX			(100U)
#endif /* PMIC_ROHM_BD9571 */

/* sctlr_el3 M bit (for QAC) */
#define	SCTLR_EL3_M_BIT			((uint32_t)1U << 0)


#define	RCAR_CA53CPU_NUM_MAX		(4U)
#define	RCAR_CA57CPU_NUM_MAX		(4U)


/* prototype */
#if RCAR_SYSTEM_SUSPEND
static void rcar_bl31_set_self_refresh(void);
static void rcar_bl31_set_self_refresh_e3(void);
#endif /* RCAR_SYSTEM_SUSPEND */
static void SCU_power_up(uint64_t mpidr);

uint32_t rcar_pwrc_status(uint64_t mpidr)
{
	uint32_t rc;
	uint64_t cpu_no;
	uint32_t prr_data;
	uint32_t cluster_type;

	rcar_lock_get();
	cluster_type = rcar_bl31_get_cluster();
	if ((RCAR_CLUSTER_A53A57 == cluster_type) || ((mpidr & ((uint64_t)MPIDR_CLUSTER_MASK)) == 0U)) {
		prr_data = mmio_read_32((uintptr_t)RCAR_PRR);
		cpu_no = mpidr & (uint64_t)MPIDR_CPU_MASK;
		cluster_type = rcar_bl31_get_mpidr_cluster(mpidr);
		if (RCAR_CLUSTER_CA53 == cluster_type) {
			/* A53 side				*/
			if ((prr_data & ((uint32_t)1U << (STATE_CA53_CPU + cpu_no)))
					== 0U) {
				rc = 0U;
			} else {
				rc = RCAR_INVALID;
			}
		} else {
			/* A57 side				*/
			if ((prr_data & ((uint32_t)1U << (STATE_CA57_CPU + cpu_no)))
					== 0U) {
				rc = 0U;
			} else {
				rc = RCAR_INVALID;
			}
		}
	} else {
		/* The cluster of mpdir is 1 although there is only one CPU. */
		rc = RCAR_INVALID;
	}
	rcar_lock_release();

	return rc;
}

void rcar_pwrc_cpuon(uint64_t mpidr)
{

	uintptr_t res_reg;
	uint32_t res_data;
	uintptr_t on_reg;
	uint64_t cpu_no;
	uint32_t upper_value;
	uint32_t wup_data;
	uint32_t cluster_type;

	rcar_lock_get();

	cpu_no = mpidr & (uint64_t)MPIDR_CPU_MASK;
	cluster_type = rcar_bl31_get_mpidr_cluster(mpidr);
	if (RCAR_CLUSTER_CA53 == cluster_type) {
		/* A53 side				*/
		res_reg = (uintptr_t)RCAR_CA53RESCNT;
		on_reg = (uintptr_t)RCAR_CA53WUPCR;
		upper_value = 0x5A5A0000U;
	} else {
		/* A57 side				*/
		res_reg = (uintptr_t)RCAR_CA57RESCNT;
		on_reg = (uintptr_t)RCAR_CA57WUPCR;
		upper_value = 0xA5A50000U;
	}
	res_data = mmio_read_32(res_reg) | upper_value;
	SCU_power_up(mpidr);
	wup_data = (uint32_t)((uint32_t)1U << cpu_no);
	mmio_write_32(RCAR_CPGWPR, ~wup_data);
	mmio_write_32(on_reg, wup_data);
	/* Dessert to CPU reset	*/
	mmio_write_32(res_reg, (res_data & (~((uint32_t)1U << (3U - cpu_no)))));
	rcar_lock_release();
}

static void SCU_power_up(uint64_t mpidr)
{
	uint32_t reg_SYSC_bit;
	uintptr_t reg_PWRONCR;
	volatile uintptr_t reg_PWRER;
	uintptr_t reg_PWRSR;
	uintptr_t reg_CPUCMCR;
	uintptr_t reg_SYSCIER = (uintptr_t)RCAR_SYSCIER;
	uintptr_t reg_SYSCIMR = (uintptr_t)RCAR_SYSCIMR;
	volatile uintptr_t reg_SYSCSR = (volatile uintptr_t)RCAR_SYSCSR;
	volatile uintptr_t reg_SYSCISR = (volatile uintptr_t)RCAR_SYSCISR;
	volatile uintptr_t reg_SYSCISCR = (volatile uintptr_t)RCAR_SYSCISCR;
	uint32_t cluster_type;

	cluster_type = rcar_bl31_get_mpidr_cluster(mpidr);
	if (RCAR_CLUSTER_CA57 == cluster_type) {
		/* CA57-SCU	*/
		reg_SYSC_bit = (uint32_t)BIT_CA57_SCU;
		reg_PWRONCR = (uintptr_t)RCAR_PWRONCR5;
		reg_PWRER = (volatile uintptr_t)RCAR_PWRER5;
		reg_PWRSR = (uintptr_t)RCAR_PWRSR5;
		reg_CPUCMCR = (uintptr_t)RCAR_CA57CPUCMCR;
	} else {
		/* CA53-SCU	*/
		reg_SYSC_bit = (uint32_t)BIT_CA53_SCU;
		reg_PWRONCR = (uintptr_t)RCAR_PWRONCR3;
		reg_PWRER = (volatile uintptr_t)RCAR_PWRER3;
		reg_PWRSR = (uintptr_t)RCAR_PWRSR3;
		reg_CPUCMCR = (uintptr_t)RCAR_CA53CPUCMCR;
	}
	if ((mmio_read_32(reg_PWRSR) & (uint32_t)STATUS_PWRDOWN) != 0x0000U) {
		if (mmio_read_32(reg_CPUCMCR) != 0U) {
			mmio_write_32(reg_CPUCMCR, (uint32_t)0x00000000U);
		}
		/* set SYSCIER and SYSCIMR		*/
		mmio_write_32(reg_SYSCIER,
				(mmio_read_32(reg_SYSCIER) | reg_SYSC_bit));
		mmio_write_32(reg_SYSCIMR,
				(mmio_read_32(reg_SYSCIMR) | reg_SYSC_bit));
		do {
			/* SYSCSR[1]=1?				*/
			while ((mmio_read_32(reg_SYSCSR) & (uint32_t)REQ_RESUME)
					== 0U) {
				;
			}
			/* If SYSCSR[1]=1 then set bit in PWRONCRn to 1	*/
			mmio_write_32(reg_PWRONCR, 0x0001U);
		} while ((mmio_read_32(reg_PWRER) & 0x0001U) != 0U);

		/* bit in SYSCISR=1 ?				*/
		while ((mmio_read_32(reg_SYSCISR) & reg_SYSC_bit) == 0U) {
			;
		}
		/* clear bit in SYSCISR				*/
		mmio_write_32(reg_SYSCISCR, reg_SYSC_bit);

		/* Check the SCU power-up			*/
		while ((mmio_read_32(reg_PWRSR) & (uint32_t)STATUS_PWRUP) == 0x0000U) {
			;
		}
	}
}

void rcar_pwrc_cpuoff(uint64_t mpidr)
{
	uintptr_t off_reg;
	uint64_t cpu_no;
	uint32_t cluster_type;

	rcar_lock_get();
	cpu_no = mpidr & (uint64_t)MPIDR_CPU_MASK;
	cluster_type = rcar_bl31_get_mpidr_cluster(mpidr);
	if (RCAR_CLUSTER_CA53 == cluster_type) {
		/* A53 side				*/
		off_reg = (uintptr_t)RCAR_CA53CPU0CR;
	} else {
		/* A57 side				*/
		off_reg = (uintptr_t)RCAR_CA57CPU0CR;
	}
	if (read_mpidr_el1() == mpidr) {
		mmio_write_32(RCAR_CPGWPR, ~((uint32_t)CPU_PWR_OFF));
		mmio_write_32(off_reg + (cpu_no * 0x0010U),
				(uint32_t)CPU_PWR_OFF);
	} else {
		panic();
	}
	rcar_lock_release();
}

void rcar_pwrc_enable_interrupt_wakeup(uint64_t mpidr)
{
	uintptr_t reg;
	uint64_t cpu_no;
	uint32_t shift_irq;
	uint32_t shift_fiq;
	uint32_t cluster_type;

	rcar_lock_get();
	cpu_no = mpidr & (uint64_t)MPIDR_CPU_MASK;
	cluster_type = rcar_bl31_get_mpidr_cluster(mpidr);
	if (RCAR_CLUSTER_CA53 == cluster_type) {
		/* A53 side				*/
		reg = (uintptr_t)RCAR_WUPMSKCA53;
	} else {
		/* A57 side				*/
		reg = (uintptr_t)RCAR_WUPMSKCA57;
	}
	shift_irq = WUP_IRQ_SHIFT + (uint32_t)cpu_no;
	shift_fiq = WUP_FIQ_SHIFT + (uint32_t)cpu_no;
	mmio_write_32(reg, (uint32_t)((~((uint32_t)1U << shift_irq))
			& (~((uint32_t)1U << shift_fiq))));
	rcar_lock_release();
}

void rcar_pwrc_disable_interrupt_wakeup(uint64_t mpidr)
{
	uintptr_t reg;
	uint64_t cpu_no;
	uint32_t shift_irq;
	uint32_t shift_fiq;
	uint32_t cluster_type;

	rcar_lock_get();
	cpu_no = mpidr & (uint64_t)MPIDR_CPU_MASK;
	cluster_type = rcar_bl31_get_mpidr_cluster(mpidr);
	if (RCAR_CLUSTER_CA53 == cluster_type) {
		/* A53 side				*/
		reg = (uintptr_t)RCAR_WUPMSKCA53;
	} else {
		/* A57 side				*/
		reg = (uintptr_t)RCAR_WUPMSKCA57;
	}
	shift_irq = WUP_IRQ_SHIFT + (uint32_t)cpu_no;
	shift_fiq = WUP_FIQ_SHIFT + (uint32_t)cpu_no;
	mmio_write_32(reg, (uint32_t)(((uint32_t)1U << shift_irq)
			| ((uint32_t)1U << shift_fiq)));
	rcar_lock_release();
}

void rcar_pwrc_clusteroff(uint64_t mpidr)
{
	uintptr_t reg;
	uint32_t cluster_type;
	uint32_t lsi_product;
	uint32_t lsi_cut;

	rcar_lock_get();
	
	lsi_product = mmio_read_32((uintptr_t)RCAR_PRR);
	lsi_cut = lsi_product & RCAR_CUT_MASK;
	lsi_product &= RCAR_PRODUCT_MASK;

	cluster_type = rcar_bl31_get_mpidr_cluster(mpidr);
	if (RCAR_CLUSTER_CA53 == cluster_type) {
		reg = (uintptr_t)RCAR_CA53CPUCMCR;
	} else {
		reg = (uintptr_t)RCAR_CA57CPUCMCR;
	}

	if(!((RCAR_PRODUCT_M3 == lsi_product) && (lsi_cut <= RCAR_M3_CUT_VER11)) &&
	   !((RCAR_PRODUCT_H3 == lsi_product) && (lsi_cut <= RCAR_CUT_VER20))) {
		/* all of the CPUs in the cluster is in the CoreStandby mode	*/
		mmio_write_32(reg, MODE_L2_DOWN);
	}
	rcar_lock_release();
}

#if !PMIC_ROHM_BD9571
void rcar_pwrc_system_reset(void)
{
	mmio_write_32(RCAR_SRESCR, (0x5AA50000U | BIT_SOFTRESET));
}
#endif /* PMIC_ROHM_BD9571 */

#define	RST_CA53CPU0BARH		(0xE6160080U)
#define	RST_CA53CPU0BARL		(0xE6160084U)
#define	RST_CA57CPU0BARH		(0xE61600C0U)
#define	RST_CA57CPU0BARL		(0xE61600C4U)

/* Nothing else to do here apart from initializing the lock */
void rcar_pwrc_setup(void)
{
	uintptr_t rst_CA5xCPUxBARH;
	uintptr_t rst_CA5xCPUxBARL;
	uint32_t i;
	uint32_t loop;
	uint32_t loop_max;

	const uint32_t cluster_type[PLATFORM_CLUSTER_COUNT] = {
			RCAR_CLUSTER_CA53,
			RCAR_CLUSTER_CA57
	};
	const uintptr_t registerBARH[PLATFORM_CLUSTER_COUNT] = {
			RST_CA53CPU0BARH,
			RST_CA57CPU0BARH
	};
	const uintptr_t registerBARL[PLATFORM_CLUSTER_COUNT] = {
			RST_CA53CPU0BARL,
			RST_CA57CPU0BARL
	};

	for (i = 0U; i < PLATFORM_CLUSTER_COUNT; i ++) {
		loop_max = rcar_bl31_get_cpu_num(cluster_type[i]);
		rst_CA5xCPUxBARH = registerBARH[i];
		rst_CA5xCPUxBARL = registerBARL[i];

		for (loop = 0U; loop < loop_max; loop ++) {
			mmio_write_32(rst_CA5xCPUxBARH, 0U);
			mmio_write_32(rst_CA5xCPUxBARL,
					(uint32_t)((uint64_t)&bl31_secondly_reset
						& 0xFFFFFFFFU));
			rst_CA5xCPUxBARH += 0x10U;
			rst_CA5xCPUxBARL += 0x10U;
		}
	}

	rcar_lock_init();
}

#if RCAR_SYSTEM_SUSPEND
void __attribute__ ((section (".system_ram"))) __attribute__ ((noinline)) rcar_bl31_go_suspend_to_ram(void)
{
#if PMIC_ROHM_BD9571
	uint8_t		mode;
	int32_t		ret = -1;
	int32_t		qllm_ret = -1;
	uint32_t	loop;
#endif /* PMIC_ROHM_BD9571 */
	uint32_t lsi_product = mmio_read_32((uintptr_t)RCAR_PRR);

	lsi_product &= RCAR_PRODUCT_MASK;
	if (lsi_product != RCAR_PRODUCT_E3) {
		rcar_bl31_set_self_refresh();	/* Self-Refresh	*/
	} else {
		rcar_bl31_set_self_refresh_e3();	/* E3(DDR3L) Self-Refresh */
	}

#if PMIC_ROHM_BD9571
	/* Set QLLM Cnt Disable		*/
	for(loop = 0U; (loop < PMIC_RETRY_MAX) && (0 != qllm_ret); loop++){
		qllm_ret = rcar_iic_dvfs_send(PMIC_SLAVE_ADDR, PMIC_QLLM_CNT, 0U);
	}
	if(0 == qllm_ret) {
		/* Set trigger of power down to PMIV		*/
		for(loop = 0U; (loop < PMIC_RETRY_MAX) && (0 != ret); loop++){
			ret = rcar_iic_dvfs_recieve(PMIC_SLAVE_ADDR,
					PMIC_BKUP_MODE_CNT, &mode);
			if (0 == ret){
				mode |= BIT_BKUP_CTRL_OUT;
				ret = rcar_iic_dvfs_send(PMIC_SLAVE_ADDR,
						PMIC_BKUP_MODE_CNT, mode);
			}
		}
	}
#endif /* PMIC_ROHM_BD9571 */

	wfi();

	/* no return */
	while(1){}
}

static void __attribute__ ((section (".system_ram")))  rcar_bl31_set_self_refresh(void)
{
	uint32_t reg;
	uint32_t lsi_product = mmio_read_32((uintptr_t)RCAR_PRR);
	uint32_t lsi_cut = lsi_product & RCAR_CUT_MASK;

	/* Write enable */
	lsi_product &= RCAR_PRODUCT_MASK;
	if (((lsi_product != RCAR_PRODUCT_M3) &&
	      (!((lsi_product == RCAR_PRODUCT_H3) && (lsi_cut < RCAR_CUT_VER20))))) {
		mmio_write_32(DBSC4_REG_DBSYSCNT0, DBSC4_SET_DBSYSCNT0_WRITE_ENABLE);
	}

	/* Set the Self-Refresh mode	*/
	mmio_write_32(DBSC4_REG_DBACEN, 0U);		/* Set the ACCEN bit to 0 in the DBACEN	*/
		/* Wait until the processing in response to the SDRAM access request in the DBSC4 is completed.	*/
	if ((lsi_product == RCAR_PRODUCT_H3) && (lsi_cut < RCAR_CUT_VER20)){
		/* for R-CarH3 Ver.1.x WA */
		/* Waiting	: tRC * 512 *2 = 66us(LPDDR4) [min]  -> 100us OK!! */
		micro_wait(100U);
	} else if (lsi_product == RCAR_PRODUCT_H3) {
		/* for R-CarH3 Ver.2.0~ */
		mmio_write_32(DBSC4_REG_DBCAM0CTRL0, 1U);		/* CAM Flush 1: Flush.	*/
		while ((mmio_read_32(DBSC4_REG_DBCAM0STAT0) & DBSC4_BIT_DBCAMxSTAT0) == 0U){
		}							/* wait BIT0==1 */
		while ((mmio_read_32(DBSC4_REG_DBCAM1STAT0) & DBSC4_BIT_DBCAMxSTAT0) == 0U){
		}							/* wait BIT0==1 */
		while ((mmio_read_32(DBSC4_REG_DBCAM2STAT0) & DBSC4_BIT_DBCAMxSTAT0) == 0U){
		}							/* wait BIT0==1 */
		while ((mmio_read_32(DBSC4_REG_DBCAM3STAT0) & DBSC4_BIT_DBCAMxSTAT0) == 0U){
		}							/* wait BIT0==1 */
		mmio_write_32(DBSC4_REG_DBCAM0CTRL0, 0U);		/* CAM Flush 0: No flush.	*/
	} else if (lsi_product == RCAR_PRODUCT_M3) {
		/* for R-CarM3 */
		mmio_write_32(DBSC4_REG_DBCAM0CTRL0, 1U);		/* CAM Flush 1: Flush.	*/
		while ((mmio_read_32(DBSC4_REG_DBCAM0STAT0) & DBSC4_BIT_DBCAMxSTAT0) == 0U){
		}							/* wait BIT0==1 */
		while ((mmio_read_32(DBSC4_REG_DBCAM1STAT0) & DBSC4_BIT_DBCAMxSTAT0) == 0U){
		}							/* wait BIT0==1 */
		mmio_write_32(DBSC4_REG_DBCAM0CTRL0, 0U);		/* CAM Flush 0: No flush.	*/
	} else {
		/* for Other SoC */
		mmio_write_32(DBSC4_REG_DBCAM0CTRL0, 1U);		/* CAM Flush 1: Flush.	*/
		while ((mmio_read_32(DBSC4_REG_DBCAM0STAT0) & DBSC4_BIT_DBCAMxSTAT0) == 0U){
		}							/* wait BIT0==1 */
		mmio_write_32(DBSC4_REG_DBCAM0CTRL0, 0U);		/* CAM Flush 0: No flush.	*/
	}

	/* Set the SDRAM calibration configuration register	*/
	mmio_write_32(DBSC4_REG_DBCALCNF, 0U);		/* Set the CALEN bit to 0 in the DBCALCNF */

	/* OPC = B'0100 (PRE), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0010 (all banks) */
	reg = DBSC4_SET_DBCMD_OPC_PRE |
		DBSC4_SET_DBCMD_CH_ALL |
		DBSC4_SET_DBCMD_RANK_ALL |
		DBSC4_SET_DBCMD_ARG_ALL;
	mmio_write_32(DBSC4_REG_DBCMD, reg);		/* PREA command	*/
	/* Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete. */
	while (mmio_read_32(DBSC4_REG_DBWAIT) != 0U){
	}

	/* OPC = B'1010 (SR), CH = B'1000 (all channels), RANK = B'100 (all ranks) ARG = H'0000 (enter) */
	reg = DBSC4_SET_DBCMD_OPC_SR |
		DBSC4_SET_DBCMD_CH_ALL |
		DBSC4_SET_DBCMD_RANK_ALL |
		DBSC4_SET_DBCMD_ARG_ENTER;
	mmio_write_32(DBSC4_REG_DBCMD, reg);		/* Self-Refresh entry command	*/
	/* Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete. */
	while (mmio_read_32(DBSC4_REG_DBWAIT) != 0U){
	}

	/* OPC = B'1110 (MRW), CH = B'1000 (all channels), RANK = B'100 (all ranks) ARG = H'0B00 (MR11 ODT Control (MA[7:0] = 0Bh)) */
	reg = DBSC4_SET_DBCMD_OPC_MRW |
		DBSC4_SET_DBCMD_CH_ALL |
		DBSC4_SET_DBCMD_RANK_ALL |
		DBSC4_SET_DBCMD_ARG_MRW_ODTC;
	mmio_write_32(DBSC4_REG_DBCMD, reg);		/* Mode Register Write command. (ODT disabled)	*/
	/* Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete. */
	while (mmio_read_32(DBSC4_REG_DBWAIT) != 0U){
	}

	/* OPC = B'1000 (PD), CH = B'1000 (all channels), RANK = B'100 (all ranks) ARG = H'0000 (enter) */
	reg = DBSC4_SET_DBCMD_OPC_PD |
		DBSC4_SET_DBCMD_CH_ALL |
		DBSC4_SET_DBCMD_RANK_ALL |
		DBSC4_SET_DBCMD_ARG_ENTER;
	mmio_write_32(DBSC4_REG_DBCMD, reg);		/* Power Down entry command	*/
	/* Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete. */
	while (mmio_read_32(DBSC4_REG_DBWAIT) != 0U){
	}

	/* Set the auto-refresh enable register	*/
	mmio_write_32(DBSC4_REG_DBRFEN, 0U);		/* Set the ARFEN bit to 0 in the DBRFEN	*/

		/* Wait for the tCKELPD period. */
	micro_wait(1U);

		/* DDR PHY must be entered "deep sleep" mode (details are T.B.D.). */
		/* MxBKUP is set High Level. */
		/* The power except the DDR IO are removed. */

	/* Write disable */
	if (((lsi_product != RCAR_PRODUCT_M3) &&
	      (!((lsi_product == RCAR_PRODUCT_H3) && (lsi_cut < RCAR_CUT_VER20))))) {
		mmio_write_32(DBSC4_REG_DBSYSCNT0, DBSC4_SET_DBSYSCNT0_WRITE_DISABLE);
	}
}

static void __attribute__ ((section (".system_ram")))  rcar_bl31_set_self_refresh_e3(void)
{
	uint32_t reg;
	uint32_t ddr_md;

	ddr_md = (mmio_read_32(RST_MODEMR)>>19U) & RST_MODEMR_BIT0;

	/* Write enable */
	mmio_write_32(DBSC4_REG_DBSYSCNT0, DBSC4_SET_DBSYSCNT0_WRITE_ENABLE);

	mmio_write_32(DBSC4_REG_DBACEN, 0U);		/* Set the ACCEN bit to 0 in the DBACEN	*/

	while ((mmio_read_32(DBSC4_REG_DBCAM0STAT0) & DBSC4_BIT_DBCAMxSTAT0) == 0U){
	}							/* wait BIT0==1 */

	/* OPC = B'0100 (PRE), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0010 (all banks) */
	reg = DBSC4_SET_DBCMD_OPC_PRE |
		DBSC4_SET_DBCMD_CH_ALL |
		DBSC4_SET_DBCMD_RANK_ALL |
		DBSC4_SET_DBCMD_ARG_ALL;
	mmio_write_32(DBSC4_REG_DBCMD, reg);		/* PREA command	*/
	/* Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete. */
	while (mmio_read_32(DBSC4_REG_DBWAIT) != 0U){
	}

	/* OPC = B'1010 (SR), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0000 (enter) */
	reg = DBSC4_SET_DBCMD_OPC_SR |
		DBSC4_SET_DBCMD_CH_ALL |
		DBSC4_SET_DBCMD_RANK_ALL |
		DBSC4_SET_DBCMD_ARG_ENTER;
	mmio_write_32(DBSC4_REG_DBCMD, reg);		/* Self-Refresh entry command	*/
	/* Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete. */
	while (mmio_read_32(DBSC4_REG_DBWAIT) != 0U){
	}

	/* Set the auto-refresh enable register	*/
	mmio_write_32(DBSC4_REG_DBRFEN, 0U);		/* Set the ARFEN bit to 0 in the DBRFEN	*/

	mmio_write_32(DBSC4_REG_DBPDLK0, DBSC4_SET_DBPDLK0_PHY_ACCESS);

	/* DDR_ACIOCR0 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_ACIOCR0);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_ACIOCR0);

	/* DDR_DXCCR */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DXCCR);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DXCCR);

	/* DDR_PGCR1 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_PGCR1);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_PGCR1);

	/* DDR_ACIOCR1 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_ACIOCR1);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_ACIOCR1);

	/* DDR_ACIOCR3 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_ACIOCR3);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_ACIOCR3);

	/* DDR_ACIOCR5 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_ACIOCR5);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_ACIOCR5);

	/* DDR_DX0GCR2 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX0GCR2);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX0GCR2);

	/* DDR_DX1GCR2 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX1GCR2);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX1GCR2);

	/* DDR_DX2GCR2 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX2GCR2);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX2GCR2);

	/* DDR_DX3GCR2 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX3GCR2);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX3GCR2);

	/* DDR_ZQCR */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_ZQCR);
	if (ddr_md == 0U) {
		mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_ZQCR_MD19_0); /* 1584MHz */
	} else {
		mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_ZQCR_MD19_1); /* 1856MHz */
	}

	/* DDR_DX0GCR0 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX0GCR0);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX0GCR0);

	/* DDR_DX1GCR0 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX1GCR0);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX1GCR0);

	/* DDR_DX2GCR0 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX2GCR0);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX2GCR0);

	/* DDR_DX3GCR0 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX3GCR0);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX3GCR0);

	/* DDR_DX0GCR1 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX0GCR1);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX0GCR1);

	/* DDR_DX1GCR1 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX1GCR1);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX1GCR1);

	/* DDR_DX2GCR1 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX2GCR1);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX2GCR1);

	/* DDR_DX3GCR1 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX3GCR1);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX3GCR1);

	/* DDR_DX0GCR3 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX0GCR3);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX0GCR3);

	/* DDR_DX1GCR3 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX1GCR3);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX1GCR3);

	/* DDR_DX2GCR3 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX2GCR3);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX2GCR3);

	/* DDR_DX3GCR3 */
	mmio_write_32(DBSC4_REG_DBPDRGA0, DBSC4_SET_DBPDRGA0_DX3GCR3);
	mmio_write_32(DBSC4_REG_DBPDRGD0, DBSC4_SET_DBPDRGD0_DX3GCR3);

	/* Write disable */
	mmio_write_32(DBSC4_REG_DBSYSCNT0, DBSC4_SET_DBSYSCNT0_WRITE_DISABLE);

}

void rcar_bl31_set_suspend_to_ram(void)
{
	uint32_t sctlr;

	rcar_bl31_code_copy_to_system_ram();

	rcar_bl31_save_generic_timer(rcar_stack_generic_timer);

	/* disable MMU */
	sctlr = (uint32_t)read_sctlr_el3();
	sctlr &= (uint32_t)~SCTLR_EL3_M_BIT;
	write_sctlr_el3((uint64_t)sctlr);

	(void)rcar_bl31_asm_switch_stack_pointer((uintptr_t)&rcar_bl31_go_suspend_to_ram,
			(uintptr_t)(DEVICE_SRAM_STACK_BASE\
			+ DEVICE_SRAM_STACK_SIZE), NULL);
}

void rcar_bl31_init_suspend_to_ram(void)
{
#if PMIC_ROHM_BD9571
	uint8_t		mode;
#endif /* PMIC_ROHM_BD9571 */

	rcar_bl31_code_copy_to_system_ram();

#if PMIC_ROHM_BD9571
	if (rcar_iic_dvfs_recieve(PMIC_SLAVE_ADDR, PMIC_BKUP_MODE_CNT, &mode) != 0){
		panic();
	}
	mode &= (uint8_t)(~BIT_BKUP_CTRL_OUT);
	if (rcar_iic_dvfs_send(PMIC_SLAVE_ADDR, PMIC_BKUP_MODE_CNT, mode) != 0){
		panic();
	}
#endif /* PMIC_ROHM_BD9571 */
}

void rcar_bl31_suspend_to_ram(void)
{
#if RCAR_SYSTEM_RESET_KEEPON_DDR
	int32_t error;

	rcar_bl31_code_copy_to_system_ram();

	error = rcar_iic_dvfs_send(SLAVE_ADDR_PMIC, REG_ADDR_REG_KEEP10 ,0U);
	if(0 != error) {
		ERROR("Failed send KEEP10 init ret=%d \n",error);
	} else {
#endif /* RCAR_SYSTEM_RESET_KEEPON_DDR */
		rcar_bl31_set_suspend_to_ram();
#if RCAR_SYSTEM_RESET_KEEPON_DDR
	}
#endif /* RCAR_SYSTEM_RESET_KEEPON_DDR */
}
#endif /* RCAR_SYSTEM_SUSPEND */


void rcar_bl31_code_copy_to_system_ram(void)
{
	(void)memcpy((void *)DEVICE_SRAM_SHADOW_BASE, &__SRAM_COPY_START__,
			(size_t)((uint64_t)__system_ram_end__ - (uint64_t)__system_ram_start__));

	flush_dcache_range((uint64_t)DEVICE_SRAM_SHADOW_BASE,
			((uint64_t)__system_ram_end__ - (uint64_t)__system_ram_start__));

	/* Invalidate instruction cache */
	iciallu();
	dsb();
	isb();
}

uint32_t rcar_bl31_get_cluster(void)
{
	uint32_t prr_data;
	uint32_t cluster_type;

	prr_data = mmio_read_32((uintptr_t)RCAR_PRR);

	/* CA53 CPU */
	if ((prr_data & ((uint32_t)1U << (STATE_CA53_CPU + RCAR_CA53CPU_NUM_MAX))) == 0U) {
		cluster_type = RCAR_CLUSTER_CA53;
		/* CA57 CPU */
		if ((prr_data & ((uint32_t)1U << (STATE_CA57_CPU + RCAR_CA57CPU_NUM_MAX))) == 0U) {
			cluster_type = RCAR_CLUSTER_A53A57;
		}
	} else {
		cluster_type = RCAR_CLUSTER_CA57;
	}

	return cluster_type;
}

uint32_t rcar_bl31_get_mpidr_cluster(uint64_t mpidr)
{
	uint32_t cluster_type;

	cluster_type = rcar_bl31_get_cluster();

	/* check CA53/CA57 */
	if (RCAR_CLUSTER_A53A57 == cluster_type) {
		if ((mpidr & ((uint64_t)MPIDR_CLUSTER_MASK)) != 0U) {
			/* CA53 side */
			cluster_type = RCAR_CLUSTER_CA53;
		} else {
			/* CA57 side */
			cluster_type = RCAR_CLUSTER_CA57;
		}
	}

	return cluster_type;
}

uint32_t rcar_bl31_get_cpu_num(uint32_t cluster_type)
{
	uint32_t num = 0U;
	uint32_t loop;
	uint32_t prr_data;

	prr_data = mmio_read_32((uintptr_t)RCAR_PRR);

	/* CA53 CPU */
	if (((prr_data & ((uint32_t)1U << (STATE_CA53_CPU + RCAR_CA53CPU_NUM_MAX))) == 0U) &&
	    ((RCAR_CLUSTER_A53A57 == cluster_type) || (RCAR_CLUSTER_CA53 == cluster_type))) {
		for (loop = 0U; loop < RCAR_CA53CPU_NUM_MAX; loop ++) {
			if((prr_data & ((uint32_t)1U << (STATE_CA53_CPU + loop))) == 0U) {
				num++;
			}
		}
	}

	/* CA57 CPU */
	if (((prr_data & ((uint32_t)1U << (STATE_CA57_CPU + RCAR_CA57CPU_NUM_MAX))) == 0U) &&
	    ((RCAR_CLUSTER_A53A57 == cluster_type) || (RCAR_CLUSTER_CA57 == cluster_type))) {
		for (loop = 0U; loop < RCAR_CA57CPU_NUM_MAX; loop ++) {
			if((prr_data & ((uint32_t)1U << (STATE_CA57_CPU + loop))) == 0U) {
				num++;
			}
		}
	}
	return num;
}
