date mon 11 nov 1996 222523 gmt server ncsa142 contenttype texthtml     simultaneous multithreading home page      simultaneous multithreading project       overview people publications             overview the crucial problem facing todays highspeed microprocessors is maintaining  high processor utilization in the face of long instruction and memory  latencies to  alleviate this problem modern processors issue multiple instructions per  cycle ie superscalars or interleave the execution of different threads in different cycles multithreaded processors ultimately though  both techniques are limited by the amount of parallelism available within a  single thread in a single cycle      simultaneous multithreading smt is a technique that permits multiple  independent threads to issue instructions to a superscalars functional  units in a single cycle smt combines the multipleinstructionissue features of wide superscalar processors with the latencyhiding ability of multithreaded architectures  on an smt processor all hardware contexts are active simultaneously competing each cycle for all available resources this dynamic sharing of processor resources enables smt to exploit threadlevel and instructionlevel parallelism interchangeably both forms of parallelism can be effectively used to increase processor utilization    our studies have demonstrated that simultaneous multithreading significantly improves processor throughput and performance on both multiprogrammed and parallel workloads  we have shown that these performance gains can be achieved in an architecture with only minimal extensions to modern outoforder superscalar processors     our current and future work includes investigations of fast synchronization techniques enabled by smt  we are also conducting research in other architectural and compiler issues for simultaneous multithreading        people   faculty  susan eggers  hank levy graduate students  jack lo  dean tullsen industrial collaborators digital equipment corporation  joel s emer  rebecca l stamm            publications    converting threadlevel parallelism into instructionlevel parallelism via simultaneous multithreading abstract postscript    jl lo sj eggers  js emer  hm levy rl stamm and dm tullsen    submitted for publication july 1996       exploiting choice instruction fetch and issue on an implementable simultaneous multithreading processor abstract postscript    dm tullsen sj eggers  js emer  hm levy jl lo and rl stamm    proceedings of the 23rd annual international symposium on computer architecture philadelphia pa may 1996       compilation issues for a simultaneous multithreading processor  postscript    jl lo  sj eggers  hm levy and dm tullsen   proceedings of the first suif compiler workshop stanford ca january 1996 p 1467       simultaneous multithreading maximizing onchip parallelism abstract postscript    dm tullsen sj eggers and hm levy   proceedings of the 22rd annual international symposium on computer architecture santa margherita ligure italy june 1995               uw students check the list of research projects still to do on the studentaffairs page        this page maintained by jack lo   jlocswashingtonedu        
