#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 17 14:15:53 2023
# Process ID: 245540
# Current directory: /home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/example/xsim_script.tcl}
# Log file: /home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/xsim.log
# Journal file: /home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/xsim.jou
# Running On: 192.33.93.235, OS: Linux, CPU Frequency: 2068.034 MHz, CPU Physical cores: 32, Host memory: 185557 MB
#-----------------------------------------------------------
source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "37985000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 38045 ns : File "/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example.autotb.v" Line 536
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 17 14:15:57 2023...
