# 👋 Hi, I'm **Cesar Ochoa**

I'm an Engineer with a strong background in **electronics**, **embedded systems/firmware**, and **AI/Data Science**. I enjoy building end-to-end solutions. Here you'll find more about my projects and experience.

> 📍 Guadalajara, Mexico · Spanish/English · ✉️ *[cesaralbertoochoaavila1@hotmail.com](mailto:cesaralbertoochoaavila1@hotmail.com)* · 🔗 [LinkedIn](https://www.linkedin.com/in/cesar8a)
---

## 🧭 Quick Navigation

* [Electronics](#-electronics)
* [Embedded Systems / Firmware](#-embedded-systems--firmware)
* [AI / Data Science](#-ai--data-science)
* [Work Experience](#-experience)
* [Education](#-education)
* [Publications](#-publications)

---

## ⚡ Electronics

**Focus:** power management, analog/digital circuits, schematic capture, PCB layout, prototyping, and testing.

**Highlights**

* Power Analysis on PCBs (**Impedance analysis**, **DC analysis**, **Board modeling thorugh HSpice**)
* Validation of VRs (**buck**, **LDO**) and power distribution networks (PDN): efficiency, DC regulation, load transients.
* Testing on the **Intel Data Center Xeon** platform.
* Design and validation of electronic instruments (multimeter) and measurement systems.

**Sample Projects**

* **Electronic Multimeter Design** — firmware (bare-metal C) + hardware on PIC16F887.
* **Greenhouse Control (A/D)** — I²C/UART (RS‑232) drivers and modular design.
* **PCB for general purpose** — Altium Designer + STM32C031C6T6 MCU considerations

**Tech stack**
`Allegro CAD` · `Allegro CAD` · `Matlab` · `Oscilloscopes/SMU` · `PDN/VR validation` · `I²C` · `SPI` · `UART`

**View all Electronics repos →** [https://github.com/Cesar-8A?tab=repositories\&q=topic%3Aelectronics](https://github.com/Cesar-8A?tab=repositories&q=topic%3Aelectronics)

---

## 🔧 Embedded Systems / Firmware

**Focus:** C/C++, bare-metal, RTOS, communication protocols, MCU bring‑up (STM32, PIC).

**Key Projects**

* **Arcade Game (STM32F429I-Disc)** — RTOS-based arcade game using the integrated accelerometer for motion control.
* **Greenhouse Embedded Drivers** — Control and telemetry via I²C and UART.

**Skills**
`C / C++` · `Bare-metal` · `RTOS` · `STM32CubeIDE` · `Keil uVision` · `VHDL/Verilog (basic)` · `Git`

**View all Embedded repos →** [https://github.com/Cesar-8A?tab=repositories\&q=topic%3Aembedded](https://github.com/Cesar-8A?tab=repositories&q=topic%3Aembedded)

---

## 🤖 AI / Data Science

**Focus:** medical computer vision, biosignal classification (ECG), RAG for document synthesis, feature engineering, and optimization.

**Key Projects**

* **Surgical Assistance AI for Transpedicular Screw Fixation (2024)** — U‑Net‑like model for segmentation/planning; validated with the Neurosurgery department at Hospital Civil Fray Antonio Alcalde (Guadalajara).
* **Skin Cancer (HAM10000)** — CNN with augmentation, standardization, and balancing.
* **Arrhythmia (PhysioNet)** — CNN with ECG segmentation, noise filtering, and normalization.
* **House Prices** — Random Forests for regression.

**Skills**
`Python` · `TensorFlow/Keras` · `R` · `SQL` · `MongoDB` · `Data Pipelines` · `Optimization` · `RAG`

**View all AI/DS repos →** [https://github.com/Cesar-8A?tab=repositories\&q=topic%3Aai-data-science](https://github.com/Cesar-8A?tab=repositories&q=topic%3Aai-data-science)

---

## 💼 Experience

**Intel — Guadalajara Design Center**
*Talent Development • Power Integrity Engineer*
**Apr 2024 – Apr 2025**

* Simulated PDNs and validated voltage regulators (**buck**, **LDO**) with design adjustment goals.
* Multiphase and point-of-load testing: efficiency, DC regulation, transient response.
* Power validation on **first silicon** for the **Data Center Xeon** platform.

---

## 🎓 Education

**CUCEI, University of Guadalajara — B.Sc., Biomedical Engineering**
**Aug 2020 – Dec 2024**

> *All academic requirements completed. Degree conferral in progress. Official documentation available upon request.*

---

## 📄 Publications

* **Design and Implementation in FPGA a Random Number Generator of 10 bits validated by NIST Maurer’s “Universal Statistical” and Binary Matrix Rank tests.** *ICMEAE 2022*.
  *Role:* VHDL design, FPGA debugging, schematics.
  **[Paper Link]([https://DOI-OR-URL](https://ieeexplore.ieee.org/document/10414496))**

---

## 🧰 Skills (summary)

* **Languages:** C/C++, Python, R, VHDL, SQL, MongoDB
* **Tools:** Matlab, STM32CubeIDE, Keil uVision, Git, Allegro CAD, Jira
* **Protocols:** I²C, SPI, UART (RS‑232)
* **Languages:** Spanish / English

---

### ✉️ Contact

* **Email:** [cesaralbertoochoaavila1@hotmail.com](mailto:cesaralbertoochoaavila1@hotmail.com)
* **LinkedIn:** [https://www.linkedin.com/in/cesar8a](https://www.linkedin.com/in/cesar8a)

---

<!--
QUICK CUSTOMIZATION STEPS
1) Replace: USERNAME, REPO_1..4, email, and links.
2) (Optional) Enable stats/pin cards. If you don't want external services, remove the section.
3) Add topics to your repos so that "View all" filters by area.
4) Add real links to your featured projects in each section.
-->
