{"id": "ECE552H1F20169", "code": "ECE552H1F", "name": "Computer Architecture", "description": "Performance analysis and metrics and cost. Instruction set architectures. Instruction-level parallelism: pipelining, superscalar, dynamic scheduling, VLIW processors.\u00a0 Data-level prallelism:\u00a0 vector processors, GPUs.\u00a0 Thread-level parallelism: multiprocessors, multi-core, coherence, simultaneous multi-threading.\u00a0 Memory hierarchies: caches and virtual memory support.\u00a0 Simulation tools and methods.\u00a0 Limited Enrollment.", "division": "Faculty of Applied Science & Engineering", "department": "Edward S. Rogers Sr. Dept. of Electrical & Computer Engin.", "prerequisites": "ECE243H1 or ECE352H1", "exclusions": "", "level": 500, "campus": "UTSG", "term": "2016 Fall", "breadths": [], "meeting_sections": [{"code": "L0101", "instructors": ["A Moshovos"], "times": [{"day": "WEDNESDAY", "start": 46800, "end": 54000, "duration": 7200, "location": "GB 220"}, {"day": "FRIDAY", "start": 32400, "end": 36000, "duration": 3600, "location": "GB 220"}], "size": 102, "enrolment": 102}, {"code": "P0101", "instructors": [], "times": [{"day": "THURSDAY", "start": 32400, "end": 43200, "duration": 10800, "location": "BA 3135"}], "size": 50, "enrolment": 47}, {"code": "P0102", "instructors": [], "times": [{"day": "THURSDAY", "start": 32400, "end": 43200, "duration": 10800, "location": "BA 3135"}], "size": 50, "enrolment": 43}, {"code": "T0101", "instructors": [], "times": [{"day": "TUESDAY", "start": 57600, "end": 61200, "duration": 3600, "location": "BA 2175"}], "size": 51, "enrolment": 40}, {"code": "T0102", "instructors": [], "times": [{"day": "TUESDAY", "start": 46800, "end": 50400, "duration": 3600, "location": "BA 2155"}], "size": 51, "enrolment": 51}]}