// Seed: 909223804
module module_0 (
    input  wand  id_0,
    output uwire id_1
);
  logic [1 : 1] id_3, id_4;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    input wor id_11,
    input tri1 id_12,
    output tri1 id_13,
    output uwire id_14
);
  wire id_16;
  ;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_1 = 0;
  tri1 id_18, id_19 = -1;
endmodule
